
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000006f48 <.init>:
    6f48:	stp	x29, x30, [sp, #-16]!
    6f4c:	mov	x29, sp
    6f50:	bl	7e60 <*ABS*@plt+0x20>
    6f54:	ldp	x29, x30, [sp], #16
    6f58:	ret

Disassembly of section .plt:

0000000000006f60 <mbrtowc@plt-0x20>:
    6f60:	stp	x16, x30, [sp, #-16]!
    6f64:	adrp	x16, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    6f68:	ldr	x17, [x16, #4088]
    6f6c:	add	x16, x16, #0xff8
    6f70:	br	x17
    6f74:	nop
    6f78:	nop
    6f7c:	nop

0000000000006f80 <mbrtowc@plt>:
    6f80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6f84:	ldr	x17, [x16]
    6f88:	add	x16, x16, #0x0
    6f8c:	br	x17

0000000000006f90 <memcpy@plt>:
    6f90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6f94:	ldr	x17, [x16, #8]
    6f98:	add	x16, x16, #0x8
    6f9c:	br	x17

0000000000006fa0 <getpwnam_r@plt>:
    6fa0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6fa4:	ldr	x17, [x16, #16]
    6fa8:	add	x16, x16, #0x10
    6fac:	br	x17

0000000000006fb0 <memmove@plt>:
    6fb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6fb4:	ldr	x17, [x16, #24]
    6fb8:	add	x16, x16, #0x18
    6fbc:	br	x17

0000000000006fc0 <scols_column_set_whint@plt>:
    6fc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6fc4:	ldr	x17, [x16, #32]
    6fc8:	add	x16, x16, #0x20
    6fcc:	br	x17

0000000000006fd0 <getcwd@plt>:
    6fd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6fd4:	ldr	x17, [x16, #40]
    6fd8:	add	x16, x16, #0x28
    6fdc:	br	x17

0000000000006fe0 <scols_symbols_set_branch@plt>:
    6fe0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6fe4:	ldr	x17, [x16, #48]
    6fe8:	add	x16, x16, #0x30
    6fec:	br	x17

0000000000006ff0 <setuid@plt>:
    6ff0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    6ff4:	ldr	x17, [x16, #56]
    6ff8:	add	x16, x16, #0x38
    6ffc:	br	x17

0000000000007000 <strtok@plt>:
    7000:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7004:	ldr	x17, [x16, #64]
    7008:	add	x16, x16, #0x40
    700c:	br	x17

0000000000007010 <scols_new_column@plt>:
    7010:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7014:	ldr	x17, [x16, #72]
    7018:	add	x16, x16, #0x48
    701c:	br	x17

0000000000007020 <strtoul@plt>:
    7020:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7024:	ldr	x17, [x16, #80]
    7028:	add	x16, x16, #0x50
    702c:	br	x17

0000000000007030 <strlen@plt>:
    7030:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7034:	ldr	x17, [x16, #88]
    7038:	add	x16, x16, #0x58
    703c:	br	x17

0000000000007040 <scols_column_is_strict_width@plt>:
    7040:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7044:	ldr	x17, [x16, #96]
    7048:	add	x16, x16, #0x60
    704c:	br	x17

0000000000007050 <__sched_cpufree@plt>:
    7050:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7054:	ldr	x17, [x16, #104]
    7058:	add	x16, x16, #0x68
    705c:	br	x17

0000000000007060 <fputs@plt>:
    7060:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7064:	ldr	x17, [x16, #112]
    7068:	add	x16, x16, #0x70
    706c:	br	x17

0000000000007070 <mbstowcs@plt>:
    7070:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7074:	ldr	x17, [x16, #120]
    7078:	add	x16, x16, #0x78
    707c:	br	x17

0000000000007080 <exit@plt>:
    7080:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7084:	ldr	x17, [x16, #128]
    7088:	add	x16, x16, #0x80
    708c:	br	x17

0000000000007090 <scols_column_get_safechars@plt>:
    7090:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7094:	ldr	x17, [x16, #136]
    7098:	add	x16, x16, #0x88
    709c:	br	x17

00000000000070a0 <scols_unref_symbols@plt>:
    70a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70a4:	ldr	x17, [x16, #144]
    70a8:	add	x16, x16, #0x90
    70ac:	br	x17

00000000000070b0 <raise@plt>:
    70b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70b4:	ldr	x17, [x16, #152]
    70b8:	add	x16, x16, #0x98
    70bc:	br	x17

00000000000070c0 <dup@plt>:
    70c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70c4:	ldr	x17, [x16, #160]
    70c8:	add	x16, x16, #0xa0
    70cc:	br	x17

00000000000070d0 <__libc_current_sigrtmax@plt>:
    70d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70d4:	ldr	x17, [x16, #168]
    70d8:	add	x16, x16, #0xa8
    70dc:	br	x17

00000000000070e0 <execl@plt>:
    70e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70e4:	ldr	x17, [x16, #176]
    70e8:	add	x16, x16, #0xb0
    70ec:	br	x17

00000000000070f0 <scols_table_is_noheadings@plt>:
    70f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    70f4:	ldr	x17, [x16, #184]
    70f8:	add	x16, x16, #0xb8
    70fc:	br	x17

0000000000007100 <scols_table_is_tree@plt>:
    7100:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7104:	ldr	x17, [x16, #192]
    7108:	add	x16, x16, #0xc0
    710c:	br	x17

0000000000007110 <scols_reset_iter@plt>:
    7110:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7114:	ldr	x17, [x16, #200]
    7118:	add	x16, x16, #0xc8
    711c:	br	x17

0000000000007120 <getegid@plt>:
    7120:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7124:	ldr	x17, [x16, #208]
    7128:	add	x16, x16, #0xd0
    712c:	br	x17

0000000000007130 <strtoll@plt>:
    7130:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7134:	ldr	x17, [x16, #216]
    7138:	add	x16, x16, #0xd8
    713c:	br	x17

0000000000007140 <scols_table_add_column@plt>:
    7140:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7144:	ldr	x17, [x16, #224]
    7148:	add	x16, x16, #0xe0
    714c:	br	x17

0000000000007150 <strtod@plt>:
    7150:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7154:	ldr	x17, [x16, #232]
    7158:	add	x16, x16, #0xe8
    715c:	br	x17

0000000000007160 <geteuid@plt>:
    7160:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7164:	ldr	x17, [x16, #240]
    7168:	add	x16, x16, #0xf0
    716c:	br	x17

0000000000007170 <secure_getenv@plt>:
    7170:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7174:	ldr	x17, [x16, #248]
    7178:	add	x16, x16, #0xf8
    717c:	br	x17

0000000000007180 <scols_new_line@plt>:
    7180:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7184:	ldr	x17, [x16, #256]
    7188:	add	x16, x16, #0x100
    718c:	br	x17

0000000000007190 <ttyname@plt>:
    7190:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7194:	ldr	x17, [x16, #264]
    7198:	add	x16, x16, #0x108
    719c:	br	x17

00000000000071a0 <localtime_r@plt>:
    71a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71a4:	ldr	x17, [x16, #272]
    71a8:	add	x16, x16, #0x110
    71ac:	br	x17

00000000000071b0 <setenv@plt>:
    71b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71b4:	ldr	x17, [x16, #280]
    71b8:	add	x16, x16, #0x118
    71bc:	br	x17

00000000000071c0 <readlink@plt>:
    71c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71c4:	ldr	x17, [x16, #288]
    71c8:	add	x16, x16, #0x120
    71cc:	br	x17

00000000000071d0 <fgets_unlocked@plt>:
    71d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71d4:	ldr	x17, [x16, #296]
    71d8:	add	x16, x16, #0x128
    71dc:	br	x17

00000000000071e0 <__cxa_finalize@plt>:
    71e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71e4:	ldr	x17, [x16, #304]
    71e8:	add	x16, x16, #0x130
    71ec:	br	x17

00000000000071f0 <sprintf@plt>:
    71f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    71f4:	ldr	x17, [x16, #312]
    71f8:	add	x16, x16, #0x138
    71fc:	br	x17

0000000000007200 <getuid@plt>:
    7200:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7204:	ldr	x17, [x16, #320]
    7208:	add	x16, x16, #0x140
    720c:	br	x17

0000000000007210 <pipe@plt>:
    7210:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7214:	ldr	x17, [x16, #328]
    7218:	add	x16, x16, #0x148
    721c:	br	x17

0000000000007220 <opendir@plt>:
    7220:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7224:	ldr	x17, [x16, #336]
    7228:	add	x16, x16, #0x150
    722c:	br	x17

0000000000007230 <strftime@plt>:
    7230:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7234:	ldr	x17, [x16, #344]
    7238:	add	x16, x16, #0x158
    723c:	br	x17

0000000000007240 <__cxa_atexit@plt>:
    7240:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7244:	ldr	x17, [x16, #352]
    7248:	add	x16, x16, #0x160
    724c:	br	x17

0000000000007250 <fputc@plt>:
    7250:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7254:	ldr	x17, [x16, #360]
    7258:	add	x16, x16, #0x168
    725c:	br	x17

0000000000007260 <scols_cell_get_data@plt>:
    7260:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7264:	ldr	x17, [x16, #368]
    7268:	add	x16, x16, #0x170
    726c:	br	x17

0000000000007270 <qsort@plt>:
    7270:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7274:	ldr	x17, [x16, #376]
    7278:	add	x16, x16, #0x178
    727c:	br	x17

0000000000007280 <scols_cell_copy_content@plt>:
    7280:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7284:	ldr	x17, [x16, #384]
    7288:	add	x16, x16, #0x180
    728c:	br	x17

0000000000007290 <asprintf@plt>:
    7290:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7294:	ldr	x17, [x16, #392]
    7298:	add	x16, x16, #0x188
    729c:	br	x17

00000000000072a0 <getpwuid_r@plt>:
    72a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72a4:	ldr	x17, [x16, #400]
    72a8:	add	x16, x16, #0x190
    72ac:	br	x17

00000000000072b0 <fork@plt>:
    72b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72b4:	ldr	x17, [x16, #408]
    72b8:	add	x16, x16, #0x198
    72bc:	br	x17

00000000000072c0 <strptime@plt>:
    72c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72c4:	ldr	x17, [x16, #416]
    72c8:	add	x16, x16, #0x1a0
    72cc:	br	x17

00000000000072d0 <lseek@plt>:
    72d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72d4:	ldr	x17, [x16, #424]
    72d8:	add	x16, x16, #0x1a8
    72dc:	br	x17

00000000000072e0 <scols_column_set_flags@plt>:
    72e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72e4:	ldr	x17, [x16, #432]
    72e8:	add	x16, x16, #0x1b0
    72ec:	br	x17

00000000000072f0 <__ctype_tolower_loc@plt>:
    72f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    72f4:	ldr	x17, [x16, #440]
    72f8:	add	x16, x16, #0x1b8
    72fc:	br	x17

0000000000007300 <snprintf@plt>:
    7300:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7304:	ldr	x17, [x16, #448]
    7308:	add	x16, x16, #0x1c0
    730c:	br	x17

0000000000007310 <localeconv@plt>:
    7310:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7314:	ldr	x17, [x16, #456]
    7318:	add	x16, x16, #0x1c8
    731c:	br	x17

0000000000007320 <stpcpy@plt>:
    7320:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7324:	ldr	x17, [x16, #464]
    7328:	add	x16, x16, #0x1d0
    732c:	br	x17

0000000000007330 <scols_table_get_stream@plt>:
    7330:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7334:	ldr	x17, [x16, #472]
    7338:	add	x16, x16, #0x1d8
    733c:	br	x17

0000000000007340 <scols_table_set_termwidth@plt>:
    7340:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7344:	ldr	x17, [x16, #480]
    7348:	add	x16, x16, #0x1e0
    734c:	br	x17

0000000000007350 <scols_line_alloc_cells@plt>:
    7350:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7354:	ldr	x17, [x16, #488]
    7358:	add	x16, x16, #0x1e8
    735c:	br	x17

0000000000007360 <scols_symbols_set_group_horizontal@plt>:
    7360:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7364:	ldr	x17, [x16, #496]
    7368:	add	x16, x16, #0x1f0
    736c:	br	x17

0000000000007370 <fclose@plt>:
    7370:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16, #504]
    7378:	add	x16, x16, #0x1f8
    737c:	br	x17

0000000000007380 <scols_table_print_range@plt>:
    7380:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #512]
    7388:	add	x16, x16, #0x200
    738c:	br	x17

0000000000007390 <getpid@plt>:
    7390:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #520]
    7398:	add	x16, x16, #0x208
    739c:	br	x17

00000000000073a0 <nl_langinfo@plt>:
    73a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #528]
    73a8:	add	x16, x16, #0x210
    73ac:	br	x17

00000000000073b0 <strtok_r@plt>:
    73b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #536]
    73b8:	add	x16, x16, #0x218
    73bc:	br	x17

00000000000073c0 <fopen@plt>:
    73c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #544]
    73c8:	add	x16, x16, #0x220
    73cc:	br	x17

00000000000073d0 <time@plt>:
    73d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #552]
    73d8:	add	x16, x16, #0x228
    73dc:	br	x17

00000000000073e0 <scols_table_set_stream@plt>:
    73e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #560]
    73e8:	add	x16, x16, #0x230
    73ec:	br	x17

00000000000073f0 <scols_symbols_set_group_vertical@plt>:
    73f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #568]
    73f8:	add	x16, x16, #0x238
    73fc:	br	x17

0000000000007400 <malloc@plt>:
    7400:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #576]
    7408:	add	x16, x16, #0x240
    740c:	br	x17

0000000000007410 <scols_ref_symbols@plt>:
    7410:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #584]
    7418:	add	x16, x16, #0x248
    741c:	br	x17

0000000000007420 <setsockopt@plt>:
    7420:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #592]
    7428:	add	x16, x16, #0x250
    742c:	br	x17

0000000000007430 <wcwidth@plt>:
    7430:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #600]
    7438:	add	x16, x16, #0x258
    743c:	br	x17

0000000000007440 <scols_copy_line@plt>:
    7440:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #608]
    7448:	add	x16, x16, #0x260
    744c:	br	x17

0000000000007450 <scols_table_set_columns_iter@plt>:
    7450:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #616]
    7458:	add	x16, x16, #0x268
    745c:	br	x17

0000000000007460 <open@plt>:
    7460:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #624]
    7468:	add	x16, x16, #0x270
    746c:	br	x17

0000000000007470 <poll@plt>:
    7470:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #632]
    7478:	add	x16, x16, #0x278
    747c:	br	x17

0000000000007480 <wcswidth@plt>:
    7480:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #640]
    7488:	add	x16, x16, #0x280
    748c:	br	x17

0000000000007490 <__isoc99_fscanf@plt>:
    7490:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #648]
    7498:	add	x16, x16, #0x288
    749c:	br	x17

00000000000074a0 <getppid@plt>:
    74a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #656]
    74a8:	add	x16, x16, #0x290
    74ac:	br	x17

00000000000074b0 <__strtol_internal@plt>:
    74b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #664]
    74b8:	add	x16, x16, #0x298
    74bc:	br	x17

00000000000074c0 <sigemptyset@plt>:
    74c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #672]
    74c8:	add	x16, x16, #0x2a0
    74cc:	br	x17

00000000000074d0 <strncmp@plt>:
    74d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #680]
    74d8:	add	x16, x16, #0x2a8
    74dc:	br	x17

00000000000074e0 <__libc_current_sigrtmin@plt>:
    74e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #688]
    74e8:	add	x16, x16, #0x2b0
    74ec:	br	x17

00000000000074f0 <fgetc@plt>:
    74f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #696]
    74f8:	add	x16, x16, #0x2b8
    74fc:	br	x17

0000000000007500 <scols_column_is_customwrap@plt>:
    7500:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #704]
    7508:	add	x16, x16, #0x2c0
    750c:	br	x17

0000000000007510 <scols_column_get_header@plt>:
    7510:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #712]
    7518:	add	x16, x16, #0x2c8
    751c:	br	x17

0000000000007520 <memset@plt>:
    7520:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #720]
    7528:	add	x16, x16, #0x2d0
    752c:	br	x17

0000000000007530 <fdopen@plt>:
    7530:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #728]
    7538:	add	x16, x16, #0x2d8
    753c:	br	x17

0000000000007540 <gettimeofday@plt>:
    7540:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #736]
    7548:	add	x16, x16, #0x2e0
    754c:	br	x17

0000000000007550 <gmtime_r@plt>:
    7550:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #744]
    7558:	add	x16, x16, #0x2e8
    755c:	br	x17

0000000000007560 <scols_cell_refer_data@plt>:
    7560:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #752]
    7568:	add	x16, x16, #0x2f0
    756c:	br	x17

0000000000007570 <random@plt>:
    7570:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #760]
    7578:	add	x16, x16, #0x2f8
    757c:	br	x17

0000000000007580 <__strtoul_internal@plt>:
    7580:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #768]
    7588:	add	x16, x16, #0x300
    758c:	br	x17

0000000000007590 <scols_column_is_wrap@plt>:
    7590:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #776]
    7598:	add	x16, x16, #0x308
    759c:	br	x17

00000000000075a0 <calloc@plt>:
    75a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #784]
    75a8:	add	x16, x16, #0x310
    75ac:	br	x17

00000000000075b0 <scols_table_is_maxout@plt>:
    75b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #792]
    75b8:	add	x16, x16, #0x318
    75bc:	br	x17

00000000000075c0 <setmntent@plt>:
    75c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #800]
    75c8:	add	x16, x16, #0x320
    75cc:	br	x17

00000000000075d0 <scols_unref_line@plt>:
    75d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #808]
    75d8:	add	x16, x16, #0x328
    75dc:	br	x17

00000000000075e0 <endmntent@plt>:
    75e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #816]
    75e8:	add	x16, x16, #0x330
    75ec:	br	x17

00000000000075f0 <__xpg_basename@plt>:
    75f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #824]
    75f8:	add	x16, x16, #0x338
    75fc:	br	x17

0000000000007600 <strcasecmp@plt>:
    7600:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #832]
    7608:	add	x16, x16, #0x340
    760c:	br	x17

0000000000007610 <readdir@plt>:
    7610:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #840]
    7618:	add	x16, x16, #0x348
    761c:	br	x17

0000000000007620 <realloc@plt>:
    7620:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #848]
    7628:	add	x16, x16, #0x350
    762c:	br	x17

0000000000007630 <scols_cell_set_data@plt>:
    7630:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #856]
    7638:	add	x16, x16, #0x358
    763c:	br	x17

0000000000007640 <scols_new_table@plt>:
    7640:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #864]
    7648:	add	x16, x16, #0x360
    764c:	br	x17

0000000000007650 <strdup@plt>:
    7650:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #872]
    7658:	add	x16, x16, #0x368
    765c:	br	x17

0000000000007660 <closedir@plt>:
    7660:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #880]
    7668:	add	x16, x16, #0x370
    766c:	br	x17

0000000000007670 <strerror@plt>:
    7670:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #888]
    7678:	add	x16, x16, #0x378
    767c:	br	x17

0000000000007680 <scols_symbols_set_group_middle_child@plt>:
    7680:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #896]
    7688:	add	x16, x16, #0x380
    768c:	br	x17

0000000000007690 <close@plt>:
    7690:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #904]
    7698:	add	x16, x16, #0x388
    769c:	br	x17

00000000000076a0 <sigaction@plt>:
    76a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #912]
    76a8:	add	x16, x16, #0x390
    76ac:	br	x17

00000000000076b0 <__sched_cpualloc@plt>:
    76b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #920]
    76b8:	add	x16, x16, #0x398
    76bc:	br	x17

00000000000076c0 <strrchr@plt>:
    76c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #928]
    76c8:	add	x16, x16, #0x3a0
    76cc:	br	x17

00000000000076d0 <__gmon_start__@plt>:
    76d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #936]
    76d8:	add	x16, x16, #0x3a8
    76dc:	br	x17

00000000000076e0 <mktime@plt>:
    76e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #944]
    76e8:	add	x16, x16, #0x3b0
    76ec:	br	x17

00000000000076f0 <fdopendir@plt>:
    76f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #952]
    76f8:	add	x16, x16, #0x3b8
    76fc:	br	x17

0000000000007700 <write@plt>:
    7700:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #960]
    7708:	add	x16, x16, #0x3c0
    770c:	br	x17

0000000000007710 <scols_symbols_set_group_middle_member@plt>:
    7710:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #968]
    7718:	add	x16, x16, #0x3c8
    771c:	br	x17

0000000000007720 <abort@plt>:
    7720:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #976]
    7728:	add	x16, x16, #0x3d0
    772c:	br	x17

0000000000007730 <mkostemp@plt>:
    7730:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #984]
    7738:	add	x16, x16, #0x3d8
    773c:	br	x17

0000000000007740 <setgid@plt>:
    7740:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #992]
    7748:	add	x16, x16, #0x3e0
    774c:	br	x17

0000000000007750 <access@plt>:
    7750:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #1000]
    7758:	add	x16, x16, #0x3e8
    775c:	br	x17

0000000000007760 <scols_table_set_symbols@plt>:
    7760:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #1008]
    7768:	add	x16, x16, #0x3f0
    776c:	br	x17

0000000000007770 <scols_line_free_cells@plt>:
    7770:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #1016]
    7778:	add	x16, x16, #0x3f8
    777c:	br	x17

0000000000007780 <scols_cell_get_alignment@plt>:
    7780:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #1024]
    7788:	add	x16, x16, #0x400
    778c:	br	x17

0000000000007790 <scols_table_remove_columns@plt>:
    7790:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #1032]
    7798:	add	x16, x16, #0x408
    779c:	br	x17

00000000000077a0 <strsep@plt>:
    77a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #1040]
    77a8:	add	x16, x16, #0x410
    77ac:	br	x17

00000000000077b0 <execvp@plt>:
    77b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #1048]
    77b8:	add	x16, x16, #0x418
    77bc:	br	x17

00000000000077c0 <strcmp@plt>:
    77c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #1056]
    77c8:	add	x16, x16, #0x420
    77cc:	br	x17

00000000000077d0 <getpwuid@plt>:
    77d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #1064]
    77d8:	add	x16, x16, #0x428
    77dc:	br	x17

00000000000077e0 <warn@plt>:
    77e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #1072]
    77e8:	add	x16, x16, #0x430
    77ec:	br	x17

00000000000077f0 <__ctype_b_loc@plt>:
    77f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #1080]
    77f8:	add	x16, x16, #0x438
    77fc:	br	x17

0000000000007800 <rewinddir@plt>:
    7800:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #1088]
    7808:	add	x16, x16, #0x440
    780c:	br	x17

0000000000007810 <strtol@plt>:
    7810:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #1096]
    7818:	add	x16, x16, #0x448
    781c:	br	x17

0000000000007820 <wctomb@plt>:
    7820:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #1104]
    7828:	add	x16, x16, #0x450
    782c:	br	x17

0000000000007830 <scols_column_is_right@plt>:
    7830:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #1112]
    7838:	add	x16, x16, #0x458
    783c:	br	x17

0000000000007840 <scols_new_symbols@plt>:
    7840:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #1120]
    7848:	add	x16, x16, #0x460
    784c:	br	x17

0000000000007850 <free@plt>:
    7850:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #1128]
    7858:	add	x16, x16, #0x468
    785c:	br	x17

0000000000007860 <scols_get_library_version@plt>:
    7860:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #1136]
    7868:	add	x16, x16, #0x470
    786c:	br	x17

0000000000007870 <__ctype_get_mb_cur_max@plt>:
    7870:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #1144]
    7878:	add	x16, x16, #0x478
    787c:	br	x17

0000000000007880 <getgid@plt>:
    7880:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #1152]
    7888:	add	x16, x16, #0x480
    788c:	br	x17

0000000000007890 <scols_symbols_set_title_padding@plt>:
    7890:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #1160]
    7898:	add	x16, x16, #0x488
    789c:	br	x17

00000000000078a0 <strncasecmp@plt>:
    78a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #1168]
    78a8:	add	x16, x16, #0x490
    78ac:	br	x17

00000000000078b0 <scols_table_get_termwidth@plt>:
    78b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #1176]
    78b8:	add	x16, x16, #0x498
    78bc:	br	x17

00000000000078c0 <nanosleep@plt>:
    78c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #1184]
    78c8:	add	x16, x16, #0x4a0
    78cc:	br	x17

00000000000078d0 <vasprintf@plt>:
    78d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #1192]
    78d8:	add	x16, x16, #0x4a8
    78dc:	br	x17

00000000000078e0 <scols_symbols_set_group_last_member@plt>:
    78e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #1200]
    78e8:	add	x16, x16, #0x4b0
    78ec:	br	x17

00000000000078f0 <scols_reset_cell@plt>:
    78f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #1208]
    78f8:	add	x16, x16, #0x4b8
    78fc:	br	x17

0000000000007900 <hasmntopt@plt>:
    7900:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #1216]
    7908:	add	x16, x16, #0x4c0
    790c:	br	x17

0000000000007910 <scols_ref_line@plt>:
    7910:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #1224]
    7918:	add	x16, x16, #0x4c8
    791c:	br	x17

0000000000007920 <connect@plt>:
    7920:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #1232]
    7928:	add	x16, x16, #0x4d0
    792c:	br	x17

0000000000007930 <strndup@plt>:
    7930:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #1240]
    7938:	add	x16, x16, #0x4d8
    793c:	br	x17

0000000000007940 <strspn@plt>:
    7940:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #1248]
    7948:	add	x16, x16, #0x4e0
    794c:	br	x17

0000000000007950 <strchr@plt>:
    7950:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #1256]
    7958:	add	x16, x16, #0x4e8
    795c:	br	x17

0000000000007960 <scols_table_is_json@plt>:
    7960:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #1264]
    7968:	add	x16, x16, #0x4f0
    796c:	br	x17

0000000000007970 <scols_table_is_minout@plt>:
    7970:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #1272]
    7978:	add	x16, x16, #0x4f8
    797c:	br	x17

0000000000007980 <__isoc99_vfscanf@plt>:
    7980:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #1280]
    7988:	add	x16, x16, #0x500
    798c:	br	x17

0000000000007990 <scols_line_remove_child@plt>:
    7990:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #1288]
    7998:	add	x16, x16, #0x508
    799c:	br	x17

00000000000079a0 <fwrite@plt>:
    79a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #1296]
    79a8:	add	x16, x16, #0x510
    79ac:	br	x17

00000000000079b0 <fcntl@plt>:
    79b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #1304]
    79b8:	add	x16, x16, #0x518
    79bc:	br	x17

00000000000079c0 <socket@plt>:
    79c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #1312]
    79c8:	add	x16, x16, #0x520
    79cc:	br	x17

00000000000079d0 <fflush@plt>:
    79d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #1320]
    79d8:	add	x16, x16, #0x528
    79dc:	br	x17

00000000000079e0 <strcpy@plt>:
    79e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #1328]
    79e8:	add	x16, x16, #0x530
    79ec:	br	x17

00000000000079f0 <dirfd@plt>:
    79f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #1336]
    79f8:	add	x16, x16, #0x538
    79fc:	br	x17

0000000000007a00 <scols_copy_column@plt>:
    7a00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #1344]
    7a08:	add	x16, x16, #0x540
    7a0c:	br	x17

0000000000007a10 <scols_table_next_line@plt>:
    7a10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #1352]
    7a18:	add	x16, x16, #0x548
    7a1c:	br	x17

0000000000007a20 <scols_unref_table@plt>:
    7a20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #1360]
    7a28:	add	x16, x16, #0x550
    7a2c:	br	x17

0000000000007a30 <scols_column_is_tree@plt>:
    7a30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #1368]
    7a38:	add	x16, x16, #0x558
    7a3c:	br	x17

0000000000007a40 <warnx@plt>:
    7a40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #1376]
    7a48:	add	x16, x16, #0x560
    7a4c:	br	x17

0000000000007a50 <read@plt>:
    7a50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #1384]
    7a58:	add	x16, x16, #0x568
    7a5c:	br	x17

0000000000007a60 <memchr@plt>:
    7a60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #1392]
    7a68:	add	x16, x16, #0x570
    7a6c:	br	x17

0000000000007a70 <isatty@plt>:
    7a70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #1400]
    7a78:	add	x16, x16, #0x578
    7a7c:	br	x17

0000000000007a80 <jrand48@plt>:
    7a80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #1408]
    7a88:	add	x16, x16, #0x580
    7a8c:	br	x17

0000000000007a90 <wcstombs@plt>:
    7a90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #1416]
    7a98:	add	x16, x16, #0x588
    7a9c:	br	x17

0000000000007aa0 <scols_table_remove_lines@plt>:
    7aa0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #1424]
    7aa8:	add	x16, x16, #0x590
    7aac:	br	x17

0000000000007ab0 <select@plt>:
    7ab0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #1432]
    7ab8:	add	x16, x16, #0x598
    7abc:	br	x17

0000000000007ac0 <scols_symbols_set_right@plt>:
    7ac0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #1440]
    7ac8:	add	x16, x16, #0x5a0
    7acc:	br	x17

0000000000007ad0 <scols_line_add_child@plt>:
    7ad0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #1448]
    7ad8:	add	x16, x16, #0x5a8
    7adc:	br	x17

0000000000007ae0 <scols_symbols_set_group_last_child@plt>:
    7ae0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #1456]
    7ae8:	add	x16, x16, #0x5b0
    7aec:	br	x17

0000000000007af0 <__fxstat@plt>:
    7af0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #1464]
    7af8:	add	x16, x16, #0x5b8
    7afc:	br	x17

0000000000007b00 <strstr@plt>:
    7b00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #1472]
    7b08:	add	x16, x16, #0x5c0
    7b0c:	br	x17

0000000000007b10 <scols_column_is_noextremes@plt>:
    7b10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #1480]
    7b18:	add	x16, x16, #0x5c8
    7b1c:	br	x17

0000000000007b20 <scols_symbols_set_cell_padding@plt>:
    7b20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #1488]
    7b28:	add	x16, x16, #0x5d0
    7b2c:	br	x17

0000000000007b30 <dcgettext@plt>:
    7b30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #1496]
    7b38:	add	x16, x16, #0x5d8
    7b3c:	br	x17

0000000000007b40 <srandom@plt>:
    7b40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1504]
    7b48:	add	x16, x16, #0x5e0
    7b4c:	br	x17

0000000000007b50 <realpath@plt>:
    7b50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1512]
    7b58:	add	x16, x16, #0x5e8
    7b5c:	br	x17

0000000000007b60 <scols_table_next_column@plt>:
    7b60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1520]
    7b68:	add	x16, x16, #0x5f0
    7b6c:	br	x17

0000000000007b70 <__isoc99_sscanf@plt>:
    7b70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1528]
    7b78:	add	x16, x16, #0x5f8
    7b7c:	br	x17

0000000000007b80 <vsnprintf@plt>:
    7b80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1536]
    7b88:	add	x16, x16, #0x600
    7b8c:	br	x17

0000000000007b90 <scols_table_is_export@plt>:
    7b90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1544]
    7b98:	add	x16, x16, #0x608
    7b9c:	br	x17

0000000000007ba0 <scols_table_set_default_symbols@plt>:
    7ba0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1552]
    7ba8:	add	x16, x16, #0x610
    7bac:	br	x17

0000000000007bb0 <getmntent@plt>:
    7bb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1560]
    7bb8:	add	x16, x16, #0x618
    7bbc:	br	x17

0000000000007bc0 <scols_column_is_trunc@plt>:
    7bc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1568]
    7bc8:	add	x16, x16, #0x620
    7bcc:	br	x17

0000000000007bd0 <dup2@plt>:
    7bd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1576]
    7bd8:	add	x16, x16, #0x628
    7bdc:	br	x17

0000000000007be0 <strncpy@plt>:
    7be0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1584]
    7be8:	add	x16, x16, #0x630
    7bec:	br	x17

0000000000007bf0 <errx@plt>:
    7bf0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1592]
    7bf8:	add	x16, x16, #0x638
    7bfc:	br	x17

0000000000007c00 <scols_column_is_hidden@plt>:
    7c00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1600]
    7c08:	add	x16, x16, #0x640
    7c0c:	br	x17

0000000000007c10 <getrandom@plt>:
    7c10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1608]
    7c18:	add	x16, x16, #0x648
    7c1c:	br	x17

0000000000007c20 <iswprint@plt>:
    7c20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1616]
    7c28:	add	x16, x16, #0x650
    7c2c:	br	x17

0000000000007c30 <scols_table_add_line@plt>:
    7c30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1624]
    7c38:	add	x16, x16, #0x658
    7c3c:	br	x17

0000000000007c40 <umask@plt>:
    7c40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1632]
    7c48:	add	x16, x16, #0x660
    7c4c:	br	x17

0000000000007c50 <strcspn@plt>:
    7c50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1640]
    7c58:	add	x16, x16, #0x668
    7c5c:	br	x17

0000000000007c60 <faccessat@plt>:
    7c60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1648]
    7c68:	add	x16, x16, #0x670
    7c6c:	br	x17

0000000000007c70 <vfprintf@plt>:
    7c70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1656]
    7c78:	add	x16, x16, #0x678
    7c7c:	br	x17

0000000000007c80 <openat@plt>:
    7c80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1664]
    7c88:	add	x16, x16, #0x680
    7c8c:	br	x17

0000000000007c90 <__assert_fail@plt>:
    7c90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1672]
    7c98:	add	x16, x16, #0x688
    7c9c:	br	x17

0000000000007ca0 <__errno_location@plt>:
    7ca0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1680]
    7ca8:	add	x16, x16, #0x690
    7cac:	br	x17

0000000000007cb0 <uname@plt>:
    7cb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1688]
    7cb8:	add	x16, x16, #0x698
    7cbc:	br	x17

0000000000007cc0 <getenv@plt>:
    7cc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1696]
    7cc8:	add	x16, x16, #0x6a0
    7ccc:	br	x17

0000000000007cd0 <scols_symbols_set_group_first_member@plt>:
    7cd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1704]
    7cd8:	add	x16, x16, #0x6a8
    7cdc:	br	x17

0000000000007ce0 <__xstat@plt>:
    7ce0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1712]
    7ce8:	add	x16, x16, #0x6b0
    7cec:	br	x17

0000000000007cf0 <prctl@plt>:
    7cf0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1720]
    7cf8:	add	x16, x16, #0x6b8
    7cfc:	br	x17

0000000000007d00 <open_memstream@plt>:
    7d00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1728]
    7d08:	add	x16, x16, #0x6c0
    7d0c:	br	x17

0000000000007d10 <getgrgid@plt>:
    7d10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1736]
    7d18:	add	x16, x16, #0x6c8
    7d1c:	br	x17

0000000000007d20 <scols_ref_column@plt>:
    7d20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1744]
    7d28:	add	x16, x16, #0x6d0
    7d2c:	br	x17

0000000000007d30 <scols_symbols_set_vertical@plt>:
    7d30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1752]
    7d38:	add	x16, x16, #0x6d8
    7d3c:	br	x17

0000000000007d40 <scols_unref_column@plt>:
    7d40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1760]
    7d48:	add	x16, x16, #0x6e0
    7d4c:	br	x17

0000000000007d50 <syscall@plt>:
    7d50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1768]
    7d58:	add	x16, x16, #0x6e8
    7d5c:	br	x17

0000000000007d60 <waitpid@plt>:
    7d60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1776]
    7d68:	add	x16, x16, #0x6f0
    7d6c:	br	x17

0000000000007d70 <unlink@plt>:
    7d70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1784]
    7d78:	add	x16, x16, #0x6f8
    7d7c:	br	x17

0000000000007d80 <getdtablesize@plt>:
    7d80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1792]
    7d88:	add	x16, x16, #0x700
    7d8c:	br	x17

0000000000007d90 <getlogin@plt>:
    7d90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1800]
    7d98:	add	x16, x16, #0x708
    7d9c:	br	x17

0000000000007da0 <mkdir@plt>:
    7da0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1808]
    7da8:	add	x16, x16, #0x710
    7dac:	br	x17

0000000000007db0 <scols_line_get_cell@plt>:
    7db0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1816]
    7db8:	add	x16, x16, #0x718
    7dbc:	br	x17

0000000000007dc0 <fprintf@plt>:
    7dc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1824]
    7dc8:	add	x16, x16, #0x720
    7dcc:	br	x17

0000000000007dd0 <fgets@plt>:
    7dd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1832]
    7dd8:	add	x16, x16, #0x728
    7ddc:	br	x17

0000000000007de0 <scols_table_get_column@plt>:
    7de0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1840]
    7de8:	add	x16, x16, #0x730
    7dec:	br	x17

0000000000007df0 <err@plt>:
    7df0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1848]
    7df8:	add	x16, x16, #0x738
    7dfc:	br	x17

0000000000007e00 <ioctl@plt>:
    7e00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1856]
    7e08:	add	x16, x16, #0x740
    7e0c:	br	x17

0000000000007e10 <scols_line_next_child@plt>:
    7e10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1864]
    7e18:	add	x16, x16, #0x748
    7e1c:	br	x17

0000000000007e20 <__fxstatat@plt>:
    7e20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1872]
    7e28:	add	x16, x16, #0x750
    7e2c:	br	x17

0000000000007e30 <readlinkat@plt>:
    7e30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1880]
    7e38:	add	x16, x16, #0x758
    7e3c:	br	x17

0000000000007e40 <*ABS*@plt>:
    7e40:	stp	x2, x3, [sp, #-16]!
    7e44:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7e48:	adrp	x3, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7e4c:	ldr	x2, [x2, #4064]
    7e50:	add	x3, x3, #0xfe8
    7e54:	br	x2
    7e58:	nop
    7e5c:	nop

Disassembly of section .text:

0000000000007e60 <scols_new_iter@@SMARTCOLS_2.25-0xd4>:
    7e60:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7e64:	ldr	x0, [x0, #4040]
    7e68:	cbz	x0, 7e70 <*ABS*@plt+0x30>
    7e6c:	b	76d0 <__gmon_start__@plt>
    7e70:	ret
    7e74:	nop
    7e78:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7e7c:	add	x0, x0, #0x7a8
    7e80:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7e84:	add	x1, x1, #0x7a8
    7e88:	cmp	x1, x0
    7e8c:	b.eq	7ea4 <*ABS*@plt+0x64>  // b.none
    7e90:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7e94:	ldr	x1, [x1, #4000]
    7e98:	cbz	x1, 7ea4 <*ABS*@plt+0x64>
    7e9c:	mov	x16, x1
    7ea0:	br	x16
    7ea4:	ret
    7ea8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7eac:	add	x0, x0, #0x7a8
    7eb0:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7eb4:	add	x1, x1, #0x7a8
    7eb8:	sub	x1, x1, x0
    7ebc:	lsr	x2, x1, #63
    7ec0:	add	x1, x2, x1, asr #3
    7ec4:	cmp	xzr, x1, asr #1
    7ec8:	asr	x1, x1, #1
    7ecc:	b.eq	7ee4 <*ABS*@plt+0xa4>  // b.none
    7ed0:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7ed4:	ldr	x2, [x2, #4056]
    7ed8:	cbz	x2, 7ee4 <*ABS*@plt+0xa4>
    7edc:	mov	x16, x2
    7ee0:	br	x16
    7ee4:	ret
    7ee8:	stp	x29, x30, [sp, #-32]!
    7eec:	mov	x29, sp
    7ef0:	str	x19, [sp, #16]
    7ef4:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7ef8:	ldrb	w0, [x19, #1960]
    7efc:	cbnz	w0, 7f24 <*ABS*@plt+0xe4>
    7f00:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    7f04:	ldr	x0, [x0, #4008]
    7f08:	cbz	x0, 7f18 <*ABS*@plt+0xd8>
    7f0c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
    7f10:	ldr	x0, [x0, #1904]
    7f14:	bl	71e0 <__cxa_finalize@plt>
    7f18:	bl	7e78 <*ABS*@plt+0x38>
    7f1c:	mov	w0, #0x1                   	// #1
    7f20:	strb	w0, [x19, #1960]
    7f24:	ldr	x19, [sp, #16]
    7f28:	ldp	x29, x30, [sp], #32
    7f2c:	ret
    7f30:	b	7ea8 <*ABS*@plt+0x68>

0000000000007f34 <scols_new_iter@@SMARTCOLS_2.25>:
    7f34:	stp	x29, x30, [sp, #-32]!
    7f38:	str	x19, [sp, #16]
    7f3c:	mov	w19, w0
    7f40:	mov	w0, #0x1                   	// #1
    7f44:	mov	w1, #0x18                  	// #24
    7f48:	mov	x29, sp
    7f4c:	bl	75a0 <calloc@plt>
    7f50:	cbz	x0, 7f58 <scols_new_iter@@SMARTCOLS_2.25+0x24>
    7f54:	str	w19, [x0, #16]
    7f58:	ldr	x19, [sp, #16]
    7f5c:	ldp	x29, x30, [sp], #32
    7f60:	ret

0000000000007f64 <scols_free_iter@@SMARTCOLS_2.25>:
    7f64:	b	7850 <free@plt>

0000000000007f68 <scols_reset_iter@@SMARTCOLS_2.25>:
    7f68:	cmn	w1, #0x1
    7f6c:	b.eq	7f80 <scols_reset_iter@@SMARTCOLS_2.25+0x18>  // b.none
    7f70:	stp	xzr, xzr, [x0, #8]
    7f74:	str	xzr, [x0]
    7f78:	str	w1, [x0, #16]
    7f7c:	ret
    7f80:	ldr	w1, [x0, #16]
    7f84:	stp	xzr, xzr, [x0, #8]
    7f88:	str	xzr, [x0]
    7f8c:	str	w1, [x0, #16]
    7f90:	ret

0000000000007f94 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    7f94:	ldr	w0, [x0, #16]
    7f98:	ret

0000000000007f9c <scols_new_symbols@@SMARTCOLS_2.25>:
    7f9c:	stp	x29, x30, [sp, #-32]!
    7fa0:	mov	w0, #0x1                   	// #1
    7fa4:	mov	w1, #0x68                  	// #104
    7fa8:	str	x19, [sp, #16]
    7fac:	mov	x29, sp
    7fb0:	mov	w19, #0x1                   	// #1
    7fb4:	bl	75a0 <calloc@plt>
    7fb8:	cbz	x0, 7fc0 <scols_new_symbols@@SMARTCOLS_2.25+0x24>
    7fbc:	str	w19, [x0]
    7fc0:	ldr	x19, [sp, #16]
    7fc4:	ldp	x29, x30, [sp], #32
    7fc8:	ret

0000000000007fcc <scols_ref_symbols@@SMARTCOLS_2.25>:
    7fcc:	cbz	x0, 7fdc <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    7fd0:	ldr	w8, [x0]
    7fd4:	add	w8, w8, #0x1
    7fd8:	str	w8, [x0]
    7fdc:	ret

0000000000007fe0 <scols_unref_symbols@@SMARTCOLS_2.25>:
    7fe0:	stp	x29, x30, [sp, #-32]!
    7fe4:	str	x19, [sp, #16]
    7fe8:	mov	x29, sp
    7fec:	cbz	x0, 8074 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    7ff0:	ldr	w8, [x0]
    7ff4:	mov	x19, x0
    7ff8:	subs	w8, w8, #0x1
    7ffc:	str	w8, [x0]
    8000:	b.gt	8074 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    8004:	ldr	x0, [x19, #8]
    8008:	bl	7850 <free@plt>
    800c:	ldr	x0, [x19, #16]
    8010:	bl	7850 <free@plt>
    8014:	ldr	x0, [x19, #24]
    8018:	bl	7850 <free@plt>
    801c:	ldr	x0, [x19, #56]
    8020:	bl	7850 <free@plt>
    8024:	ldr	x0, [x19, #64]
    8028:	bl	7850 <free@plt>
    802c:	ldr	x0, [x19, #48]
    8030:	bl	7850 <free@plt>
    8034:	ldr	x0, [x19, #32]
    8038:	bl	7850 <free@plt>
    803c:	ldr	x0, [x19, #40]
    8040:	bl	7850 <free@plt>
    8044:	ldr	x0, [x19, #72]
    8048:	bl	7850 <free@plt>
    804c:	ldr	x0, [x19, #80]
    8050:	bl	7850 <free@plt>
    8054:	ldr	x0, [x19, #88]
    8058:	bl	7850 <free@plt>
    805c:	ldr	x0, [x19, #96]
    8060:	bl	7850 <free@plt>
    8064:	mov	x0, x19
    8068:	ldr	x19, [sp, #16]
    806c:	ldp	x29, x30, [sp], #32
    8070:	b	7850 <free@plt>
    8074:	ldr	x19, [sp, #16]
    8078:	ldp	x29, x30, [sp], #32
    807c:	ret

0000000000008080 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8080:	stp	x29, x30, [sp, #-32]!
    8084:	stp	x20, x19, [sp, #16]
    8088:	mov	x29, sp
    808c:	cbz	x0, 80b8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x38>
    8090:	mov	x19, x0
    8094:	cbz	x1, 80c8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x48>
    8098:	mov	x0, x1
    809c:	bl	7650 <strdup@plt>
    80a0:	mov	x20, x0
    80a4:	cbnz	x0, 80cc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x4c>
    80a8:	mov	w0, #0xfffffff4            	// #-12
    80ac:	ldp	x20, x19, [sp, #16]
    80b0:	ldp	x29, x30, [sp], #32
    80b4:	ret
    80b8:	mov	w0, #0xffffffea            	// #-22
    80bc:	ldp	x20, x19, [sp, #16]
    80c0:	ldp	x29, x30, [sp], #32
    80c4:	ret
    80c8:	mov	x20, xzr
    80cc:	ldr	x0, [x19, #8]
    80d0:	bl	7850 <free@plt>
    80d4:	mov	w0, wzr
    80d8:	str	x20, [x19, #8]
    80dc:	ldp	x20, x19, [sp, #16]
    80e0:	ldp	x29, x30, [sp], #32
    80e4:	ret

00000000000080e8 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    80e8:	stp	x29, x30, [sp, #-32]!
    80ec:	stp	x20, x19, [sp, #16]
    80f0:	mov	x29, sp
    80f4:	cbz	x0, 8120 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x38>
    80f8:	mov	x19, x0
    80fc:	cbz	x1, 8130 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x48>
    8100:	mov	x0, x1
    8104:	bl	7650 <strdup@plt>
    8108:	mov	x20, x0
    810c:	cbnz	x0, 8134 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x4c>
    8110:	mov	w0, #0xfffffff4            	// #-12
    8114:	ldp	x20, x19, [sp, #16]
    8118:	ldp	x29, x30, [sp], #32
    811c:	ret
    8120:	mov	w0, #0xffffffea            	// #-22
    8124:	ldp	x20, x19, [sp, #16]
    8128:	ldp	x29, x30, [sp], #32
    812c:	ret
    8130:	mov	x20, xzr
    8134:	ldr	x0, [x19, #16]
    8138:	bl	7850 <free@plt>
    813c:	mov	w0, wzr
    8140:	str	x20, [x19, #16]
    8144:	ldp	x20, x19, [sp, #16]
    8148:	ldp	x29, x30, [sp], #32
    814c:	ret

0000000000008150 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    8150:	stp	x29, x30, [sp, #-32]!
    8154:	stp	x20, x19, [sp, #16]
    8158:	mov	x29, sp
    815c:	cbz	x0, 8188 <scols_symbols_set_right@@SMARTCOLS_2.25+0x38>
    8160:	mov	x19, x0
    8164:	cbz	x1, 8198 <scols_symbols_set_right@@SMARTCOLS_2.25+0x48>
    8168:	mov	x0, x1
    816c:	bl	7650 <strdup@plt>
    8170:	mov	x20, x0
    8174:	cbnz	x0, 819c <scols_symbols_set_right@@SMARTCOLS_2.25+0x4c>
    8178:	mov	w0, #0xfffffff4            	// #-12
    817c:	ldp	x20, x19, [sp, #16]
    8180:	ldp	x29, x30, [sp], #32
    8184:	ret
    8188:	mov	w0, #0xffffffea            	// #-22
    818c:	ldp	x20, x19, [sp, #16]
    8190:	ldp	x29, x30, [sp], #32
    8194:	ret
    8198:	mov	x20, xzr
    819c:	ldr	x0, [x19, #24]
    81a0:	bl	7850 <free@plt>
    81a4:	mov	w0, wzr
    81a8:	str	x20, [x19, #24]
    81ac:	ldp	x20, x19, [sp, #16]
    81b0:	ldp	x29, x30, [sp], #32
    81b4:	ret

00000000000081b8 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    81b8:	stp	x29, x30, [sp, #-32]!
    81bc:	stp	x20, x19, [sp, #16]
    81c0:	mov	x29, sp
    81c4:	cbz	x0, 81f0 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x38>
    81c8:	mov	x19, x0
    81cc:	cbz	x1, 8200 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x48>
    81d0:	mov	x0, x1
    81d4:	bl	7650 <strdup@plt>
    81d8:	mov	x20, x0
    81dc:	cbnz	x0, 8204 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x4c>
    81e0:	mov	w0, #0xfffffff4            	// #-12
    81e4:	ldp	x20, x19, [sp, #16]
    81e8:	ldp	x29, x30, [sp], #32
    81ec:	ret
    81f0:	mov	w0, #0xffffffea            	// #-22
    81f4:	ldp	x20, x19, [sp, #16]
    81f8:	ldp	x29, x30, [sp], #32
    81fc:	ret
    8200:	mov	x20, xzr
    8204:	ldr	x0, [x19, #88]
    8208:	bl	7850 <free@plt>
    820c:	mov	w0, wzr
    8210:	str	x20, [x19, #88]
    8214:	ldp	x20, x19, [sp, #16]
    8218:	ldp	x29, x30, [sp], #32
    821c:	ret

0000000000008220 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8220:	stp	x29, x30, [sp, #-32]!
    8224:	stp	x20, x19, [sp, #16]
    8228:	mov	x29, sp
    822c:	cbz	x0, 8258 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x38>
    8230:	mov	x19, x0
    8234:	cbz	x1, 8268 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x48>
    8238:	mov	x0, x1
    823c:	bl	7650 <strdup@plt>
    8240:	mov	x20, x0
    8244:	cbnz	x0, 826c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x4c>
    8248:	mov	w0, #0xfffffff4            	// #-12
    824c:	ldp	x20, x19, [sp, #16]
    8250:	ldp	x29, x30, [sp], #32
    8254:	ret
    8258:	mov	w0, #0xffffffea            	// #-22
    825c:	ldp	x20, x19, [sp, #16]
    8260:	ldp	x29, x30, [sp], #32
    8264:	ret
    8268:	mov	x20, xzr
    826c:	ldr	x0, [x19, #96]
    8270:	bl	7850 <free@plt>
    8274:	mov	w0, wzr
    8278:	str	x20, [x19, #96]
    827c:	ldp	x20, x19, [sp, #16]
    8280:	ldp	x29, x30, [sp], #32
    8284:	ret

0000000000008288 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    8288:	stp	x29, x30, [sp, #-32]!
    828c:	stp	x20, x19, [sp, #16]
    8290:	mov	x29, sp
    8294:	cbz	x0, 82c0 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x38>
    8298:	mov	x19, x0
    829c:	cbz	x1, 82d0 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x48>
    82a0:	mov	x0, x1
    82a4:	bl	7650 <strdup@plt>
    82a8:	mov	x20, x0
    82ac:	cbnz	x0, 82d4 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x4c>
    82b0:	mov	w0, #0xfffffff4            	// #-12
    82b4:	ldp	x20, x19, [sp, #16]
    82b8:	ldp	x29, x30, [sp], #32
    82bc:	ret
    82c0:	mov	w0, #0xffffffea            	// #-22
    82c4:	ldp	x20, x19, [sp, #16]
    82c8:	ldp	x29, x30, [sp], #32
    82cc:	ret
    82d0:	mov	x20, xzr
    82d4:	ldr	x0, [x19, #32]
    82d8:	bl	7850 <free@plt>
    82dc:	mov	w0, wzr
    82e0:	str	x20, [x19, #32]
    82e4:	ldp	x20, x19, [sp, #16]
    82e8:	ldp	x29, x30, [sp], #32
    82ec:	ret

00000000000082f0 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    82f0:	stp	x29, x30, [sp, #-32]!
    82f4:	stp	x20, x19, [sp, #16]
    82f8:	mov	x29, sp
    82fc:	cbz	x0, 8328 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x38>
    8300:	mov	x19, x0
    8304:	cbz	x1, 8338 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x48>
    8308:	mov	x0, x1
    830c:	bl	7650 <strdup@plt>
    8310:	mov	x20, x0
    8314:	cbnz	x0, 833c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x4c>
    8318:	mov	w0, #0xfffffff4            	// #-12
    831c:	ldp	x20, x19, [sp, #16]
    8320:	ldp	x29, x30, [sp], #32
    8324:	ret
    8328:	mov	w0, #0xffffffea            	// #-22
    832c:	ldp	x20, x19, [sp, #16]
    8330:	ldp	x29, x30, [sp], #32
    8334:	ret
    8338:	mov	x20, xzr
    833c:	ldr	x0, [x19, #40]
    8340:	bl	7850 <free@plt>
    8344:	mov	w0, wzr
    8348:	str	x20, [x19, #40]
    834c:	ldp	x20, x19, [sp, #16]
    8350:	ldp	x29, x30, [sp], #32
    8354:	ret

0000000000008358 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    8358:	stp	x29, x30, [sp, #-32]!
    835c:	stp	x20, x19, [sp, #16]
    8360:	mov	x29, sp
    8364:	cbz	x0, 8390 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x38>
    8368:	mov	x19, x0
    836c:	cbz	x1, 83a0 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x48>
    8370:	mov	x0, x1
    8374:	bl	7650 <strdup@plt>
    8378:	mov	x20, x0
    837c:	cbnz	x0, 83a4 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x4c>
    8380:	mov	w0, #0xfffffff4            	// #-12
    8384:	ldp	x20, x19, [sp, #16]
    8388:	ldp	x29, x30, [sp], #32
    838c:	ret
    8390:	mov	w0, #0xffffffea            	// #-22
    8394:	ldp	x20, x19, [sp, #16]
    8398:	ldp	x29, x30, [sp], #32
    839c:	ret
    83a0:	mov	x20, xzr
    83a4:	ldr	x0, [x19, #48]
    83a8:	bl	7850 <free@plt>
    83ac:	mov	w0, wzr
    83b0:	str	x20, [x19, #48]
    83b4:	ldp	x20, x19, [sp, #16]
    83b8:	ldp	x29, x30, [sp], #32
    83bc:	ret

00000000000083c0 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    83c0:	stp	x29, x30, [sp, #-32]!
    83c4:	stp	x20, x19, [sp, #16]
    83c8:	mov	x29, sp
    83cc:	cbz	x0, 83f8 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x38>
    83d0:	mov	x19, x0
    83d4:	cbz	x1, 8408 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x48>
    83d8:	mov	x0, x1
    83dc:	bl	7650 <strdup@plt>
    83e0:	mov	x20, x0
    83e4:	cbnz	x0, 840c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x4c>
    83e8:	mov	w0, #0xfffffff4            	// #-12
    83ec:	ldp	x20, x19, [sp, #16]
    83f0:	ldp	x29, x30, [sp], #32
    83f4:	ret
    83f8:	mov	w0, #0xffffffea            	// #-22
    83fc:	ldp	x20, x19, [sp, #16]
    8400:	ldp	x29, x30, [sp], #32
    8404:	ret
    8408:	mov	x20, xzr
    840c:	ldr	x0, [x19, #56]
    8410:	bl	7850 <free@plt>
    8414:	mov	w0, wzr
    8418:	str	x20, [x19, #56]
    841c:	ldp	x20, x19, [sp, #16]
    8420:	ldp	x29, x30, [sp], #32
    8424:	ret

0000000000008428 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    8428:	stp	x29, x30, [sp, #-32]!
    842c:	stp	x20, x19, [sp, #16]
    8430:	mov	x29, sp
    8434:	cbz	x0, 8460 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x38>
    8438:	mov	x19, x0
    843c:	cbz	x1, 8470 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x48>
    8440:	mov	x0, x1
    8444:	bl	7650 <strdup@plt>
    8448:	mov	x20, x0
    844c:	cbnz	x0, 8474 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x4c>
    8450:	mov	w0, #0xfffffff4            	// #-12
    8454:	ldp	x20, x19, [sp, #16]
    8458:	ldp	x29, x30, [sp], #32
    845c:	ret
    8460:	mov	w0, #0xffffffea            	// #-22
    8464:	ldp	x20, x19, [sp, #16]
    8468:	ldp	x29, x30, [sp], #32
    846c:	ret
    8470:	mov	x20, xzr
    8474:	ldr	x0, [x19, #64]
    8478:	bl	7850 <free@plt>
    847c:	mov	w0, wzr
    8480:	str	x20, [x19, #64]
    8484:	ldp	x20, x19, [sp, #16]
    8488:	ldp	x29, x30, [sp], #32
    848c:	ret

0000000000008490 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    8490:	stp	x29, x30, [sp, #-32]!
    8494:	stp	x20, x19, [sp, #16]
    8498:	mov	x29, sp
    849c:	cbz	x0, 84c8 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x38>
    84a0:	mov	x19, x0
    84a4:	cbz	x1, 84d8 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x48>
    84a8:	mov	x0, x1
    84ac:	bl	7650 <strdup@plt>
    84b0:	mov	x20, x0
    84b4:	cbnz	x0, 84dc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x4c>
    84b8:	mov	w0, #0xfffffff4            	// #-12
    84bc:	ldp	x20, x19, [sp, #16]
    84c0:	ldp	x29, x30, [sp], #32
    84c4:	ret
    84c8:	mov	w0, #0xffffffea            	// #-22
    84cc:	ldp	x20, x19, [sp, #16]
    84d0:	ldp	x29, x30, [sp], #32
    84d4:	ret
    84d8:	mov	x20, xzr
    84dc:	ldr	x0, [x19, #72]
    84e0:	bl	7850 <free@plt>
    84e4:	mov	w0, wzr
    84e8:	str	x20, [x19, #72]
    84ec:	ldp	x20, x19, [sp, #16]
    84f0:	ldp	x29, x30, [sp], #32
    84f4:	ret

00000000000084f8 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    84f8:	stp	x29, x30, [sp, #-32]!
    84fc:	stp	x20, x19, [sp, #16]
    8500:	mov	x29, sp
    8504:	cbz	x0, 8530 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x38>
    8508:	mov	x19, x0
    850c:	cbz	x1, 8540 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x48>
    8510:	mov	x0, x1
    8514:	bl	7650 <strdup@plt>
    8518:	mov	x20, x0
    851c:	cbnz	x0, 8544 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x4c>
    8520:	mov	w0, #0xfffffff4            	// #-12
    8524:	ldp	x20, x19, [sp, #16]
    8528:	ldp	x29, x30, [sp], #32
    852c:	ret
    8530:	mov	w0, #0xffffffea            	// #-22
    8534:	ldp	x20, x19, [sp, #16]
    8538:	ldp	x29, x30, [sp], #32
    853c:	ret
    8540:	mov	x20, xzr
    8544:	ldr	x0, [x19, #80]
    8548:	bl	7850 <free@plt>
    854c:	mov	w0, wzr
    8550:	str	x20, [x19, #80]
    8554:	ldp	x20, x19, [sp, #16]
    8558:	ldp	x29, x30, [sp], #32
    855c:	ret

0000000000008560 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8560:	stp	x29, x30, [sp, #-48]!
    8564:	str	x21, [sp, #16]
    8568:	stp	x20, x19, [sp, #32]
    856c:	mov	x29, sp
    8570:	cbz	x0, 87a0 <scols_copy_symbols@@SMARTCOLS_2.25+0x240>
    8574:	mov	x20, x0
    8578:	mov	w0, #0x1                   	// #1
    857c:	mov	w1, #0x68                  	// #104
    8580:	mov	w21, #0x1                   	// #1
    8584:	bl	75a0 <calloc@plt>
    8588:	mov	x19, x0
    858c:	cbz	x0, 8778 <scols_copy_symbols@@SMARTCOLS_2.25+0x218>
    8590:	str	w21, [x19]
    8594:	ldr	x0, [x20, #8]
    8598:	cbz	x0, 85cc <scols_copy_symbols@@SMARTCOLS_2.25+0x6c>
    859c:	bl	7650 <strdup@plt>
    85a0:	cbz	x0, 876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    85a4:	mov	x21, x0
    85a8:	ldr	x0, [x19, #8]
    85ac:	bl	7850 <free@plt>
    85b0:	str	x21, [x19, #8]
    85b4:	ldr	x0, [x20, #16]
    85b8:	cbz	x0, 85e0 <scols_copy_symbols@@SMARTCOLS_2.25+0x80>
    85bc:	bl	7650 <strdup@plt>
    85c0:	mov	x21, x0
    85c4:	cbnz	x0, 85e4 <scols_copy_symbols@@SMARTCOLS_2.25+0x84>
    85c8:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    85cc:	mov	x21, xzr
    85d0:	bl	7850 <free@plt>
    85d4:	str	x21, [x19, #8]
    85d8:	ldr	x0, [x20, #16]
    85dc:	cbnz	x0, 85bc <scols_copy_symbols@@SMARTCOLS_2.25+0x5c>
    85e0:	mov	x21, xzr
    85e4:	ldr	x0, [x19, #16]
    85e8:	bl	7850 <free@plt>
    85ec:	str	x21, [x19, #16]
    85f0:	ldr	x0, [x20, #24]
    85f4:	cbz	x0, 8608 <scols_copy_symbols@@SMARTCOLS_2.25+0xa8>
    85f8:	bl	7650 <strdup@plt>
    85fc:	mov	x21, x0
    8600:	cbnz	x0, 860c <scols_copy_symbols@@SMARTCOLS_2.25+0xac>
    8604:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8608:	mov	x21, xzr
    860c:	ldr	x0, [x19, #24]
    8610:	bl	7850 <free@plt>
    8614:	str	x21, [x19, #24]
    8618:	ldr	x0, [x20, #32]
    861c:	cbz	x0, 8630 <scols_copy_symbols@@SMARTCOLS_2.25+0xd0>
    8620:	bl	7650 <strdup@plt>
    8624:	mov	x21, x0
    8628:	cbnz	x0, 8634 <scols_copy_symbols@@SMARTCOLS_2.25+0xd4>
    862c:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8630:	mov	x21, xzr
    8634:	ldr	x0, [x19, #32]
    8638:	bl	7850 <free@plt>
    863c:	str	x21, [x19, #32]
    8640:	ldr	x0, [x20, #40]
    8644:	cbz	x0, 8658 <scols_copy_symbols@@SMARTCOLS_2.25+0xf8>
    8648:	bl	7650 <strdup@plt>
    864c:	mov	x21, x0
    8650:	cbnz	x0, 865c <scols_copy_symbols@@SMARTCOLS_2.25+0xfc>
    8654:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8658:	mov	x21, xzr
    865c:	ldr	x0, [x19, #40]
    8660:	bl	7850 <free@plt>
    8664:	str	x21, [x19, #40]
    8668:	ldr	x0, [x20, #48]
    866c:	cbz	x0, 8680 <scols_copy_symbols@@SMARTCOLS_2.25+0x120>
    8670:	bl	7650 <strdup@plt>
    8674:	mov	x21, x0
    8678:	cbnz	x0, 8684 <scols_copy_symbols@@SMARTCOLS_2.25+0x124>
    867c:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8680:	mov	x21, xzr
    8684:	ldr	x0, [x19, #48]
    8688:	bl	7850 <free@plt>
    868c:	str	x21, [x19, #48]
    8690:	ldr	x0, [x20, #56]
    8694:	cbz	x0, 86a8 <scols_copy_symbols@@SMARTCOLS_2.25+0x148>
    8698:	bl	7650 <strdup@plt>
    869c:	mov	x21, x0
    86a0:	cbnz	x0, 86ac <scols_copy_symbols@@SMARTCOLS_2.25+0x14c>
    86a4:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    86a8:	mov	x21, xzr
    86ac:	ldr	x0, [x19, #56]
    86b0:	bl	7850 <free@plt>
    86b4:	str	x21, [x19, #56]
    86b8:	ldr	x0, [x20, #64]
    86bc:	cbz	x0, 86d0 <scols_copy_symbols@@SMARTCOLS_2.25+0x170>
    86c0:	bl	7650 <strdup@plt>
    86c4:	mov	x21, x0
    86c8:	cbnz	x0, 86d4 <scols_copy_symbols@@SMARTCOLS_2.25+0x174>
    86cc:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    86d0:	mov	x21, xzr
    86d4:	ldr	x0, [x19, #64]
    86d8:	bl	7850 <free@plt>
    86dc:	str	x21, [x19, #64]
    86e0:	ldr	x0, [x20, #80]
    86e4:	cbz	x0, 86f8 <scols_copy_symbols@@SMARTCOLS_2.25+0x198>
    86e8:	bl	7650 <strdup@plt>
    86ec:	mov	x21, x0
    86f0:	cbnz	x0, 86fc <scols_copy_symbols@@SMARTCOLS_2.25+0x19c>
    86f4:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    86f8:	mov	x21, xzr
    86fc:	ldr	x0, [x19, #80]
    8700:	bl	7850 <free@plt>
    8704:	str	x21, [x19, #80]
    8708:	ldr	x0, [x20, #72]
    870c:	cbz	x0, 8720 <scols_copy_symbols@@SMARTCOLS_2.25+0x1c0>
    8710:	bl	7650 <strdup@plt>
    8714:	mov	x21, x0
    8718:	cbnz	x0, 8724 <scols_copy_symbols@@SMARTCOLS_2.25+0x1c4>
    871c:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8720:	mov	x21, xzr
    8724:	ldr	x0, [x19, #72]
    8728:	bl	7850 <free@plt>
    872c:	str	x21, [x19, #72]
    8730:	ldr	x0, [x20, #88]
    8734:	cbz	x0, 8748 <scols_copy_symbols@@SMARTCOLS_2.25+0x1e8>
    8738:	bl	7650 <strdup@plt>
    873c:	mov	x21, x0
    8740:	cbnz	x0, 874c <scols_copy_symbols@@SMARTCOLS_2.25+0x1ec>
    8744:	b	876c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    8748:	mov	x21, xzr
    874c:	ldr	x0, [x19, #88]
    8750:	bl	7850 <free@plt>
    8754:	str	x21, [x19, #88]
    8758:	ldr	x0, [x20, #96]
    875c:	cbz	x0, 878c <scols_copy_symbols@@SMARTCOLS_2.25+0x22c>
    8760:	bl	7650 <strdup@plt>
    8764:	mov	x20, x0
    8768:	cbnz	x0, 8790 <scols_copy_symbols@@SMARTCOLS_2.25+0x230>
    876c:	mov	x0, x19
    8770:	bl	70a0 <scols_unref_symbols@plt>
    8774:	mov	x19, xzr
    8778:	mov	x0, x19
    877c:	ldp	x20, x19, [sp, #32]
    8780:	ldr	x21, [sp, #16]
    8784:	ldp	x29, x30, [sp], #48
    8788:	ret
    878c:	mov	x20, xzr
    8790:	ldr	x0, [x19, #96]
    8794:	bl	7850 <free@plt>
    8798:	str	x20, [x19, #96]
    879c:	b	8778 <scols_copy_symbols@@SMARTCOLS_2.25+0x218>
    87a0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    87a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    87a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    87ac:	add	x0, x0, #0x280
    87b0:	add	x1, x1, #0x283
    87b4:	add	x3, x3, #0x29e
    87b8:	mov	w2, #0x101                 	// #257
    87bc:	bl	7c90 <__assert_fail@plt>

00000000000087c0 <scols_reset_cell@@SMARTCOLS_2.25>:
    87c0:	cbz	x0, 87fc <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    87c4:	stp	x29, x30, [sp, #-32]!
    87c8:	str	x19, [sp, #16]
    87cc:	mov	x19, x0
    87d0:	ldr	x0, [x0]
    87d4:	mov	x29, sp
    87d8:	bl	7850 <free@plt>
    87dc:	ldr	x0, [x19, #8]
    87e0:	bl	7850 <free@plt>
    87e4:	movi	v0.2d, #0x0
    87e8:	stp	q0, q0, [x19]
    87ec:	ldr	x19, [sp, #16]
    87f0:	mov	w0, wzr
    87f4:	ldp	x29, x30, [sp], #32
    87f8:	ret
    87fc:	mov	w0, #0xffffffea            	// #-22
    8800:	ret

0000000000008804 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8804:	stp	x29, x30, [sp, #-32]!
    8808:	stp	x20, x19, [sp, #16]
    880c:	mov	x29, sp
    8810:	cbz	x0, 883c <scols_cell_set_data@@SMARTCOLS_2.25+0x38>
    8814:	mov	x19, x0
    8818:	cbz	x1, 884c <scols_cell_set_data@@SMARTCOLS_2.25+0x48>
    881c:	mov	x0, x1
    8820:	bl	7650 <strdup@plt>
    8824:	mov	x20, x0
    8828:	cbnz	x0, 8850 <scols_cell_set_data@@SMARTCOLS_2.25+0x4c>
    882c:	mov	w0, #0xfffffff4            	// #-12
    8830:	ldp	x20, x19, [sp, #16]
    8834:	ldp	x29, x30, [sp], #32
    8838:	ret
    883c:	mov	w0, #0xffffffea            	// #-22
    8840:	ldp	x20, x19, [sp, #16]
    8844:	ldp	x29, x30, [sp], #32
    8848:	ret
    884c:	mov	x20, xzr
    8850:	ldr	x0, [x19]
    8854:	bl	7850 <free@plt>
    8858:	mov	w0, wzr
    885c:	str	x20, [x19]
    8860:	ldp	x20, x19, [sp, #16]
    8864:	ldp	x29, x30, [sp], #32
    8868:	ret

000000000000886c <scols_cell_refer_data@@SMARTCOLS_2.25>:
    886c:	cbz	x0, 88a0 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8870:	stp	x29, x30, [sp, #-32]!
    8874:	stp	x20, x19, [sp, #16]
    8878:	mov	x20, x0
    887c:	ldr	x0, [x0]
    8880:	mov	x29, sp
    8884:	mov	x19, x1
    8888:	bl	7850 <free@plt>
    888c:	str	x19, [x20]
    8890:	ldp	x20, x19, [sp, #16]
    8894:	mov	w0, wzr
    8898:	ldp	x29, x30, [sp], #32
    889c:	ret
    88a0:	mov	w0, #0xffffffea            	// #-22
    88a4:	ret

00000000000088a8 <scols_cell_get_data@@SMARTCOLS_2.25>:
    88a8:	cbz	x0, 88b0 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    88ac:	ldr	x0, [x0]
    88b0:	ret

00000000000088b4 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    88b4:	cbz	x0, 88c8 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    88b8:	mov	x8, x0
    88bc:	mov	w0, wzr
    88c0:	str	x1, [x8, #16]
    88c4:	ret
    88c8:	mov	w0, #0xffffffea            	// #-22
    88cc:	ret

00000000000088d0 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    88d0:	ldr	x0, [x0, #16]
    88d4:	ret

00000000000088d8 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    88d8:	cmp	x0, x1
    88dc:	b.eq	8910 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x38>  // b.none
    88e0:	cbz	x0, 88e8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x10>
    88e4:	ldr	x0, [x0]
    88e8:	cbz	x1, 8918 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x40>
    88ec:	ldr	x1, [x1]
    88f0:	orr	x8, x0, x1
    88f4:	cmp	x8, #0x0
    88f8:	csetm	w8, ne  // ne = any
    88fc:	cmp	x0, #0x0
    8900:	csinc	w8, w8, wzr, eq  // eq = none
    8904:	cbz	x0, 8928 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8908:	cbz	x1, 8928 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    890c:	b	77c0 <strcmp@plt>
    8910:	mov	w0, wzr
    8914:	ret
    8918:	cmp	x0, #0x0
    891c:	csetm	w8, ne  // ne = any
    8920:	csinc	w0, w8, wzr, eq  // eq = none
    8924:	ret
    8928:	mov	w0, w8
    892c:	ret

0000000000008930 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8930:	stp	x29, x30, [sp, #-32]!
    8934:	stp	x20, x19, [sp, #16]
    8938:	mov	x20, x1
    893c:	mov	x19, x0
    8940:	mov	x29, sp
    8944:	cbz	x1, 896c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8948:	bl	77f0 <__ctype_b_loc@plt>
    894c:	ldr	x8, [x0]
    8950:	ldrsb	x9, [x20]
    8954:	ldrh	w8, [x8, x9, lsl #1]
    8958:	tbz	w8, #10, 896c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    895c:	mov	x0, x20
    8960:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    8964:	mov	x20, x0
    8968:	cbz	x0, 89a0 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    896c:	cbz	x19, 89a0 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    8970:	cbz	x20, 8984 <scols_cell_set_color@@SMARTCOLS_2.25+0x54>
    8974:	mov	x0, x20
    8978:	bl	7650 <strdup@plt>
    897c:	mov	x20, x0
    8980:	cbz	x0, 89b0 <scols_cell_set_color@@SMARTCOLS_2.25+0x80>
    8984:	ldr	x0, [x19, #8]
    8988:	bl	7850 <free@plt>
    898c:	mov	w0, wzr
    8990:	str	x20, [x19, #8]
    8994:	ldp	x20, x19, [sp, #16]
    8998:	ldp	x29, x30, [sp], #32
    899c:	ret
    89a0:	mov	w0, #0xffffffea            	// #-22
    89a4:	ldp	x20, x19, [sp, #16]
    89a8:	ldp	x29, x30, [sp], #32
    89ac:	ret
    89b0:	mov	w0, #0xfffffff4            	// #-12
    89b4:	ldp	x20, x19, [sp, #16]
    89b8:	ldp	x29, x30, [sp], #32
    89bc:	ret

00000000000089c0 <scols_cell_get_color@@SMARTCOLS_2.25>:
    89c0:	ldr	x0, [x0, #8]
    89c4:	ret

00000000000089c8 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    89c8:	cbz	x0, 89dc <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    89cc:	mov	x8, x0
    89d0:	mov	w0, wzr
    89d4:	str	w1, [x8, #24]
    89d8:	ret
    89dc:	mov	w0, #0xffffffea            	// #-22
    89e0:	ret

00000000000089e4 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    89e4:	ldr	w0, [x0, #24]
    89e8:	ret

00000000000089ec <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    89ec:	ldr	w8, [x0, #24]
    89f0:	and	w9, w8, #0x1
    89f4:	tst	w8, #0x2
    89f8:	mov	w8, #0x2                   	// #2
    89fc:	csel	w0, w9, w8, eq  // eq = none
    8a00:	ret

0000000000008a04 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8a04:	stp	x29, x30, [sp, #-48]!
    8a08:	stp	x20, x19, [sp, #32]
    8a0c:	mov	x19, x1
    8a10:	mov	x20, x0
    8a14:	stp	x22, x21, [sp, #16]
    8a18:	mov	x29, sp
    8a1c:	cbz	x1, 8a2c <scols_cell_copy_content@@SMARTCOLS_2.25+0x28>
    8a20:	ldr	x0, [x19]
    8a24:	cbnz	x20, 8a34 <scols_cell_copy_content@@SMARTCOLS_2.25+0x30>
    8a28:	b	8aac <scols_cell_copy_content@@SMARTCOLS_2.25+0xa8>
    8a2c:	mov	x0, xzr
    8a30:	cbz	x20, 8aac <scols_cell_copy_content@@SMARTCOLS_2.25+0xa8>
    8a34:	cbz	x0, 8a48 <scols_cell_copy_content@@SMARTCOLS_2.25+0x44>
    8a38:	bl	7650 <strdup@plt>
    8a3c:	mov	x21, x0
    8a40:	cbnz	x0, 8a4c <scols_cell_copy_content@@SMARTCOLS_2.25+0x48>
    8a44:	b	8a94 <scols_cell_copy_content@@SMARTCOLS_2.25+0x90>
    8a48:	mov	x21, xzr
    8a4c:	ldr	x0, [x20]
    8a50:	bl	7850 <free@plt>
    8a54:	str	x21, [x20]
    8a58:	ldr	x21, [x19, #8]
    8a5c:	cbz	x21, 8ad4 <scols_cell_copy_content@@SMARTCOLS_2.25+0xd0>
    8a60:	bl	77f0 <__ctype_b_loc@plt>
    8a64:	ldr	x8, [x0]
    8a68:	ldrsb	x9, [x21]
    8a6c:	ldrh	w8, [x8, x9, lsl #1]
    8a70:	tbz	w8, #10, 8a84 <scols_cell_copy_content@@SMARTCOLS_2.25+0x80>
    8a74:	mov	x0, x21
    8a78:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    8a7c:	mov	x21, x0
    8a80:	cbz	x0, 8aac <scols_cell_copy_content@@SMARTCOLS_2.25+0xa8>
    8a84:	mov	x0, x21
    8a88:	bl	7650 <strdup@plt>
    8a8c:	mov	x22, x0
    8a90:	cbnz	x0, 8ad8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xd4>
    8a94:	mov	w21, #0xfffffff4            	// #-12
    8a98:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8a9c:	ldr	x8, [x8, #4024]
    8aa0:	ldrb	w8, [x8]
    8aa4:	tbz	w8, #2, 8ac0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xbc>
    8aa8:	b	8b00 <scols_cell_copy_content@@SMARTCOLS_2.25+0xfc>
    8aac:	mov	w21, #0xffffffea            	// #-22
    8ab0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8ab4:	ldr	x8, [x8, #4024]
    8ab8:	ldrb	w8, [x8]
    8abc:	tbnz	w8, #2, 8b00 <scols_cell_copy_content@@SMARTCOLS_2.25+0xfc>
    8ac0:	mov	w0, w21
    8ac4:	ldp	x20, x19, [sp, #32]
    8ac8:	ldp	x22, x21, [sp, #16]
    8acc:	ldp	x29, x30, [sp], #48
    8ad0:	ret
    8ad4:	mov	x22, xzr
    8ad8:	ldr	x0, [x20, #8]
    8adc:	bl	7850 <free@plt>
    8ae0:	str	x22, [x20, #8]
    8ae4:	ldr	x8, [x19, #16]
    8ae8:	mov	w21, wzr
    8aec:	str	x8, [x20, #16]
    8af0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8af4:	ldr	x8, [x8, #4024]
    8af8:	ldrb	w8, [x8]
    8afc:	tbz	w8, #2, 8ac0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xbc>
    8b00:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8b04:	ldr	x8, [x8, #4016]
    8b08:	ldr	x20, [x8]
    8b0c:	bl	7390 <getpid@plt>
    8b10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8b14:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8b18:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8b1c:	mov	w2, w0
    8b20:	add	x1, x1, #0x2eb
    8b24:	add	x3, x3, #0x2f9
    8b28:	add	x4, x4, #0x306
    8b2c:	mov	x0, x20
    8b30:	bl	7dc0 <fprintf@plt>
    8b34:	mov	x0, x19
    8b38:	bl	8b40 <scols_cell_copy_content@@SMARTCOLS_2.25+0x13c>
    8b3c:	b	8ac0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xbc>
    8b40:	sub	sp, sp, #0x110
    8b44:	stp	x29, x30, [sp, #240]
    8b48:	add	x29, sp, #0xf0
    8b4c:	stp	x28, x19, [sp, #256]
    8b50:	stp	x2, x3, [x29, #-112]
    8b54:	stp	x4, x5, [x29, #-96]
    8b58:	stp	x6, x7, [x29, #-80]
    8b5c:	stp	q1, q2, [sp, #16]
    8b60:	stp	q3, q4, [sp, #48]
    8b64:	str	q0, [sp]
    8b68:	stp	q5, q6, [sp, #80]
    8b6c:	str	q7, [sp, #112]
    8b70:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8b74:	ldr	x19, [x19, #4016]
    8b78:	cbz	x0, 8ba4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1a0>
    8b7c:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8b80:	ldr	x9, [x9, #4024]
    8b84:	ldrb	w9, [x9, #3]
    8b88:	tbnz	w9, #0, 8ba4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1a0>
    8b8c:	mov	x8, x0
    8b90:	ldr	x0, [x19]
    8b94:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8b98:	add	x1, x1, #0x310
    8b9c:	mov	x2, x8
    8ba0:	bl	7dc0 <fprintf@plt>
    8ba4:	mov	x8, #0xffffffffffffffd0    	// #-48
    8ba8:	mov	x10, sp
    8bac:	sub	x11, x29, #0x70
    8bb0:	movk	x8, #0xff80, lsl #32
    8bb4:	add	x9, x29, #0x20
    8bb8:	add	x10, x10, #0x80
    8bbc:	add	x11, x11, #0x30
    8bc0:	stp	x10, x8, [x29, #-16]
    8bc4:	stp	x9, x11, [x29, #-32]
    8bc8:	ldp	q0, q1, [x29, #-32]
    8bcc:	ldr	x0, [x19]
    8bd0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8bd4:	add	x1, x1, #0x30b
    8bd8:	sub	x2, x29, #0x40
    8bdc:	stp	q0, q1, [x29, #-64]
    8be0:	bl	7c70 <vfprintf@plt>
    8be4:	ldr	x1, [x19]
    8be8:	mov	w0, #0xa                   	// #10
    8bec:	bl	7250 <fputc@plt>
    8bf0:	ldp	x28, x19, [sp, #256]
    8bf4:	ldp	x29, x30, [sp, #240]
    8bf8:	add	sp, sp, #0x110
    8bfc:	ret

0000000000008c00 <scols_new_column@@SMARTCOLS_2.25>:
    8c00:	stp	x29, x30, [sp, #-32]!
    8c04:	mov	w0, #0x1                   	// #1
    8c08:	mov	w1, #0xe8                  	// #232
    8c0c:	stp	x20, x19, [sp, #16]
    8c10:	mov	x29, sp
    8c14:	bl	75a0 <calloc@plt>
    8c18:	mov	x19, x0
    8c1c:	cbz	x0, 8c40 <scols_new_column@@SMARTCOLS_2.25+0x40>
    8c20:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8c24:	ldr	x8, [x8, #4024]
    8c28:	ldrb	w8, [x8]
    8c2c:	tbnz	w8, #5, 8c50 <scols_new_column@@SMARTCOLS_2.25+0x50>
    8c30:	mov	w8, #0x1                   	// #1
    8c34:	add	x9, x19, #0xc8
    8c38:	str	w8, [x19]
    8c3c:	stp	x9, x9, [x19, #200]
    8c40:	mov	x0, x19
    8c44:	ldp	x20, x19, [sp, #16]
    8c48:	ldp	x29, x30, [sp], #32
    8c4c:	ret
    8c50:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8c54:	ldr	x8, [x8, #4016]
    8c58:	ldr	x20, [x8]
    8c5c:	bl	7390 <getpid@plt>
    8c60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8c64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8c68:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8c6c:	mov	w2, w0
    8c70:	add	x1, x1, #0x2eb
    8c74:	add	x3, x3, #0x2f9
    8c78:	add	x4, x4, #0x317
    8c7c:	mov	x0, x20
    8c80:	bl	7dc0 <fprintf@plt>
    8c84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8c88:	add	x1, x1, #0x31d
    8c8c:	mov	x0, x19
    8c90:	bl	8c98 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8c94:	b	8c30 <scols_new_column@@SMARTCOLS_2.25+0x30>
    8c98:	sub	sp, sp, #0x120
    8c9c:	stp	x29, x30, [sp, #240]
    8ca0:	add	x29, sp, #0xf0
    8ca4:	str	x28, [sp, #256]
    8ca8:	stp	x20, x19, [sp, #272]
    8cac:	stp	x2, x3, [x29, #-112]
    8cb0:	stp	x4, x5, [x29, #-96]
    8cb4:	stp	x6, x7, [x29, #-80]
    8cb8:	stp	q1, q2, [sp, #16]
    8cbc:	stp	q3, q4, [sp, #48]
    8cc0:	str	q0, [sp]
    8cc4:	stp	q5, q6, [sp, #80]
    8cc8:	str	q7, [sp, #112]
    8ccc:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8cd0:	ldr	x20, [x20, #4016]
    8cd4:	mov	x19, x1
    8cd8:	cbz	x0, 8d04 <scols_new_column@@SMARTCOLS_2.25+0x104>
    8cdc:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8ce0:	ldr	x9, [x9, #4024]
    8ce4:	ldrb	w9, [x9, #3]
    8ce8:	tbnz	w9, #0, 8d04 <scols_new_column@@SMARTCOLS_2.25+0x104>
    8cec:	mov	x8, x0
    8cf0:	ldr	x0, [x20]
    8cf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8cf8:	add	x1, x1, #0x310
    8cfc:	mov	x2, x8
    8d00:	bl	7dc0 <fprintf@plt>
    8d04:	mov	x8, #0xffffffffffffffd0    	// #-48
    8d08:	mov	x10, sp
    8d0c:	sub	x11, x29, #0x70
    8d10:	movk	x8, #0xff80, lsl #32
    8d14:	add	x9, x29, #0x30
    8d18:	add	x10, x10, #0x80
    8d1c:	add	x11, x11, #0x30
    8d20:	stp	x10, x8, [x29, #-16]
    8d24:	stp	x9, x11, [x29, #-32]
    8d28:	ldp	q0, q1, [x29, #-32]
    8d2c:	ldr	x0, [x20]
    8d30:	sub	x2, x29, #0x40
    8d34:	mov	x1, x19
    8d38:	stp	q0, q1, [x29, #-64]
    8d3c:	bl	7c70 <vfprintf@plt>
    8d40:	ldr	x1, [x20]
    8d44:	mov	w0, #0xa                   	// #10
    8d48:	bl	7250 <fputc@plt>
    8d4c:	ldp	x20, x19, [sp, #272]
    8d50:	ldr	x28, [sp, #256]
    8d54:	ldp	x29, x30, [sp, #240]
    8d58:	add	sp, sp, #0x120
    8d5c:	ret

0000000000008d60 <scols_ref_column@@SMARTCOLS_2.25>:
    8d60:	cbz	x0, 8d70 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8d64:	ldr	w8, [x0]
    8d68:	add	w8, w8, #0x1
    8d6c:	str	w8, [x0]
    8d70:	ret

0000000000008d74 <scols_unref_column@@SMARTCOLS_2.25>:
    8d74:	stp	x29, x30, [sp, #-32]!
    8d78:	stp	x20, x19, [sp, #16]
    8d7c:	mov	x29, sp
    8d80:	cbz	x0, 8de4 <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8d84:	ldr	w8, [x0]
    8d88:	mov	x19, x0
    8d8c:	subs	w8, w8, #0x1
    8d90:	str	w8, [x0]
    8d94:	b.gt	8de4 <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8d98:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8d9c:	ldr	x8, [x8, #4024]
    8da0:	ldrb	w8, [x8]
    8da4:	tbnz	w8, #5, 8df0 <scols_unref_column@@SMARTCOLS_2.25+0x7c>
    8da8:	ldp	x8, x9, [x19, #200]
    8dac:	add	x0, x19, #0xa8
    8db0:	str	x9, [x8, #8]
    8db4:	str	x8, [x9]
    8db8:	bl	78f0 <scols_reset_cell@plt>
    8dbc:	ldr	x0, [x19, #88]
    8dc0:	bl	7850 <free@plt>
    8dc4:	ldr	x0, [x19, #96]
    8dc8:	bl	7850 <free@plt>
    8dcc:	ldr	x0, [x19, #120]
    8dd0:	bl	7850 <free@plt>
    8dd4:	mov	x0, x19
    8dd8:	ldp	x20, x19, [sp, #16]
    8ddc:	ldp	x29, x30, [sp], #32
    8de0:	b	7850 <free@plt>
    8de4:	ldp	x20, x19, [sp, #16]
    8de8:	ldp	x29, x30, [sp], #32
    8dec:	ret
    8df0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8df4:	ldr	x8, [x8, #4016]
    8df8:	ldr	x20, [x8]
    8dfc:	bl	7390 <getpid@plt>
    8e00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8e04:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8e08:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8e0c:	mov	w2, w0
    8e10:	add	x1, x1, #0x2eb
    8e14:	add	x3, x3, #0x2f9
    8e18:	add	x4, x4, #0x317
    8e1c:	mov	x0, x20
    8e20:	bl	7dc0 <fprintf@plt>
    8e24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8e28:	add	x1, x1, #0x31b
    8e2c:	mov	x0, x19
    8e30:	bl	8c98 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8e34:	b	8da8 <scols_unref_column@@SMARTCOLS_2.25+0x34>

0000000000008e38 <scols_copy_column@@SMARTCOLS_2.25>:
    8e38:	stp	x29, x30, [sp, #-64]!
    8e3c:	str	x23, [sp, #16]
    8e40:	stp	x22, x21, [sp, #32]
    8e44:	stp	x20, x19, [sp, #48]
    8e48:	mov	x29, sp
    8e4c:	cbz	x0, 8ee8 <scols_copy_column@@SMARTCOLS_2.25+0xb0>
    8e50:	mov	x20, x0
    8e54:	mov	w0, #0x1                   	// #1
    8e58:	mov	w1, #0xe8                  	// #232
    8e5c:	bl	75a0 <calloc@plt>
    8e60:	mov	x19, x0
    8e64:	cbz	x0, 8eec <scols_copy_column@@SMARTCOLS_2.25+0xb4>
    8e68:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8e6c:	ldr	x23, [x23, #4024]
    8e70:	ldrb	w8, [x23]
    8e74:	tbnz	w8, #5, 8f38 <scols_copy_column@@SMARTCOLS_2.25+0x100>
    8e78:	mov	w8, #0x1                   	// #1
    8e7c:	add	x9, x19, #0xc8
    8e80:	str	w8, [x19]
    8e84:	stp	x9, x9, [x19, #200]
    8e88:	ldr	x21, [x20, #88]
    8e8c:	cbz	x21, 8ec4 <scols_copy_column@@SMARTCOLS_2.25+0x8c>
    8e90:	bl	77f0 <__ctype_b_loc@plt>
    8e94:	ldr	x8, [x0]
    8e98:	ldrsb	x9, [x21]
    8e9c:	ldrh	w8, [x8, x9, lsl #1]
    8ea0:	tbz	w8, #10, 8eb4 <scols_copy_column@@SMARTCOLS_2.25+0x7c>
    8ea4:	mov	x0, x21
    8ea8:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    8eac:	mov	x21, x0
    8eb0:	cbz	x0, 8ee0 <scols_copy_column@@SMARTCOLS_2.25+0xa8>
    8eb4:	mov	x0, x21
    8eb8:	bl	7650 <strdup@plt>
    8ebc:	mov	x21, x0
    8ec0:	cbz	x0, 8ee0 <scols_copy_column@@SMARTCOLS_2.25+0xa8>
    8ec4:	ldr	x0, [x19, #88]
    8ec8:	bl	7850 <free@plt>
    8ecc:	add	x0, x19, #0xa8
    8ed0:	add	x1, x20, #0xa8
    8ed4:	str	x21, [x19, #88]
    8ed8:	bl	7280 <scols_cell_copy_content@plt>
    8edc:	cbz	w0, 8f04 <scols_copy_column@@SMARTCOLS_2.25+0xcc>
    8ee0:	mov	x0, x19
    8ee4:	bl	7d40 <scols_unref_column@plt>
    8ee8:	mov	x19, xzr
    8eec:	mov	x0, x19
    8ef0:	ldp	x20, x19, [sp, #48]
    8ef4:	ldp	x22, x21, [sp, #32]
    8ef8:	ldr	x23, [sp, #16]
    8efc:	ldp	x29, x30, [sp], #64
    8f00:	ret
    8f04:	ldr	q0, [x20, #16]
    8f08:	ldrb	w9, [x19, #224]
    8f0c:	str	q0, [x19, #16]
    8f10:	ldr	q0, [x20, #32]
    8f14:	str	q0, [x19, #32]
    8f18:	ldr	x8, [x20, #56]
    8f1c:	str	x8, [x19, #56]
    8f20:	ldr	w8, [x20, #80]
    8f24:	str	w8, [x19, #80]
    8f28:	ldrb	w8, [x20, #224]
    8f2c:	bfxil	w9, w8, #0, #2
    8f30:	strb	w9, [x19, #224]
    8f34:	b	8eec <scols_copy_column@@SMARTCOLS_2.25+0xb4>
    8f38:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    8f3c:	ldr	x22, [x22, #4016]
    8f40:	ldr	x21, [x22]
    8f44:	bl	7390 <getpid@plt>
    8f48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8f4c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8f50:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8f54:	mov	w2, w0
    8f58:	add	x1, x1, #0x2eb
    8f5c:	add	x3, x3, #0x2f9
    8f60:	add	x4, x4, #0x317
    8f64:	mov	x0, x21
    8f68:	bl	7dc0 <fprintf@plt>
    8f6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8f70:	add	x1, x1, #0x31d
    8f74:	mov	x0, x19
    8f78:	bl	8c98 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8f7c:	ldr	w8, [x23]
    8f80:	mov	w9, #0x1                   	// #1
    8f84:	str	w9, [x19]
    8f88:	add	x9, x19, #0xc8
    8f8c:	stp	x9, x9, [x19, #200]
    8f90:	tbz	w8, #5, 8e88 <scols_copy_column@@SMARTCOLS_2.25+0x50>
    8f94:	ldr	x21, [x22]
    8f98:	bl	7390 <getpid@plt>
    8f9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8fa0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8fa4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8fa8:	mov	w2, w0
    8fac:	add	x1, x1, #0x2eb
    8fb0:	add	x3, x3, #0x2f9
    8fb4:	add	x4, x4, #0x317
    8fb8:	mov	x0, x21
    8fbc:	bl	7dc0 <fprintf@plt>
    8fc0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    8fc4:	add	x1, x1, #0x30b
    8fc8:	mov	x0, x20
    8fcc:	bl	8c98 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8fd0:	b	8e88 <scols_copy_column@@SMARTCOLS_2.25+0x50>

0000000000008fd4 <scols_column_set_color@@SMARTCOLS_2.25>:
    8fd4:	stp	x29, x30, [sp, #-32]!
    8fd8:	stp	x20, x19, [sp, #16]
    8fdc:	mov	x20, x1
    8fe0:	mov	x19, x0
    8fe4:	mov	x29, sp
    8fe8:	cbz	x1, 9010 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    8fec:	bl	77f0 <__ctype_b_loc@plt>
    8ff0:	ldr	x8, [x0]
    8ff4:	ldrsb	x9, [x20]
    8ff8:	ldrh	w8, [x8, x9, lsl #1]
    8ffc:	tbz	w8, #10, 9010 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    9000:	mov	x0, x20
    9004:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    9008:	mov	x20, x0
    900c:	cbz	x0, 9044 <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    9010:	cbz	x19, 9044 <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    9014:	cbz	x20, 9028 <scols_column_set_color@@SMARTCOLS_2.25+0x54>
    9018:	mov	x0, x20
    901c:	bl	7650 <strdup@plt>
    9020:	mov	x20, x0
    9024:	cbz	x0, 9054 <scols_column_set_color@@SMARTCOLS_2.25+0x80>
    9028:	ldr	x0, [x19, #88]
    902c:	bl	7850 <free@plt>
    9030:	mov	w0, wzr
    9034:	str	x20, [x19, #88]
    9038:	ldp	x20, x19, [sp, #16]
    903c:	ldp	x29, x30, [sp], #32
    9040:	ret
    9044:	mov	w0, #0xffffffea            	// #-22
    9048:	ldp	x20, x19, [sp, #16]
    904c:	ldp	x29, x30, [sp], #32
    9050:	ret
    9054:	mov	w0, #0xfffffff4            	// #-12
    9058:	ldp	x20, x19, [sp, #16]
    905c:	ldp	x29, x30, [sp], #32
    9060:	ret

0000000000009064 <scols_column_set_whint@@SMARTCOLS_2.25>:
    9064:	cbz	x0, 9078 <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    9068:	mov	x8, x0
    906c:	mov	w0, wzr
    9070:	str	d0, [x8, #56]
    9074:	ret
    9078:	mov	w0, #0xffffffea            	// #-22
    907c:	ret

0000000000009080 <scols_column_get_whint@@SMARTCOLS_2.25>:
    9080:	ldr	d0, [x0, #56]
    9084:	ret

0000000000009088 <scols_column_set_flags@@SMARTCOLS_2.25>:
    9088:	cbz	x0, 90c8 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    908c:	stp	x29, x30, [sp, #-48]!
    9090:	stp	x20, x19, [sp, #32]
    9094:	ldr	x8, [x0, #216]
    9098:	mov	w19, w1
    909c:	mov	x20, x0
    90a0:	str	x21, [sp, #16]
    90a4:	mov	x29, sp
    90a8:	cbz	x8, 90e4 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    90ac:	ldr	w9, [x20, #80]
    90b0:	and	w9, w9, #0x2
    90b4:	tbz	w19, #1, 90d0 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    90b8:	cbnz	w9, 90d0 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    90bc:	ldr	x9, [x8, #24]
    90c0:	add	x9, x9, #0x1
    90c4:	b	90e0 <scols_column_set_flags@@SMARTCOLS_2.25+0x58>
    90c8:	mov	w0, #0xffffffea            	// #-22
    90cc:	ret
    90d0:	tbnz	w19, #1, 90e4 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    90d4:	cbz	w9, 90e4 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    90d8:	ldr	x9, [x8, #24]
    90dc:	sub	x9, x9, #0x1
    90e0:	str	x9, [x8, #24]
    90e4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    90e8:	ldr	x8, [x8, #4024]
    90ec:	ldrb	w8, [x8]
    90f0:	tbnz	w8, #5, 910c <scols_column_set_flags@@SMARTCOLS_2.25+0x84>
    90f4:	str	w19, [x20, #80]
    90f8:	ldp	x20, x19, [sp, #32]
    90fc:	ldr	x21, [sp, #16]
    9100:	mov	w0, wzr
    9104:	ldp	x29, x30, [sp], #48
    9108:	ret
    910c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9110:	ldr	x8, [x8, #4016]
    9114:	ldr	x21, [x8]
    9118:	bl	7390 <getpid@plt>
    911c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9120:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9124:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9128:	mov	w2, w0
    912c:	add	x1, x1, #0x2eb
    9130:	add	x3, x3, #0x2f9
    9134:	add	x4, x4, #0x317
    9138:	mov	x0, x21
    913c:	bl	7dc0 <fprintf@plt>
    9140:	ldr	w2, [x20, #80]
    9144:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9148:	add	x1, x1, #0x323
    914c:	mov	x0, x20
    9150:	mov	w3, w19
    9154:	bl	8c98 <scols_new_column@@SMARTCOLS_2.25+0x98>
    9158:	b	90f4 <scols_column_set_flags@@SMARTCOLS_2.25+0x6c>

000000000000915c <scols_column_set_json_type@@SMARTCOLS_2.33>:
    915c:	cbz	x0, 9170 <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    9160:	mov	x8, x0
    9164:	mov	w0, wzr
    9168:	str	w1, [x8, #76]
    916c:	ret
    9170:	mov	w0, #0xffffffea            	// #-22
    9174:	ret

0000000000009178 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    9178:	cbz	x0, 9184 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    917c:	ldr	w0, [x0, #76]
    9180:	ret
    9184:	mov	w0, #0xffffffea            	// #-22
    9188:	ret

000000000000918c <scols_column_get_table@@SMARTCOLS_2.29>:
    918c:	ldr	x0, [x0, #216]
    9190:	ret

0000000000009194 <scols_column_get_flags@@SMARTCOLS_2.25>:
    9194:	ldr	w0, [x0, #80]
    9198:	ret

000000000000919c <scols_column_get_header@@SMARTCOLS_2.25>:
    919c:	add	x0, x0, #0xa8
    91a0:	ret

00000000000091a4 <scols_column_get_color@@SMARTCOLS_2.25>:
    91a4:	ldr	x0, [x0, #88]
    91a8:	ret

00000000000091ac <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    91ac:	stp	x29, x30, [sp, #-16]!
    91b0:	mov	x0, x1
    91b4:	mov	x29, sp
    91b8:	cbz	x1, 91cc <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    91bc:	mov	w1, #0xa                   	// #10
    91c0:	bl	7950 <strchr@plt>
    91c4:	cbz	x0, 91cc <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    91c8:	strb	wzr, [x0], #1
    91cc:	ldp	x29, x30, [sp], #16
    91d0:	ret

00000000000091d4 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    91d4:	stp	x29, x30, [sp, #-48]!
    91d8:	str	x21, [sp, #16]
    91dc:	stp	x20, x19, [sp, #32]
    91e0:	mov	x29, sp
    91e4:	cbz	x1, 9234 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    91e8:	ldrb	w8, [x1]
    91ec:	mov	x20, x1
    91f0:	cbz	w8, 9234 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    91f4:	mov	x19, xzr
    91f8:	mov	w1, #0xa                   	// #10
    91fc:	mov	x0, x20
    9200:	bl	7950 <strchr@plt>
    9204:	cbz	x0, 923c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>
    9208:	mov	x21, x0
    920c:	sub	x1, x0, x20
    9210:	mov	x0, x20
    9214:	mov	x2, xzr
    9218:	bl	164b0 <scols_init_debug@@SMARTCOLS_2.25+0x28dc>
    921c:	ldrb	w8, [x21, #1]!
    9220:	cmp	x19, x0
    9224:	csel	x19, x19, x0, hi  // hi = pmore
    9228:	mov	x20, x21
    922c:	cbnz	w8, 91f8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x24>
    9230:	b	924c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    9234:	mov	x19, xzr
    9238:	b	924c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    923c:	mov	x0, x20
    9240:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
    9244:	cmp	x19, x0
    9248:	csel	x19, x19, x0, hi  // hi = pmore
    924c:	mov	x0, x19
    9250:	ldp	x20, x19, [sp, #32]
    9254:	ldr	x21, [sp, #16]
    9258:	ldp	x29, x30, [sp], #48
    925c:	ret

0000000000009260 <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    9260:	cbz	x0, 9274 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    9264:	mov	x8, x0
    9268:	mov	w0, wzr
    926c:	stp	x1, x2, [x8, #128]
    9270:	ret
    9274:	mov	w0, #0xffffffea            	// #-22
    9278:	ret

000000000000927c <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    927c:	cbz	x0, 9294 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    9280:	mov	x8, x0
    9284:	mov	w0, wzr
    9288:	stp	x1, x2, [x8, #144]
    928c:	str	x3, [x8, #160]
    9290:	ret
    9294:	mov	w0, #0xffffffea            	// #-22
    9298:	ret

000000000000929c <scols_column_set_safechars@@SMARTCOLS_2.29>:
    929c:	stp	x29, x30, [sp, #-32]!
    92a0:	stp	x20, x19, [sp, #16]
    92a4:	mov	x29, sp
    92a8:	cbz	x0, 92d4 <scols_column_set_safechars@@SMARTCOLS_2.29+0x38>
    92ac:	mov	x19, x0
    92b0:	cbz	x1, 92e4 <scols_column_set_safechars@@SMARTCOLS_2.29+0x48>
    92b4:	mov	x0, x1
    92b8:	bl	7650 <strdup@plt>
    92bc:	mov	x20, x0
    92c0:	cbnz	x0, 92e8 <scols_column_set_safechars@@SMARTCOLS_2.29+0x4c>
    92c4:	mov	w0, #0xfffffff4            	// #-12
    92c8:	ldp	x20, x19, [sp, #16]
    92cc:	ldp	x29, x30, [sp], #32
    92d0:	ret
    92d4:	mov	w0, #0xffffffea            	// #-22
    92d8:	ldp	x20, x19, [sp, #16]
    92dc:	ldp	x29, x30, [sp], #32
    92e0:	ret
    92e4:	mov	x20, xzr
    92e8:	ldr	x0, [x19, #96]
    92ec:	bl	7850 <free@plt>
    92f0:	mov	w0, wzr
    92f4:	str	x20, [x19, #96]
    92f8:	ldp	x20, x19, [sp, #16]
    92fc:	ldp	x29, x30, [sp], #32
    9300:	ret

0000000000009304 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9304:	ldr	x0, [x0, #96]
    9308:	ret

000000000000930c <scols_column_get_width@@SMARTCOLS_2.29>:
    930c:	ldr	x0, [x0, #16]
    9310:	ret

0000000000009314 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9314:	ldr	w8, [x0, #80]
    9318:	ubfx	w0, w8, #5, #1
    931c:	ret

0000000000009320 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9320:	ldr	w8, [x0, #80]
    9324:	and	w0, w8, #0x1
    9328:	ret

000000000000932c <scols_column_is_tree@@SMARTCOLS_2.25>:
    932c:	ldr	w8, [x0, #80]
    9330:	ubfx	w0, w8, #1, #1
    9334:	ret

0000000000009338 <scols_column_is_right@@SMARTCOLS_2.25>:
    9338:	ldr	w8, [x0, #80]
    933c:	ubfx	w0, w8, #2, #1
    9340:	ret

0000000000009344 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    9344:	ldr	w8, [x0, #80]
    9348:	ubfx	w0, w8, #3, #1
    934c:	ret

0000000000009350 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    9350:	ldr	w8, [x0, #80]
    9354:	ubfx	w0, w8, #4, #1
    9358:	ret

000000000000935c <scols_column_is_wrap@@SMARTCOLS_2.28>:
    935c:	ldr	w8, [x0, #80]
    9360:	ubfx	w0, w8, #6, #1
    9364:	ret

0000000000009368 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9368:	ldrb	w8, [x0, #80]
    936c:	tbz	w8, #6, 9388 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    9370:	ldr	x8, [x0, #144]
    9374:	cbz	x8, 9388 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    9378:	ldr	x8, [x0, #152]
    937c:	cmp	x8, #0x0
    9380:	cset	w0, ne  // ne = any
    9384:	ret
    9388:	mov	w0, wzr
    938c:	ret

0000000000009390 <scols_new_line@@SMARTCOLS_2.25>:
    9390:	stp	x29, x30, [sp, #-32]!
    9394:	mov	w0, #0x1                   	// #1
    9398:	mov	w1, #0x88                  	// #136
    939c:	stp	x20, x19, [sp, #16]
    93a0:	mov	x29, sp
    93a4:	bl	75a0 <calloc@plt>
    93a8:	mov	x19, x0
    93ac:	cbz	x0, 93f4 <scols_new_line@@SMARTCOLS_2.25+0x64>
    93b0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    93b4:	ldr	x8, [x8, #4024]
    93b8:	ldrb	w8, [x8]
    93bc:	tbnz	w8, #3, 9404 <scols_new_line@@SMARTCOLS_2.25+0x74>
    93c0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    93c4:	ldr	q1, [x9, #848]
    93c8:	dup	v0.2d, x19
    93cc:	mov	w8, #0x1                   	// #1
    93d0:	add	x9, x19, #0x50
    93d4:	add	v0.2d, v0.2d, v1.2d
    93d8:	add	x10, x19, #0x60
    93dc:	str	w8, [x19]
    93e0:	mov	v1.16b, v0.16b
    93e4:	fmov	x8, d0
    93e8:	stp	x9, x9, [x19, #80]
    93ec:	st2	{v0.2d, v1.2d}, [x8]
    93f0:	stp	x10, x10, [x19, #96]
    93f4:	mov	x0, x19
    93f8:	ldp	x20, x19, [sp, #16]
    93fc:	ldp	x29, x30, [sp], #32
    9400:	ret
    9404:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9408:	ldr	x8, [x8, #4016]
    940c:	ldr	x20, [x8]
    9410:	bl	7390 <getpid@plt>
    9414:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9418:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    941c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9420:	mov	w2, w0
    9424:	add	x1, x1, #0x2eb
    9428:	add	x3, x3, #0x2f9
    942c:	add	x4, x4, #0x360
    9430:	mov	x0, x20
    9434:	bl	7dc0 <fprintf@plt>
    9438:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    943c:	add	x1, x1, #0x31d
    9440:	mov	x0, x19
    9444:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9448:	b	93c0 <scols_new_line@@SMARTCOLS_2.25+0x30>
    944c:	sub	sp, sp, #0x120
    9450:	stp	x29, x30, [sp, #240]
    9454:	add	x29, sp, #0xf0
    9458:	str	x28, [sp, #256]
    945c:	stp	x20, x19, [sp, #272]
    9460:	stp	x2, x3, [x29, #-112]
    9464:	stp	x4, x5, [x29, #-96]
    9468:	stp	x6, x7, [x29, #-80]
    946c:	stp	q1, q2, [sp, #16]
    9470:	stp	q3, q4, [sp, #48]
    9474:	str	q0, [sp]
    9478:	stp	q5, q6, [sp, #80]
    947c:	str	q7, [sp, #112]
    9480:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9484:	ldr	x20, [x20, #4016]
    9488:	mov	x19, x1
    948c:	cbz	x0, 94b8 <scols_new_line@@SMARTCOLS_2.25+0x128>
    9490:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9494:	ldr	x9, [x9, #4024]
    9498:	ldrb	w9, [x9, #3]
    949c:	tbnz	w9, #0, 94b8 <scols_new_line@@SMARTCOLS_2.25+0x128>
    94a0:	mov	x8, x0
    94a4:	ldr	x0, [x20]
    94a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    94ac:	add	x1, x1, #0x310
    94b0:	mov	x2, x8
    94b4:	bl	7dc0 <fprintf@plt>
    94b8:	mov	x8, #0xffffffffffffffd0    	// #-48
    94bc:	mov	x10, sp
    94c0:	sub	x11, x29, #0x70
    94c4:	movk	x8, #0xff80, lsl #32
    94c8:	add	x9, x29, #0x30
    94cc:	add	x10, x10, #0x80
    94d0:	add	x11, x11, #0x30
    94d4:	stp	x10, x8, [x29, #-16]
    94d8:	stp	x9, x11, [x29, #-32]
    94dc:	ldp	q0, q1, [x29, #-32]
    94e0:	ldr	x0, [x20]
    94e4:	sub	x2, x29, #0x40
    94e8:	mov	x1, x19
    94ec:	stp	q0, q1, [x29, #-64]
    94f0:	bl	7c70 <vfprintf@plt>
    94f4:	ldr	x1, [x20]
    94f8:	mov	w0, #0xa                   	// #10
    94fc:	bl	7250 <fputc@plt>
    9500:	ldp	x20, x19, [sp, #272]
    9504:	ldr	x28, [sp, #256]
    9508:	ldp	x29, x30, [sp, #240]
    950c:	add	sp, sp, #0x120
    9510:	ret

0000000000009514 <scols_ref_line@@SMARTCOLS_2.25>:
    9514:	cbz	x0, 9524 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    9518:	ldr	w8, [x0]
    951c:	add	w8, w8, #0x1
    9520:	str	w8, [x0]
    9524:	ret

0000000000009528 <scols_unref_line@@SMARTCOLS_2.25>:
    9528:	stp	x29, x30, [sp, #-32]!
    952c:	stp	x20, x19, [sp, #16]
    9530:	mov	x29, sp
    9534:	cbz	x0, 95a8 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    9538:	ldr	w8, [x0]
    953c:	mov	x19, x0
    9540:	subs	w8, w8, #0x1
    9544:	str	w8, [x0]
    9548:	b.gt	95a8 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    954c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9550:	ldr	x8, [x8, #4024]
    9554:	ldrb	w8, [x8]
    9558:	tbnz	w8, #2, 95b4 <scols_unref_line@@SMARTCOLS_2.25+0x8c>
    955c:	ldp	x8, x9, [x19, #48]
    9560:	str	x9, [x8, #8]
    9564:	str	x8, [x9]
    9568:	ldp	x8, x9, [x19, #80]
    956c:	str	x9, [x8, #8]
    9570:	str	x8, [x9]
    9574:	ldp	x8, x9, [x19, #96]
    9578:	str	x9, [x8, #8]
    957c:	str	x8, [x9]
    9580:	ldr	x0, [x19, #128]
    9584:	bl	121d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a40>
    9588:	mov	x0, x19
    958c:	bl	7770 <scols_line_free_cells@plt>
    9590:	ldr	x0, [x19, #24]
    9594:	bl	7850 <free@plt>
    9598:	mov	x0, x19
    959c:	ldp	x20, x19, [sp, #16]
    95a0:	ldp	x29, x30, [sp], #32
    95a4:	b	7850 <free@plt>
    95a8:	ldp	x20, x19, [sp, #16]
    95ac:	ldp	x29, x30, [sp], #32
    95b0:	ret
    95b4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    95b8:	ldr	x8, [x8, #4016]
    95bc:	ldr	x20, [x8]
    95c0:	bl	7390 <getpid@plt>
    95c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    95c8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    95cc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    95d0:	mov	w2, w0
    95d4:	add	x1, x1, #0x2eb
    95d8:	add	x3, x3, #0x2f9
    95dc:	add	x4, x4, #0x306
    95e0:	mov	x0, x20
    95e4:	bl	7dc0 <fprintf@plt>
    95e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    95ec:	add	x1, x1, #0x31b
    95f0:	mov	x0, x19
    95f4:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    95f8:	b	955c <scols_unref_line@@SMARTCOLS_2.25+0x34>

00000000000095fc <scols_line_free_cells@@SMARTCOLS_2.25>:
    95fc:	stp	x29, x30, [sp, #-48]!
    9600:	stp	x22, x21, [sp, #16]
    9604:	stp	x20, x19, [sp, #32]
    9608:	mov	x29, sp
    960c:	cbz	x0, 9664 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    9610:	mov	x21, x0
    9614:	mov	x19, x0
    9618:	ldr	x0, [x21, #32]!
    961c:	cbz	x0, 9664 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    9620:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9624:	ldr	x8, [x8, #4024]
    9628:	ldrb	w8, [x8]
    962c:	tbnz	w8, #3, 9674 <scols_line_free_cells@@SMARTCOLS_2.25+0x78>
    9630:	ldr	x8, [x19, #40]
    9634:	cbz	x8, 965c <scols_line_free_cells@@SMARTCOLS_2.25+0x60>
    9638:	mov	x20, xzr
    963c:	mov	x22, xzr
    9640:	add	x0, x0, x20
    9644:	bl	78f0 <scols_reset_cell@plt>
    9648:	ldp	x0, x8, [x19, #32]
    964c:	add	x22, x22, #0x1
    9650:	add	x20, x20, #0x20
    9654:	cmp	x22, x8
    9658:	b.cc	9640 <scols_line_free_cells@@SMARTCOLS_2.25+0x44>  // b.lo, b.ul, b.last
    965c:	bl	7850 <free@plt>
    9660:	stp	xzr, xzr, [x21]
    9664:	ldp	x20, x19, [sp, #32]
    9668:	ldp	x22, x21, [sp, #16]
    966c:	ldp	x29, x30, [sp], #48
    9670:	ret
    9674:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9678:	ldr	x8, [x8, #4016]
    967c:	ldr	x20, [x8]
    9680:	bl	7390 <getpid@plt>
    9684:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9688:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    968c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9690:	mov	w2, w0
    9694:	add	x1, x1, #0x2eb
    9698:	add	x3, x3, #0x2f9
    969c:	add	x4, x4, #0x360
    96a0:	mov	x0, x20
    96a4:	bl	7dc0 <fprintf@plt>
    96a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    96ac:	add	x1, x1, #0x365
    96b0:	mov	x0, x19
    96b4:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    96b8:	ldp	x0, x8, [x19, #32]
    96bc:	cbnz	x8, 9638 <scols_line_free_cells@@SMARTCOLS_2.25+0x3c>
    96c0:	b	965c <scols_line_free_cells@@SMARTCOLS_2.25+0x60>

00000000000096c4 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    96c4:	stp	x29, x30, [sp, #-48]!
    96c8:	str	x21, [sp, #16]
    96cc:	stp	x20, x19, [sp, #32]
    96d0:	mov	x29, sp
    96d4:	cbz	x0, 974c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x88>
    96d8:	ldr	x8, [x0, #40]
    96dc:	mov	x20, x1
    96e0:	mov	x19, x0
    96e4:	cmp	x8, x1
    96e8:	b.eq	9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa4>  // b.none
    96ec:	cbz	x20, 9760 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x9c>
    96f0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    96f4:	ldr	x8, [x8, #4024]
    96f8:	ldrb	w8, [x8]
    96fc:	tbnz	w8, #3, 977c <scols_line_alloc_cells@@SMARTCOLS_2.25+0xb8>
    9700:	ldr	x0, [x19, #32]
    9704:	lsl	x1, x20, #5
    9708:	bl	7620 <realloc@plt>
    970c:	cbz	x0, 97d4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x110>
    9710:	ldr	x8, [x19, #40]
    9714:	mov	x21, x0
    9718:	cmp	x8, x20
    971c:	b.cs	9734 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x70>  // b.hs, b.nlast
    9720:	add	x0, x21, x8, lsl #5
    9724:	sub	x8, x20, x8
    9728:	lsl	x2, x8, #5
    972c:	mov	w1, wzr
    9730:	bl	7520 <memset@plt>
    9734:	mov	w0, wzr
    9738:	stp	x21, x20, [x19, #32]
    973c:	ldp	x20, x19, [sp, #32]
    9740:	ldr	x21, [sp, #16]
    9744:	ldp	x29, x30, [sp], #48
    9748:	ret
    974c:	mov	w0, #0xffffffea            	// #-22
    9750:	ldp	x20, x19, [sp, #32]
    9754:	ldr	x21, [sp, #16]
    9758:	ldp	x29, x30, [sp], #48
    975c:	ret
    9760:	mov	x0, x19
    9764:	bl	7770 <scols_line_free_cells@plt>
    9768:	mov	w0, wzr
    976c:	ldp	x20, x19, [sp, #32]
    9770:	ldr	x21, [sp, #16]
    9774:	ldp	x29, x30, [sp], #48
    9778:	ret
    977c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9780:	ldr	x8, [x8, #4016]
    9784:	ldr	x21, [x8]
    9788:	bl	7390 <getpid@plt>
    978c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9790:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9794:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9798:	mov	w2, w0
    979c:	add	x1, x1, #0x2eb
    97a0:	add	x3, x3, #0x2f9
    97a4:	add	x4, x4, #0x360
    97a8:	mov	x0, x21
    97ac:	bl	7dc0 <fprintf@plt>
    97b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    97b4:	add	x1, x1, #0x370
    97b8:	mov	x0, x19
    97bc:	mov	x2, x20
    97c0:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    97c4:	ldr	x0, [x19, #32]
    97c8:	lsl	x1, x20, #5
    97cc:	bl	7620 <realloc@plt>
    97d0:	cbnz	x0, 9710 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x4c>
    97d4:	bl	7ca0 <__errno_location@plt>
    97d8:	ldr	w8, [x0]
    97dc:	neg	w0, w8
    97e0:	ldp	x20, x19, [sp, #32]
    97e4:	ldr	x21, [sp, #16]
    97e8:	ldp	x29, x30, [sp], #48
    97ec:	ret
    97f0:	sub	sp, sp, #0x50
    97f4:	stp	x29, x30, [sp, #32]
    97f8:	stp	x22, x21, [sp, #48]
    97fc:	stp	x20, x19, [sp, #64]
    9800:	add	x29, sp, #0x20
    9804:	cbz	x0, 983c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x178>
    9808:	ldr	x8, [x0, #40]
    980c:	mov	x19, x1
    9810:	mov	x20, x0
    9814:	mov	w0, #0xffffffea            	// #-22
    9818:	cmp	x8, x1
    981c:	b.ls	98c4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x200>  // b.plast
    9820:	mov	x21, x2
    9824:	cmp	x8, x2
    9828:	b.ls	98c4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x200>  // b.plast
    982c:	cmp	x21, x19
    9830:	b.ne	9844 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x180>  // b.any
    9834:	mov	w0, wzr
    9838:	b	98c4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x200>
    983c:	mov	w0, #0xffffffea            	// #-22
    9840:	b	98c4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x200>
    9844:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9848:	ldr	x9, [x9, #4024]
    984c:	ldrb	w9, [x9]
    9850:	tbnz	w9, #3, 98d8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x214>
    9854:	ldr	x9, [x20, #32]
    9858:	add	x0, x9, x21, lsl #5
    985c:	ldp	q1, q0, [x0]
    9860:	add	x9, x21, #0x1
    9864:	cmp	x9, x8
    9868:	stp	q1, q0, [sp]
    986c:	b.cs	9888 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c4>  // b.hs, b.nlast
    9870:	mvn	x9, x21
    9874:	add	x8, x8, x9
    9878:	add	x1, x0, #0x20
    987c:	lsl	x2, x8, #5
    9880:	bl	6fb0 <memmove@plt>
    9884:	ldr	x8, [x20, #40]
    9888:	add	x9, x19, #0x1
    988c:	cmp	x9, x8
    9890:	b.cs	98b0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1ec>  // b.hs, b.nlast
    9894:	ldr	x9, [x20, #32]
    9898:	mvn	x10, x19
    989c:	add	x8, x8, x10
    98a0:	lsl	x2, x8, #5
    98a4:	add	x1, x9, x19, lsl #5
    98a8:	add	x0, x1, #0x20
    98ac:	bl	6fb0 <memmove@plt>
    98b0:	ldr	x8, [x20, #32]
    98b4:	ldp	q1, q0, [sp]
    98b8:	mov	w0, wzr
    98bc:	add	x8, x8, x19, lsl #5
    98c0:	stp	q1, q0, [x8]
    98c4:	ldp	x20, x19, [sp, #64]
    98c8:	ldp	x22, x21, [sp, #48]
    98cc:	ldp	x29, x30, [sp, #32]
    98d0:	add	sp, sp, #0x50
    98d4:	ret
    98d8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    98dc:	ldr	x8, [x8, #4016]
    98e0:	ldr	x22, [x8]
    98e4:	bl	7390 <getpid@plt>
    98e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    98ec:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    98f0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    98f4:	mov	w2, w0
    98f8:	add	x1, x1, #0x2eb
    98fc:	add	x3, x3, #0x2f9
    9900:	add	x4, x4, #0x360
    9904:	mov	x0, x22
    9908:	bl	7dc0 <fprintf@plt>
    990c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9910:	add	x1, x1, #0x380
    9914:	mov	x0, x20
    9918:	mov	x2, x21
    991c:	mov	x3, x19
    9920:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9924:	ldr	x8, [x20, #40]
    9928:	b	9854 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x190>

000000000000992c <scols_line_set_userdata@@SMARTCOLS_2.25>:
    992c:	cbz	x0, 9940 <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    9930:	mov	x8, x0
    9934:	mov	w0, wzr
    9938:	str	x1, [x8, #16]
    993c:	ret
    9940:	mov	w0, #0xffffffea            	// #-22
    9944:	ret

0000000000009948 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9948:	ldr	x0, [x0, #16]
    994c:	ret

0000000000009950 <scols_line_remove_child@@SMARTCOLS_2.25>:
    9950:	stp	x29, x30, [sp, #-48]!
    9954:	stp	x20, x19, [sp, #32]
    9958:	mov	x19, x0
    995c:	mov	w0, #0xffffffea            	// #-22
    9960:	str	x21, [sp, #16]
    9964:	mov	x29, sp
    9968:	cbz	x19, 99b8 <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    996c:	mov	x20, x1
    9970:	cbz	x1, 99b8 <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9974:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9978:	ldr	x8, [x8, #4024]
    997c:	ldrb	w8, [x8]
    9980:	tbnz	w8, #3, 99c8 <scols_line_remove_child@@SMARTCOLS_2.25+0x78>
    9984:	mov	x9, x20
    9988:	ldr	x8, [x20, #88]
    998c:	ldr	x10, [x9, #80]!
    9990:	mov	x0, x20
    9994:	str	x8, [x10, #8]
    9998:	str	x10, [x8]
    999c:	str	x9, [x9]
    99a0:	str	x9, [x20, #88]
    99a4:	str	xzr, [x20, #112]
    99a8:	bl	75d0 <scols_unref_line@plt>
    99ac:	mov	x0, x19
    99b0:	bl	75d0 <scols_unref_line@plt>
    99b4:	mov	w0, wzr
    99b8:	ldp	x20, x19, [sp, #32]
    99bc:	ldr	x21, [sp, #16]
    99c0:	ldp	x29, x30, [sp], #48
    99c4:	ret
    99c8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    99cc:	ldr	x8, [x8, #4016]
    99d0:	ldr	x21, [x8]
    99d4:	bl	7390 <getpid@plt>
    99d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    99dc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    99e0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    99e4:	mov	w2, w0
    99e8:	add	x1, x1, #0x2eb
    99ec:	add	x3, x3, #0x2f9
    99f0:	add	x4, x4, #0x360
    99f4:	mov	x0, x21
    99f8:	bl	7dc0 <fprintf@plt>
    99fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9a00:	add	x1, x1, #0x39e
    9a04:	mov	x0, x19
    9a08:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9a0c:	b	9984 <scols_line_remove_child@@SMARTCOLS_2.25+0x34>

0000000000009a10 <scols_line_add_child@@SMARTCOLS_2.25>:
    9a10:	stp	x29, x30, [sp, #-48]!
    9a14:	stp	x20, x19, [sp, #32]
    9a18:	mov	x20, x0
    9a1c:	mov	w0, #0xffffffea            	// #-22
    9a20:	stp	x22, x21, [sp, #16]
    9a24:	mov	x29, sp
    9a28:	cbz	x20, 9abc <scols_line_add_child@@SMARTCOLS_2.25+0xac>
    9a2c:	mov	x19, x1
    9a30:	cbz	x1, 9abc <scols_line_add_child@@SMARTCOLS_2.25+0xac>
    9a34:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9a38:	ldr	x22, [x22, #4024]
    9a3c:	ldrb	w8, [x22]
    9a40:	tbnz	w8, #3, 9acc <scols_line_add_child@@SMARTCOLS_2.25+0xbc>
    9a44:	ldr	w8, [x19]
    9a48:	add	w8, w8, #0x1
    9a4c:	str	w8, [x19]
    9a50:	ldr	w8, [x20]
    9a54:	add	w8, w8, #0x1
    9a58:	str	w8, [x20]
    9a5c:	ldr	x21, [x19, #112]
    9a60:	cbz	x21, 9a9c <scols_line_add_child@@SMARTCOLS_2.25+0x8c>
    9a64:	ldrb	w8, [x22]
    9a68:	tbnz	w8, #3, 9b14 <scols_line_add_child@@SMARTCOLS_2.25+0x104>
    9a6c:	mov	x9, x19
    9a70:	ldr	x8, [x19, #88]
    9a74:	ldr	x10, [x9, #80]!
    9a78:	mov	x0, x19
    9a7c:	str	x8, [x10, #8]
    9a80:	str	x10, [x8]
    9a84:	str	x9, [x9]
    9a88:	str	x9, [x19, #88]
    9a8c:	str	xzr, [x19, #112]
    9a90:	bl	75d0 <scols_unref_line@plt>
    9a94:	mov	x0, x21
    9a98:	bl	75d0 <scols_unref_line@plt>
    9a9c:	ldr	x9, [x20, #72]
    9aa0:	mov	w0, wzr
    9aa4:	add	x8, x19, #0x50
    9aa8:	add	x10, x20, #0x40
    9aac:	str	x8, [x20, #72]
    9ab0:	stp	x10, x9, [x19, #80]
    9ab4:	str	x8, [x9]
    9ab8:	str	x20, [x19, #112]
    9abc:	ldp	x20, x19, [sp, #32]
    9ac0:	ldp	x22, x21, [sp, #16]
    9ac4:	ldp	x29, x30, [sp], #48
    9ac8:	ret
    9acc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9ad0:	ldr	x8, [x8, #4016]
    9ad4:	ldr	x21, [x8]
    9ad8:	bl	7390 <getpid@plt>
    9adc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9ae0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9ae4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9ae8:	mov	w2, w0
    9aec:	add	x1, x1, #0x2eb
    9af0:	add	x3, x3, #0x2f9
    9af4:	add	x4, x4, #0x360
    9af8:	mov	x0, x21
    9afc:	bl	7dc0 <fprintf@plt>
    9b00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9b04:	add	x1, x1, #0x3ab
    9b08:	mov	x0, x20
    9b0c:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9b10:	b	9a44 <scols_line_add_child@@SMARTCOLS_2.25+0x34>
    9b14:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9b18:	ldr	x8, [x8, #4016]
    9b1c:	ldr	x22, [x8]
    9b20:	bl	7390 <getpid@plt>
    9b24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9b28:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9b2c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9b30:	mov	w2, w0
    9b34:	add	x1, x1, #0x2eb
    9b38:	add	x3, x3, #0x2f9
    9b3c:	add	x4, x4, #0x360
    9b40:	mov	x0, x22
    9b44:	bl	7dc0 <fprintf@plt>
    9b48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9b4c:	add	x1, x1, #0x39e
    9b50:	mov	x0, x21
    9b54:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9b58:	b	9a6c <scols_line_add_child@@SMARTCOLS_2.25+0x5c>

0000000000009b5c <scols_line_get_parent@@SMARTCOLS_2.25>:
    9b5c:	cbz	x0, 9b64 <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9b60:	ldr	x0, [x0, #112]
    9b64:	ret

0000000000009b68 <scols_line_has_children@@SMARTCOLS_2.25>:
    9b68:	cbz	x0, 9b78 <scols_line_has_children@@SMARTCOLS_2.25+0x10>
    9b6c:	ldr	x8, [x0, #64]!
    9b70:	cmp	x8, x0
    9b74:	cset	w0, ne  // ne = any
    9b78:	ret

0000000000009b7c <scols_line_next_child@@SMARTCOLS_2.25>:
    9b7c:	mov	x8, x0
    9b80:	mov	w0, #0xffffffea            	// #-22
    9b84:	cbz	x8, 9bd0 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9b88:	cbz	x1, 9bd0 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9b8c:	cbz	x2, 9bd0 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9b90:	str	xzr, [x2]
    9b94:	ldr	x9, [x1, #8]
    9b98:	cbz	x9, 9bd4 <scols_line_next_child@@SMARTCOLS_2.25+0x58>
    9b9c:	ldr	x8, [x1]
    9ba0:	cmp	x8, x9
    9ba4:	b.eq	9bf8 <scols_line_next_child@@SMARTCOLS_2.25+0x7c>  // b.none
    9ba8:	sub	x8, x8, #0x50
    9bac:	str	x8, [x2]
    9bb0:	ldr	x8, [x1]
    9bb4:	ldr	w9, [x1, #16]
    9bb8:	mov	w0, wzr
    9bbc:	add	x10, x8, #0x8
    9bc0:	cmp	w9, #0x0
    9bc4:	csel	x8, x8, x10, eq  // eq = none
    9bc8:	ldr	x8, [x8]
    9bcc:	str	x8, [x1]
    9bd0:	ret
    9bd4:	ldr	w10, [x1, #16]
    9bd8:	add	x9, x8, #0x40
    9bdc:	add	x8, x8, #0x48
    9be0:	cmp	w10, #0x0
    9be4:	csel	x8, x9, x8, eq  // eq = none
    9be8:	ldr	x8, [x8]
    9bec:	stp	x8, x9, [x1]
    9bf0:	cmp	x8, x9
    9bf4:	b.ne	9ba8 <scols_line_next_child@@SMARTCOLS_2.25+0x2c>  // b.any
    9bf8:	mov	w0, #0x1                   	// #1
    9bfc:	ret
    9c00:	mov	x8, x0
    9c04:	mov	w0, #0xffffffea            	// #-22
    9c08:	cbz	x8, 9c5c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9c0c:	cbz	x1, 9c5c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9c10:	cbz	x2, 9c5c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9c14:	ldr	x9, [x8, #128]
    9c18:	cbz	x9, 9c60 <scols_line_next_child@@SMARTCOLS_2.25+0xe4>
    9c1c:	str	xzr, [x2]
    9c20:	ldr	x9, [x1, #8]
    9c24:	cbz	x9, 9c68 <scols_line_next_child@@SMARTCOLS_2.25+0xec>
    9c28:	ldr	x8, [x1]
    9c2c:	cmp	x8, x9
    9c30:	b.eq	9c90 <scols_line_next_child@@SMARTCOLS_2.25+0x114>  // b.none
    9c34:	sub	x8, x8, #0x50
    9c38:	str	x8, [x2]
    9c3c:	ldr	x8, [x1]
    9c40:	ldr	w9, [x1, #16]
    9c44:	mov	w0, wzr
    9c48:	add	x10, x8, #0x8
    9c4c:	cmp	w9, #0x0
    9c50:	csel	x8, x8, x10, eq  // eq = none
    9c54:	ldr	x8, [x8]
    9c58:	str	x8, [x1]
    9c5c:	ret
    9c60:	mov	w0, #0xffffffea            	// #-22
    9c64:	ret
    9c68:	ldr	x8, [x8, #128]
    9c6c:	ldr	w10, [x1, #16]
    9c70:	add	x9, x8, #0x20
    9c74:	add	x8, x8, #0x28
    9c78:	cmp	w10, #0x0
    9c7c:	csel	x8, x9, x8, eq  // eq = none
    9c80:	ldr	x8, [x8]
    9c84:	stp	x8, x9, [x1]
    9c88:	cmp	x8, x9
    9c8c:	b.ne	9c34 <scols_line_next_child@@SMARTCOLS_2.25+0xb8>  // b.any
    9c90:	mov	w0, #0x1                   	// #1
    9c94:	ret

0000000000009c98 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9c98:	cbz	x1, 9cac <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    9c9c:	cmp	x1, x0
    9ca0:	b.eq	9cb4 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x1c>  // b.none
    9ca4:	ldr	x1, [x1, #112]
    9ca8:	cbnz	x1, 9c9c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x4>
    9cac:	mov	w0, wzr
    9cb0:	ret
    9cb4:	mov	w0, #0x1                   	// #1
    9cb8:	ret

0000000000009cbc <scols_line_set_color@@SMARTCOLS_2.25>:
    9cbc:	stp	x29, x30, [sp, #-32]!
    9cc0:	stp	x20, x19, [sp, #16]
    9cc4:	mov	x20, x1
    9cc8:	mov	x19, x0
    9ccc:	mov	x29, sp
    9cd0:	cbz	x1, 9cf8 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9cd4:	bl	77f0 <__ctype_b_loc@plt>
    9cd8:	ldr	x8, [x0]
    9cdc:	ldrsb	x9, [x20]
    9ce0:	ldrh	w8, [x8, x9, lsl #1]
    9ce4:	tbz	w8, #3, 9cf8 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9ce8:	mov	x0, x20
    9cec:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    9cf0:	mov	x20, x0
    9cf4:	cbz	x0, 9d2c <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9cf8:	cbz	x19, 9d2c <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9cfc:	cbz	x20, 9d10 <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9d00:	mov	x0, x20
    9d04:	bl	7650 <strdup@plt>
    9d08:	mov	x20, x0
    9d0c:	cbz	x0, 9d3c <scols_line_set_color@@SMARTCOLS_2.25+0x80>
    9d10:	ldr	x0, [x19, #24]
    9d14:	bl	7850 <free@plt>
    9d18:	mov	w0, wzr
    9d1c:	str	x20, [x19, #24]
    9d20:	ldp	x20, x19, [sp, #16]
    9d24:	ldp	x29, x30, [sp], #32
    9d28:	ret
    9d2c:	mov	w0, #0xffffffea            	// #-22
    9d30:	ldp	x20, x19, [sp, #16]
    9d34:	ldp	x29, x30, [sp], #32
    9d38:	ret
    9d3c:	mov	w0, #0xfffffff4            	// #-12
    9d40:	ldp	x20, x19, [sp, #16]
    9d44:	ldp	x29, x30, [sp], #32
    9d48:	ret

0000000000009d4c <scols_line_get_color@@SMARTCOLS_2.25>:
    9d4c:	ldr	x0, [x0, #24]
    9d50:	ret

0000000000009d54 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9d54:	ldr	x0, [x0, #40]
    9d58:	ret

0000000000009d5c <scols_line_get_cell@@SMARTCOLS_2.25>:
    9d5c:	cbz	x0, 9d74 <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9d60:	ldr	x8, [x0, #40]
    9d64:	cmp	x8, x1
    9d68:	b.ls	9d78 <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9d6c:	ldr	x8, [x0, #32]
    9d70:	add	x0, x8, x1, lsl #5
    9d74:	ret
    9d78:	mov	x0, xzr
    9d7c:	ret

0000000000009d80 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9d80:	mov	x8, x0
    9d84:	mov	x0, xzr
    9d88:	cbz	x8, 9da8 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9d8c:	cbz	x1, 9da8 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9d90:	ldr	x9, [x1, #8]
    9d94:	ldr	x10, [x8, #40]
    9d98:	cmp	x10, x9
    9d9c:	b.ls	9dac <scols_line_get_column_cell@@SMARTCOLS_2.25+0x2c>  // b.plast
    9da0:	ldr	x8, [x8, #32]
    9da4:	add	x0, x8, x9, lsl #5
    9da8:	ret
    9dac:	mov	x0, xzr
    9db0:	ret

0000000000009db4 <scols_line_set_data@@SMARTCOLS_2.25>:
    9db4:	cbz	x0, 9dd8 <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9db8:	ldr	x8, [x0, #40]
    9dbc:	cmp	x8, x1
    9dc0:	b.ls	9dd8 <scols_line_set_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9dc4:	ldr	x8, [x0, #32]
    9dc8:	cbz	x8, 9dd8 <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9dcc:	add	x0, x8, x1, lsl #5
    9dd0:	mov	x1, x2
    9dd4:	b	7630 <scols_cell_set_data@plt>
    9dd8:	mov	w0, #0xffffffea            	// #-22
    9ddc:	ret

0000000000009de0 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9de0:	cbz	x0, 9e08 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9de4:	ldr	x8, [x1, #8]
    9de8:	ldr	x9, [x0, #40]
    9dec:	cmp	x9, x8
    9df0:	b.ls	9e08 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9df4:	ldr	x9, [x0, #32]
    9df8:	cbz	x9, 9e08 <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9dfc:	add	x0, x9, x8, lsl #5
    9e00:	mov	x1, x2
    9e04:	b	7630 <scols_cell_set_data@plt>
    9e08:	mov	w0, #0xffffffea            	// #-22
    9e0c:	ret

0000000000009e10 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9e10:	cbz	x0, 9e34 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9e14:	ldr	x8, [x0, #40]
    9e18:	cmp	x8, x1
    9e1c:	b.ls	9e34 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9e20:	ldr	x8, [x0, #32]
    9e24:	cbz	x8, 9e34 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9e28:	add	x0, x8, x1, lsl #5
    9e2c:	mov	x1, x2
    9e30:	b	7560 <scols_cell_refer_data@plt>
    9e34:	mov	w0, #0xffffffea            	// #-22
    9e38:	ret

0000000000009e3c <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9e3c:	cbz	x0, 9e64 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9e40:	ldr	x8, [x1, #8]
    9e44:	ldr	x9, [x0, #40]
    9e48:	cmp	x9, x8
    9e4c:	b.ls	9e64 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9e50:	ldr	x9, [x0, #32]
    9e54:	cbz	x9, 9e64 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9e58:	add	x0, x9, x8, lsl #5
    9e5c:	mov	x1, x2
    9e60:	b	7560 <scols_cell_refer_data@plt>
    9e64:	mov	w0, #0xffffffea            	// #-22
    9e68:	ret

0000000000009e6c <scols_copy_line@@SMARTCOLS_2.25>:
    9e6c:	stp	x29, x30, [sp, #-48]!
    9e70:	stp	x22, x21, [sp, #16]
    9e74:	stp	x20, x19, [sp, #32]
    9e78:	mov	x29, sp
    9e7c:	cbz	x0, 9f3c <scols_copy_line@@SMARTCOLS_2.25+0xd0>
    9e80:	mov	x20, x0
    9e84:	mov	w0, #0x1                   	// #1
    9e88:	mov	w1, #0x88                  	// #136
    9e8c:	bl	75a0 <calloc@plt>
    9e90:	mov	x19, x0
    9e94:	cbz	x0, 9f40 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9e98:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9e9c:	ldr	x22, [x22, #4024]
    9ea0:	ldrb	w8, [x22]
    9ea4:	tbnz	w8, #3, 9fa8 <scols_copy_line@@SMARTCOLS_2.25+0x13c>
    9ea8:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9eac:	ldr	q0, [x8, #848]
    9eb0:	mov	w8, #0x1                   	// #1
    9eb4:	dup	v1.2d, x19
    9eb8:	str	w8, [x19]
    9ebc:	add	x8, x19, #0x50
    9ec0:	add	v0.2d, v1.2d, v0.2d
    9ec4:	stp	x8, x8, [x19, #80]
    9ec8:	mov	v1.16b, v0.16b
    9ecc:	fmov	x8, d0
    9ed0:	st2	{v0.2d, v1.2d}, [x8]
    9ed4:	add	x8, x19, #0x60
    9ed8:	stp	x8, x8, [x19, #96]
    9edc:	ldr	x21, [x20, #24]
    9ee0:	cbz	x21, 9f18 <scols_copy_line@@SMARTCOLS_2.25+0xac>
    9ee4:	bl	77f0 <__ctype_b_loc@plt>
    9ee8:	ldr	x8, [x0]
    9eec:	ldrsb	x9, [x21]
    9ef0:	ldrh	w8, [x8, x9, lsl #1]
    9ef4:	tbz	w8, #3, 9f08 <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9ef8:	mov	x0, x21
    9efc:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
    9f00:	mov	x21, x0
    9f04:	cbz	x0, 9f34 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9f08:	mov	x0, x21
    9f0c:	bl	7650 <strdup@plt>
    9f10:	mov	x21, x0
    9f14:	cbz	x0, 9f34 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9f18:	ldr	x0, [x19, #24]
    9f1c:	bl	7850 <free@plt>
    9f20:	str	x21, [x19, #24]
    9f24:	ldr	x1, [x20, #40]
    9f28:	mov	x0, x19
    9f2c:	bl	7350 <scols_line_alloc_cells@plt>
    9f30:	cbz	w0, 9f54 <scols_copy_line@@SMARTCOLS_2.25+0xe8>
    9f34:	mov	x0, x19
    9f38:	bl	75d0 <scols_unref_line@plt>
    9f3c:	mov	x19, xzr
    9f40:	mov	x0, x19
    9f44:	ldp	x20, x19, [sp, #32]
    9f48:	ldp	x22, x21, [sp, #16]
    9f4c:	ldp	x29, x30, [sp], #48
    9f50:	ret
    9f54:	ldr	x8, [x20, #40]
    9f58:	ldrb	w9, [x22]
    9f5c:	str	x8, [x19, #40]
    9f60:	ldur	q0, [x20, #8]
    9f64:	stur	q0, [x19, #8]
    9f68:	tbnz	w9, #3, 9ff0 <scols_copy_line@@SMARTCOLS_2.25+0x184>
    9f6c:	cbz	x8, 9f40 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9f70:	mov	x21, xzr
    9f74:	mov	x22, xzr
    9f78:	ldr	x8, [x19, #32]
    9f7c:	ldr	x9, [x20, #32]
    9f80:	add	x0, x8, x21
    9f84:	add	x1, x9, x21
    9f88:	bl	7280 <scols_cell_copy_content@plt>
    9f8c:	cbnz	w0, 9f34 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9f90:	ldr	x8, [x19, #40]
    9f94:	add	x22, x22, #0x1
    9f98:	add	x21, x21, #0x20
    9f9c:	cmp	x22, x8
    9fa0:	b.cc	9f78 <scols_copy_line@@SMARTCOLS_2.25+0x10c>  // b.lo, b.ul, b.last
    9fa4:	b	9f40 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9fa8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9fac:	ldr	x8, [x8, #4016]
    9fb0:	ldr	x21, [x8]
    9fb4:	bl	7390 <getpid@plt>
    9fb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9fbc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9fc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9fc4:	mov	w2, w0
    9fc8:	add	x1, x1, #0x2eb
    9fcc:	add	x3, x3, #0x2f9
    9fd0:	add	x4, x4, #0x360
    9fd4:	mov	x0, x21
    9fd8:	bl	7dc0 <fprintf@plt>
    9fdc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    9fe0:	add	x1, x1, #0x31d
    9fe4:	mov	x0, x19
    9fe8:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9fec:	b	9ea8 <scols_copy_line@@SMARTCOLS_2.25+0x3c>
    9ff0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    9ff4:	ldr	x8, [x8, #4016]
    9ff8:	ldr	x21, [x8]
    9ffc:	bl	7390 <getpid@plt>
    a000:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a004:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a008:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a00c:	mov	w2, w0
    a010:	add	x1, x1, #0x2eb
    a014:	add	x3, x3, #0x2f9
    a018:	add	x4, x4, #0x360
    a01c:	mov	x0, x21
    a020:	bl	7dc0 <fprintf@plt>
    a024:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a028:	add	x1, x1, #0x30b
    a02c:	mov	x0, x20
    a030:	bl	944c <scols_new_line@@SMARTCOLS_2.25+0xbc>
    a034:	ldr	x8, [x19, #40]
    a038:	cbnz	x8, 9f70 <scols_copy_line@@SMARTCOLS_2.25+0x104>
    a03c:	b	9f40 <scols_copy_line@@SMARTCOLS_2.25+0xd4>

000000000000a040 <scols_new_table@@SMARTCOLS_2.25>:
    a040:	stp	x29, x30, [sp, #-48]!
    a044:	mov	w0, #0x1                   	// #1
    a048:	mov	w1, #0x100                 	// #256
    a04c:	str	x21, [sp, #16]
    a050:	stp	x20, x19, [sp, #32]
    a054:	mov	x29, sp
    a058:	mov	w20, #0x1                   	// #1
    a05c:	bl	75a0 <calloc@plt>
    a060:	mov	x19, x0
    a064:	cbz	x0, a124 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a068:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a06c:	ldr	x8, [x8, #4032]
    a070:	add	x0, x29, #0x1c
    a074:	add	x1, x29, #0x18
    a078:	str	w20, [x19]
    a07c:	ldr	x8, [x8]
    a080:	str	x8, [x19, #72]
    a084:	bl	1bad8 <scols_init_debug@@SMARTCOLS_2.25+0x7f04>
    a088:	adrp	x10, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a08c:	ldr	q0, [x10, #960]
    a090:	ldp	w10, w8, [x29, #24]
    a094:	mov	w9, #0x50                  	// #80
    a098:	dup	v1.2d, x19
    a09c:	add	v0.2d, v1.2d, v0.2d
    a0a0:	cmp	w8, #0x0
    a0a4:	csel	w8, w8, w9, gt
    a0a8:	mov	w9, #0x18                  	// #24
    a0ac:	cmp	w10, #0x0
    a0b0:	csel	w9, w10, w9, gt
    a0b4:	sxtw	x8, w8
    a0b8:	mov	v1.16b, v0.16b
    a0bc:	fmov	x10, d0
    a0c0:	sxtw	x9, w9
    a0c4:	stp	x8, x9, [x19, #40]
    a0c8:	st2	{v0.2d, v1.2d}, [x10]
    a0cc:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a0d0:	ldr	x21, [x21, #4024]
    a0d4:	add	x9, x19, #0x80
    a0d8:	stp	x9, x9, [x19, #128]
    a0dc:	ldr	w8, [x21]
    a0e0:	tbnz	w8, #4, a138 <scols_new_table@@SMARTCOLS_2.25+0xf8>
    a0e4:	tbz	w8, #1, a124 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a0e8:	cbz	w8, a1dc <scols_new_table@@SMARTCOLS_2.25+0x19c>
    a0ec:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a0f0:	add	x0, x0, #0x6dc
    a0f4:	bl	7cc0 <getenv@plt>
    a0f8:	cbz	x0, a124 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a0fc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    a100:	add	x1, x1, #0x448
    a104:	mov	x20, x0
    a108:	bl	77c0 <strcmp@plt>
    a10c:	cbz	w0, a188 <scols_new_table@@SMARTCOLS_2.25+0x148>
    a110:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a114:	add	x1, x1, #0xe21
    a118:	mov	x0, x20
    a11c:	bl	77c0 <strcmp@plt>
    a120:	cbz	w0, a188 <scols_new_table@@SMARTCOLS_2.25+0x148>
    a124:	mov	x0, x19
    a128:	ldp	x20, x19, [sp, #32]
    a12c:	ldr	x21, [sp, #16]
    a130:	ldp	x29, x30, [sp], #48
    a134:	ret
    a138:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a13c:	ldr	x8, [x8, #4016]
    a140:	ldr	x20, [x8]
    a144:	bl	7390 <getpid@plt>
    a148:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a14c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a150:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a154:	mov	w2, w0
    a158:	add	x1, x1, #0x2eb
    a15c:	add	x3, x3, #0x2f9
    a160:	add	x4, x4, #0x3d0
    a164:	mov	x0, x20
    a168:	bl	7dc0 <fprintf@plt>
    a16c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a170:	add	x1, x1, #0x31d
    a174:	mov	x0, x19
    a178:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a17c:	ldr	w8, [x21]
    a180:	tbnz	w8, #1, a0e8 <scols_new_table@@SMARTCOLS_2.25+0xa8>
    a184:	b	a124 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a188:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a18c:	ldr	x8, [x8, #4016]
    a190:	ldr	x20, [x8]
    a194:	bl	7390 <getpid@plt>
    a198:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a19c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1a4:	mov	w2, w0
    a1a8:	add	x1, x1, #0x2eb
    a1ac:	add	x3, x3, #0x2f9
    a1b0:	add	x4, x4, #0x6f7
    a1b4:	mov	x0, x20
    a1b8:	bl	7dc0 <fprintf@plt>
    a1bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1c0:	add	x1, x1, #0x6fc
    a1c4:	mov	x0, x19
    a1c8:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a1cc:	ldrh	w8, [x19, #248]
    a1d0:	orr	w8, w8, #0x8
    a1d4:	strh	w8, [x19, #248]
    a1d8:	b	a124 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a1dc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1e4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a1e8:	add	x0, x0, #0x692
    a1ec:	add	x1, x1, #0x458
    a1f0:	add	x3, x3, #0x6aa
    a1f4:	mov	w2, #0x35                  	// #53
    a1f8:	bl	7c90 <__assert_fail@plt>
    a1fc:	sub	sp, sp, #0x120
    a200:	stp	x29, x30, [sp, #240]
    a204:	add	x29, sp, #0xf0
    a208:	str	x28, [sp, #256]
    a20c:	stp	x20, x19, [sp, #272]
    a210:	stp	x2, x3, [x29, #-112]
    a214:	stp	x4, x5, [x29, #-96]
    a218:	stp	x6, x7, [x29, #-80]
    a21c:	stp	q1, q2, [sp, #16]
    a220:	stp	q3, q4, [sp, #48]
    a224:	str	q0, [sp]
    a228:	stp	q5, q6, [sp, #80]
    a22c:	str	q7, [sp, #112]
    a230:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a234:	ldr	x20, [x20, #4016]
    a238:	mov	x19, x1
    a23c:	cbz	x0, a268 <scols_new_table@@SMARTCOLS_2.25+0x228>
    a240:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a244:	ldr	x9, [x9, #4024]
    a248:	ldrb	w9, [x9, #3]
    a24c:	tbnz	w9, #0, a268 <scols_new_table@@SMARTCOLS_2.25+0x228>
    a250:	mov	x8, x0
    a254:	ldr	x0, [x20]
    a258:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a25c:	add	x1, x1, #0x310
    a260:	mov	x2, x8
    a264:	bl	7dc0 <fprintf@plt>
    a268:	mov	x8, #0xffffffffffffffd0    	// #-48
    a26c:	mov	x10, sp
    a270:	sub	x11, x29, #0x70
    a274:	movk	x8, #0xff80, lsl #32
    a278:	add	x9, x29, #0x30
    a27c:	add	x10, x10, #0x80
    a280:	add	x11, x11, #0x30
    a284:	stp	x10, x8, [x29, #-16]
    a288:	stp	x9, x11, [x29, #-32]
    a28c:	ldp	q0, q1, [x29, #-32]
    a290:	ldr	x0, [x20]
    a294:	sub	x2, x29, #0x40
    a298:	mov	x1, x19
    a29c:	stp	q0, q1, [x29, #-64]
    a2a0:	bl	7c70 <vfprintf@plt>
    a2a4:	ldr	x1, [x20]
    a2a8:	mov	w0, #0xa                   	// #10
    a2ac:	bl	7250 <fputc@plt>
    a2b0:	ldp	x20, x19, [sp, #272]
    a2b4:	ldr	x28, [sp, #256]
    a2b8:	ldp	x29, x30, [sp, #240]
    a2bc:	add	sp, sp, #0x120
    a2c0:	ret

000000000000a2c4 <scols_ref_table@@SMARTCOLS_2.25>:
    a2c4:	cbz	x0, a2d4 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    a2c8:	ldr	w8, [x0]
    a2cc:	add	w8, w8, #0x1
    a2d0:	str	w8, [x0]
    a2d4:	ret

000000000000a2d8 <scols_unref_table@@SMARTCOLS_2.25>:
    a2d8:	stp	x29, x30, [sp, #-48]!
    a2dc:	stp	x22, x21, [sp, #16]
    a2e0:	stp	x20, x19, [sp, #32]
    a2e4:	mov	x29, sp
    a2e8:	cbz	x0, a398 <scols_unref_table@@SMARTCOLS_2.25+0xc0>
    a2ec:	ldr	w8, [x0]
    a2f0:	mov	x19, x0
    a2f4:	subs	w8, w8, #0x1
    a2f8:	str	w8, [x0]
    a2fc:	b.gt	a398 <scols_unref_table@@SMARTCOLS_2.25+0xc0>
    a300:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a304:	ldr	x21, [x21, #4024]
    a308:	ldrb	w8, [x21]
    a30c:	tbnz	w8, #4, a3a8 <scols_unref_table@@SMARTCOLS_2.25+0xd0>
    a310:	mov	x22, x19
    a314:	ldr	x8, [x22, #128]!
    a318:	cmp	x8, x22
    a31c:	b.eq	a348 <scols_unref_table@@SMARTCOLS_2.25+0x70>  // b.none
    a320:	sub	x20, x8, #0x30
    a324:	mov	x0, x20
    a328:	bl	11f08 <scols_get_library_version@@SMARTCOLS_2.25+0x1774>
    a32c:	mov	x0, x20
    a330:	bl	120d0 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
    a334:	mov	x0, x20
    a338:	bl	121d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a40>
    a33c:	ldr	x8, [x22]
    a340:	cmp	x8, x22
    a344:	b.ne	a320 <scols_unref_table@@SMARTCOLS_2.25+0x48>  // b.any
    a348:	mov	x0, x19
    a34c:	bl	7aa0 <scols_table_remove_lines@plt>
    a350:	mov	x0, x19
    a354:	bl	7790 <scols_table_remove_columns@plt>
    a358:	ldr	x0, [x19, #176]
    a35c:	bl	70a0 <scols_unref_symbols@plt>
    a360:	add	x0, x19, #0xb8
    a364:	bl	78f0 <scols_reset_cell@plt>
    a368:	ldr	x0, [x19, #144]
    a36c:	bl	7850 <free@plt>
    a370:	ldr	x0, [x19, #88]
    a374:	bl	7850 <free@plt>
    a378:	ldr	x0, [x19, #80]
    a37c:	bl	7850 <free@plt>
    a380:	ldr	x0, [x19, #8]
    a384:	bl	7850 <free@plt>
    a388:	mov	x0, x19
    a38c:	bl	7850 <free@plt>
    a390:	ldrb	w8, [x21]
    a394:	tbnz	w8, #4, a400 <scols_unref_table@@SMARTCOLS_2.25+0x128>
    a398:	ldp	x20, x19, [sp, #32]
    a39c:	ldp	x22, x21, [sp, #16]
    a3a0:	ldp	x29, x30, [sp], #48
    a3a4:	ret
    a3a8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a3ac:	ldr	x8, [x8, #4016]
    a3b0:	ldr	x20, [x8]
    a3b4:	bl	7390 <getpid@plt>
    a3b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a3bc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a3c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a3c4:	mov	w2, w0
    a3c8:	add	x1, x1, #0x2eb
    a3cc:	add	x3, x3, #0x2f9
    a3d0:	add	x4, x4, #0x3d0
    a3d4:	mov	x0, x20
    a3d8:	bl	7dc0 <fprintf@plt>
    a3dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a3e0:	add	x1, x1, #0x3d4
    a3e4:	mov	x0, x19
    a3e8:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a3ec:	mov	x22, x19
    a3f0:	ldr	x8, [x22, #128]!
    a3f4:	cmp	x8, x22
    a3f8:	b.ne	a320 <scols_unref_table@@SMARTCOLS_2.25+0x48>  // b.any
    a3fc:	b	a348 <scols_unref_table@@SMARTCOLS_2.25+0x70>
    a400:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a404:	ldr	x8, [x8, #4016]
    a408:	ldr	x19, [x8]
    a40c:	bl	7390 <getpid@plt>
    a410:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a414:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a418:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a41c:	mov	w2, w0
    a420:	add	x1, x1, #0x2eb
    a424:	add	x3, x3, #0x2f9
    a428:	add	x4, x4, #0x3d0
    a42c:	mov	x0, x19
    a430:	bl	7dc0 <fprintf@plt>
    a434:	ldp	x20, x19, [sp, #32]
    a438:	ldp	x22, x21, [sp, #16]
    a43c:	ldp	x29, x30, [sp], #48
    a440:	b	a740 <scols_table_remove_columns@@SMARTCOLS_2.25+0x19c>

000000000000a444 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    a444:	stp	x29, x30, [sp, #-96]!
    a448:	stp	x28, x27, [sp, #16]
    a44c:	stp	x26, x25, [sp, #32]
    a450:	stp	x24, x23, [sp, #48]
    a454:	stp	x22, x21, [sp, #64]
    a458:	stp	x20, x19, [sp, #80]
    a45c:	mov	x29, sp
    a460:	cbz	x0, a588 <scols_table_remove_lines@@SMARTCOLS_2.25+0x144>
    a464:	adrp	x26, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a468:	ldr	x26, [x26, #4024]
    a46c:	mov	x19, x0
    a470:	ldrb	w8, [x26]
    a474:	tbnz	w8, #4, a534 <scols_table_remove_lines@@SMARTCOLS_2.25+0xf0>
    a478:	mov	x27, x19
    a47c:	ldr	x28, [x27, #112]!
    a480:	cmp	x28, x27
    a484:	b.eq	a588 <scols_table_remove_lines@@SMARTCOLS_2.25+0x144>  // b.none
    a488:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a48c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a490:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a494:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a498:	add	x20, x20, #0x2eb
    a49c:	add	x21, x21, #0x2f9
    a4a0:	add	x22, x22, #0x3d0
    a4a4:	add	x23, x23, #0x4ec
    a4a8:	b	a4e4 <scols_table_remove_lines@@SMARTCOLS_2.25+0xa0>
    a4ac:	ldrb	w8, [x26]
    a4b0:	tbnz	w8, #4, a4fc <scols_table_remove_lines@@SMARTCOLS_2.25+0xb8>
    a4b4:	ldp	x9, x8, [x28]
    a4b8:	mov	x0, x24
    a4bc:	str	x8, [x9, #8]
    a4c0:	str	x9, [x8]
    a4c4:	stp	x28, x28, [x28]
    a4c8:	ldr	x8, [x19, #32]
    a4cc:	sub	x8, x8, #0x1
    a4d0:	str	x8, [x19, #32]
    a4d4:	bl	75d0 <scols_unref_line@plt>
    a4d8:	ldr	x28, [x19, #112]
    a4dc:	cmp	x28, x27
    a4e0:	b.eq	a588 <scols_table_remove_lines@@SMARTCOLS_2.25+0x144>  // b.none
    a4e4:	ldr	x0, [x28, #64]
    a4e8:	sub	x24, x28, #0x30
    a4ec:	cbz	x0, a4ac <scols_table_remove_lines@@SMARTCOLS_2.25+0x68>
    a4f0:	mov	x1, x24
    a4f4:	bl	7990 <scols_line_remove_child@plt>
    a4f8:	b	a4ac <scols_table_remove_lines@@SMARTCOLS_2.25+0x68>
    a4fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a500:	ldr	x8, [x8, #4016]
    a504:	ldr	x25, [x8]
    a508:	bl	7390 <getpid@plt>
    a50c:	mov	w2, w0
    a510:	mov	x0, x25
    a514:	mov	x1, x20
    a518:	mov	x3, x21
    a51c:	mov	x4, x22
    a520:	bl	7dc0 <fprintf@plt>
    a524:	mov	x0, x19
    a528:	mov	x1, x23
    a52c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a530:	b	a4b4 <scols_table_remove_lines@@SMARTCOLS_2.25+0x70>
    a534:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a538:	ldr	x8, [x8, #4016]
    a53c:	ldr	x20, [x8]
    a540:	bl	7390 <getpid@plt>
    a544:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a548:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a54c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a550:	mov	w2, w0
    a554:	add	x1, x1, #0x2eb
    a558:	add	x3, x3, #0x2f9
    a55c:	add	x4, x4, #0x3d0
    a560:	mov	x0, x20
    a564:	bl	7dc0 <fprintf@plt>
    a568:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a56c:	add	x1, x1, #0x4f8
    a570:	mov	x0, x19
    a574:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a578:	mov	x27, x19
    a57c:	ldr	x28, [x27, #112]!
    a580:	cmp	x28, x27
    a584:	b.ne	a488 <scols_table_remove_lines@@SMARTCOLS_2.25+0x44>  // b.any
    a588:	ldp	x20, x19, [sp, #80]
    a58c:	ldp	x22, x21, [sp, #64]
    a590:	ldp	x24, x23, [sp, #48]
    a594:	ldp	x26, x25, [sp, #32]
    a598:	ldp	x28, x27, [sp, #16]
    a59c:	ldp	x29, x30, [sp], #96
    a5a0:	ret

000000000000a5a4 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    a5a4:	stp	x29, x30, [sp, #-96]!
    a5a8:	stp	x28, x27, [sp, #16]
    a5ac:	stp	x26, x25, [sp, #32]
    a5b0:	stp	x24, x23, [sp, #48]
    a5b4:	stp	x22, x21, [sp, #64]
    a5b8:	stp	x20, x19, [sp, #80]
    a5bc:	mov	x29, sp
    a5c0:	cbz	x0, a5d8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    a5c4:	mov	x26, x0
    a5c8:	ldr	x8, [x26, #112]!
    a5cc:	mov	x19, x0
    a5d0:	cmp	x8, x26
    a5d4:	b.eq	a5e0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x3c>  // b.none
    a5d8:	mov	w0, #0xffffffea            	// #-22
    a5dc:	b	a724 <scols_table_remove_columns@@SMARTCOLS_2.25+0x180>
    a5e0:	adrp	x27, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a5e4:	ldr	x27, [x27, #4024]
    a5e8:	ldrb	w8, [x27]
    a5ec:	tbnz	w8, #4, a6cc <scols_table_remove_columns@@SMARTCOLS_2.25+0x128>
    a5f0:	mov	x28, x19
    a5f4:	ldr	x20, [x28, #96]!
    a5f8:	cmp	x20, x28
    a5fc:	b.eq	a720 <scols_table_remove_columns@@SMARTCOLS_2.25+0x17c>  // b.none
    a600:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a604:	ldr	x25, [x25, #4016]
    a608:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a60c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a610:	add	x21, x21, #0x2eb
    a614:	add	x22, x22, #0x2f9
    a618:	b	a658 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb4>
    a61c:	ldrb	w8, [x27]
    a620:	tbnz	w8, #4, a680 <scols_table_remove_columns@@SMARTCOLS_2.25+0xdc>
    a624:	ldp	x9, x8, [x20]
    a628:	mov	x0, x24
    a62c:	str	x8, [x9, #8]
    a630:	str	x9, [x8]
    a634:	stp	x20, x20, [x20]
    a638:	ldr	x8, [x19, #16]
    a63c:	sub	x8, x8, #0x1
    a640:	str	x8, [x19, #16]
    a644:	str	xzr, [x20, #16]
    a648:	bl	7d40 <scols_unref_column@plt>
    a64c:	ldr	x20, [x19, #96]
    a650:	cmp	x20, x28
    a654:	b.eq	a720 <scols_table_remove_columns@@SMARTCOLS_2.25+0x17c>  // b.none
    a658:	ldr	x8, [x26]
    a65c:	cmp	x8, x26
    a660:	b.ne	a650 <scols_table_remove_columns@@SMARTCOLS_2.25+0xac>  // b.any
    a664:	ldurb	w8, [x20, #-120]
    a668:	sub	x24, x20, #0xc8
    a66c:	tbz	w8, #1, a61c <scols_table_remove_columns@@SMARTCOLS_2.25+0x78>
    a670:	ldr	x8, [x19, #24]
    a674:	sub	x8, x8, #0x1
    a678:	str	x8, [x19, #24]
    a67c:	b	a61c <scols_table_remove_columns@@SMARTCOLS_2.25+0x78>
    a680:	mov	x23, x22
    a684:	mov	x22, x21
    a688:	ldr	x21, [x25]
    a68c:	bl	7390 <getpid@plt>
    a690:	mov	w2, w0
    a694:	mov	x0, x21
    a698:	mov	x21, x22
    a69c:	mov	x22, x23
    a6a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a6a4:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a6a8:	add	x4, x4, #0x3d0
    a6ac:	mov	x1, x21
    a6b0:	mov	x3, x22
    a6b4:	add	x23, x23, #0x3f2
    a6b8:	bl	7dc0 <fprintf@plt>
    a6bc:	mov	x0, x19
    a6c0:	mov	x1, x23
    a6c4:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a6c8:	b	a624 <scols_table_remove_columns@@SMARTCOLS_2.25+0x80>
    a6cc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a6d0:	ldr	x8, [x8, #4016]
    a6d4:	ldr	x20, [x8]
    a6d8:	bl	7390 <getpid@plt>
    a6dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a6e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a6e4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a6e8:	mov	w2, w0
    a6ec:	add	x1, x1, #0x2eb
    a6f0:	add	x3, x3, #0x2f9
    a6f4:	add	x4, x4, #0x3d0
    a6f8:	mov	x0, x20
    a6fc:	bl	7dc0 <fprintf@plt>
    a700:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a704:	add	x1, x1, #0x400
    a708:	mov	x0, x19
    a70c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a710:	mov	x28, x19
    a714:	ldr	x20, [x28, #96]!
    a718:	cmp	x20, x28
    a71c:	b.ne	a600 <scols_table_remove_columns@@SMARTCOLS_2.25+0x5c>  // b.any
    a720:	mov	w0, wzr
    a724:	ldp	x20, x19, [sp, #80]
    a728:	ldp	x22, x21, [sp, #64]
    a72c:	ldp	x24, x23, [sp, #48]
    a730:	ldp	x26, x25, [sp, #32]
    a734:	ldp	x28, x27, [sp, #16]
    a738:	ldp	x29, x30, [sp], #96
    a73c:	ret
    a740:	sub	sp, sp, #0x120
    a744:	stp	x29, x30, [sp, #256]
    a748:	add	x29, sp, #0x100
    a74c:	stp	x28, x19, [sp, #272]
    a750:	stp	x1, x2, [x29, #-120]
    a754:	stp	x3, x4, [x29, #-104]
    a758:	stp	x5, x6, [x29, #-88]
    a75c:	stur	x7, [x29, #-72]
    a760:	stp	q0, q1, [sp]
    a764:	stp	q2, q3, [sp, #32]
    a768:	stp	q4, q5, [sp, #64]
    a76c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a770:	ldr	x19, [x19, #4016]
    a774:	mov	x8, #0xffffffffffffffc8    	// #-56
    a778:	mov	x9, sp
    a77c:	sub	x10, x29, #0x78
    a780:	movk	x8, #0xff80, lsl #32
    a784:	add	x11, x29, #0x20
    a788:	add	x9, x9, #0x80
    a78c:	add	x10, x10, #0x38
    a790:	stp	x9, x8, [x29, #-16]
    a794:	stp	x11, x10, [x29, #-32]
    a798:	ldr	x0, [x19]
    a79c:	ldp	q0, q1, [x29, #-32]
    a7a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    a7a4:	add	x1, x1, #0x3df
    a7a8:	sub	x2, x29, #0x40
    a7ac:	stp	q6, q7, [sp, #96]
    a7b0:	stp	q0, q1, [x29, #-64]
    a7b4:	bl	7c70 <vfprintf@plt>
    a7b8:	ldr	x1, [x19]
    a7bc:	mov	w0, #0xa                   	// #10
    a7c0:	bl	7250 <fputc@plt>
    a7c4:	ldp	x28, x19, [sp, #272]
    a7c8:	ldp	x29, x30, [sp, #256]
    a7cc:	add	sp, sp, #0x120
    a7d0:	ret
    a7d4:	mov	x8, x0
    a7d8:	mov	w0, #0xffffffea            	// #-22
    a7dc:	cbz	x8, a828 <scols_table_remove_columns@@SMARTCOLS_2.25+0x284>
    a7e0:	cbz	x1, a828 <scols_table_remove_columns@@SMARTCOLS_2.25+0x284>
    a7e4:	cbz	x2, a828 <scols_table_remove_columns@@SMARTCOLS_2.25+0x284>
    a7e8:	str	xzr, [x2]
    a7ec:	ldr	x9, [x1, #8]
    a7f0:	cbz	x9, a82c <scols_table_remove_columns@@SMARTCOLS_2.25+0x288>
    a7f4:	ldr	x8, [x1]
    a7f8:	cmp	x8, x9
    a7fc:	b.eq	a850 <scols_table_remove_columns@@SMARTCOLS_2.25+0x2ac>  // b.none
    a800:	sub	x8, x8, #0x30
    a804:	str	x8, [x2]
    a808:	ldr	x8, [x1]
    a80c:	ldr	w9, [x1, #16]
    a810:	mov	w0, wzr
    a814:	add	x10, x8, #0x8
    a818:	cmp	w9, #0x0
    a81c:	csel	x8, x8, x10, eq  // eq = none
    a820:	ldr	x8, [x8]
    a824:	str	x8, [x1]
    a828:	ret
    a82c:	ldr	w10, [x1, #16]
    a830:	add	x9, x8, #0x80
    a834:	add	x8, x8, #0x88
    a838:	cmp	w10, #0x0
    a83c:	csel	x8, x9, x8, eq  // eq = none
    a840:	ldr	x8, [x8]
    a844:	stp	x8, x9, [x1]
    a848:	cmp	x8, x9
    a84c:	b.ne	a800 <scols_table_remove_columns@@SMARTCOLS_2.25+0x25c>  // b.any
    a850:	mov	w0, #0x1                   	// #1
    a854:	ret

000000000000a858 <scols_table_set_name@@SMARTCOLS_2.27>:
    a858:	stp	x29, x30, [sp, #-32]!
    a85c:	stp	x20, x19, [sp, #16]
    a860:	mov	x29, sp
    a864:	cbz	x0, a890 <scols_table_set_name@@SMARTCOLS_2.27+0x38>
    a868:	mov	x19, x0
    a86c:	cbz	x1, a8a0 <scols_table_set_name@@SMARTCOLS_2.27+0x48>
    a870:	mov	x0, x1
    a874:	bl	7650 <strdup@plt>
    a878:	mov	x20, x0
    a87c:	cbnz	x0, a8a4 <scols_table_set_name@@SMARTCOLS_2.27+0x4c>
    a880:	mov	w0, #0xfffffff4            	// #-12
    a884:	ldp	x20, x19, [sp, #16]
    a888:	ldp	x29, x30, [sp], #32
    a88c:	ret
    a890:	mov	w0, #0xffffffea            	// #-22
    a894:	ldp	x20, x19, [sp, #16]
    a898:	ldp	x29, x30, [sp], #32
    a89c:	ret
    a8a0:	mov	x20, xzr
    a8a4:	ldr	x0, [x19, #8]
    a8a8:	bl	7850 <free@plt>
    a8ac:	mov	w0, wzr
    a8b0:	str	x20, [x19, #8]
    a8b4:	ldp	x20, x19, [sp, #16]
    a8b8:	ldp	x29, x30, [sp], #32
    a8bc:	ret

000000000000a8c0 <scols_table_get_name@@SMARTCOLS_2.29>:
    a8c0:	ldr	x0, [x0, #8]
    a8c4:	ret

000000000000a8c8 <scols_table_get_title@@SMARTCOLS_2.28>:
    a8c8:	add	x0, x0, #0xb8
    a8cc:	ret

000000000000a8d0 <scols_table_add_column@@SMARTCOLS_2.25>:
    a8d0:	sub	sp, sp, #0x50
    a8d4:	stp	x20, x19, [sp, #64]
    a8d8:	mov	x19, x0
    a8dc:	mov	w0, #0xffffffea            	// #-22
    a8e0:	stp	x29, x30, [sp, #32]
    a8e4:	stp	x22, x21, [sp, #48]
    a8e8:	add	x29, sp, #0x20
    a8ec:	cbz	x19, a914 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a8f0:	mov	x20, x1
    a8f4:	cbz	x1, a914 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a8f8:	ldr	x8, [x20, #216]
    a8fc:	cbnz	x8, a910 <scols_table_add_column@@SMARTCOLS_2.25+0x40>
    a900:	mov	x22, x20
    a904:	ldr	x8, [x22, #200]!
    a908:	cmp	x8, x22
    a90c:	b.eq	a928 <scols_table_add_column@@SMARTCOLS_2.25+0x58>  // b.none
    a910:	mov	w0, #0xffffffea            	// #-22
    a914:	ldp	x20, x19, [sp, #64]
    a918:	ldp	x22, x21, [sp, #48]
    a91c:	ldp	x29, x30, [sp, #32]
    a920:	add	sp, sp, #0x50
    a924:	ret
    a928:	ldrb	w8, [x20, #80]
    a92c:	tbz	w8, #1, a93c <scols_table_add_column@@SMARTCOLS_2.25+0x6c>
    a930:	ldr	x8, [x19, #24]
    a934:	add	x8, x8, #0x1
    a938:	str	x8, [x19, #24]
    a93c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    a940:	ldr	x8, [x8, #4024]
    a944:	ldrb	w8, [x8]
    a948:	tbnz	w8, #4, aa04 <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a94c:	ldr	x8, [x19, #104]
    a950:	add	x9, x19, #0x60
    a954:	str	x22, [x19, #104]
    a958:	mov	x0, x20
    a95c:	stp	x9, x8, [x20, #200]
    a960:	str	x22, [x8]
    a964:	ldr	x8, [x19, #16]
    a968:	add	x9, x8, #0x1
    a96c:	str	x9, [x19, #16]
    a970:	str	x8, [x20, #8]
    a974:	str	x19, [x20, #216]
    a978:	bl	7d20 <scols_ref_column@plt>
    a97c:	mov	x20, x19
    a980:	ldr	x8, [x20, #112]!
    a984:	cmp	x8, x20
    a988:	b.eq	a9fc <scols_table_add_column@@SMARTCOLS_2.25+0x12c>  // b.none
    a98c:	add	x0, sp, #0x8
    a990:	mov	w1, wzr
    a994:	bl	7110 <scols_reset_iter@plt>
    a998:	add	x21, x19, #0x78
    a99c:	b	a9e8 <scols_table_add_column@@SMARTCOLS_2.25+0x118>
    a9a0:	ldr	w8, [sp, #24]
    a9a4:	mov	x9, x20
    a9a8:	cmp	w8, #0x0
    a9ac:	csel	x8, x20, x21, eq  // eq = none
    a9b0:	ldr	x8, [x8]
    a9b4:	stp	x8, x20, [sp, #8]
    a9b8:	cmp	x8, x9
    a9bc:	b.eq	a9fc <scols_table_add_column@@SMARTCOLS_2.25+0x12c>  // b.none
    a9c0:	ldr	w9, [sp, #24]
    a9c4:	add	x10, x8, #0x8
    a9c8:	sub	x0, x8, #0x30
    a9cc:	cmp	w9, #0x0
    a9d0:	csel	x9, x8, x10, eq  // eq = none
    a9d4:	ldr	x9, [x9]
    a9d8:	str	x9, [sp, #8]
    a9dc:	ldr	x1, [x19, #16]
    a9e0:	bl	7350 <scols_line_alloc_cells@plt>
    a9e4:	cbnz	w0, a914 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a9e8:	ldr	x9, [sp, #16]
    a9ec:	cbz	x9, a9a0 <scols_table_add_column@@SMARTCOLS_2.25+0xd0>
    a9f0:	ldr	x8, [sp, #8]
    a9f4:	cmp	x8, x9
    a9f8:	b.ne	a9c0 <scols_table_add_column@@SMARTCOLS_2.25+0xf0>  // b.any
    a9fc:	mov	w0, wzr
    aa00:	b	a914 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    aa04:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    aa08:	ldr	x8, [x8, #4016]
    aa0c:	ldr	x21, [x8]
    aa10:	bl	7390 <getpid@plt>
    aa14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    aa18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    aa1c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    aa20:	mov	w2, w0
    aa24:	add	x1, x1, #0x2eb
    aa28:	add	x3, x3, #0x2f9
    aa2c:	add	x4, x4, #0x3d0
    aa30:	mov	x0, x21
    aa34:	bl	7dc0 <fprintf@plt>
    aa38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    aa3c:	add	x1, x1, #0x3e7
    aa40:	mov	x0, x19
    aa44:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    aa48:	b	a94c <scols_table_add_column@@SMARTCOLS_2.25+0x7c>

000000000000aa4c <scols_table_next_line@@SMARTCOLS_2.25>:
    aa4c:	mov	x8, x0
    aa50:	mov	w0, #0xffffffea            	// #-22
    aa54:	cbz	x8, aaa0 <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    aa58:	cbz	x1, aaa0 <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    aa5c:	cbz	x2, aaa0 <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    aa60:	str	xzr, [x2]
    aa64:	ldr	x9, [x1, #8]
    aa68:	cbz	x9, aaa4 <scols_table_next_line@@SMARTCOLS_2.25+0x58>
    aa6c:	ldr	x8, [x1]
    aa70:	cmp	x8, x9
    aa74:	b.eq	aac8 <scols_table_next_line@@SMARTCOLS_2.25+0x7c>  // b.none
    aa78:	sub	x8, x8, #0x30
    aa7c:	str	x8, [x2]
    aa80:	ldr	x8, [x1]
    aa84:	ldr	w9, [x1, #16]
    aa88:	mov	w0, wzr
    aa8c:	add	x10, x8, #0x8
    aa90:	cmp	w9, #0x0
    aa94:	csel	x8, x8, x10, eq  // eq = none
    aa98:	ldr	x8, [x8]
    aa9c:	str	x8, [x1]
    aaa0:	ret
    aaa4:	ldr	w10, [x1, #16]
    aaa8:	add	x9, x8, #0x70
    aaac:	add	x8, x8, #0x78
    aab0:	cmp	w10, #0x0
    aab4:	csel	x8, x9, x8, eq  // eq = none
    aab8:	ldr	x8, [x8]
    aabc:	stp	x8, x9, [x1]
    aac0:	cmp	x8, x9
    aac4:	b.ne	aa78 <scols_table_next_line@@SMARTCOLS_2.25+0x2c>  // b.any
    aac8:	mov	w0, #0x1                   	// #1
    aacc:	ret

000000000000aad0 <scols_table_remove_column@@SMARTCOLS_2.25>:
    aad0:	stp	x29, x30, [sp, #-48]!
    aad4:	stp	x20, x19, [sp, #32]
    aad8:	mov	x20, x0
    aadc:	mov	w0, #0xffffffea            	// #-22
    aae0:	str	x21, [sp, #16]
    aae4:	mov	x29, sp
    aae8:	cbz	x20, ab08 <scols_table_remove_column@@SMARTCOLS_2.25+0x38>
    aaec:	mov	x19, x1
    aaf0:	cbz	x1, ab08 <scols_table_remove_column@@SMARTCOLS_2.25+0x38>
    aaf4:	mov	x8, x20
    aaf8:	ldr	x9, [x8, #112]!
    aafc:	cmp	x9, x8
    ab00:	b.eq	ab18 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>  // b.none
    ab04:	mov	w0, #0xffffffea            	// #-22
    ab08:	ldp	x20, x19, [sp, #32]
    ab0c:	ldr	x21, [sp, #16]
    ab10:	ldp	x29, x30, [sp], #48
    ab14:	ret
    ab18:	ldrb	w8, [x19, #80]
    ab1c:	tbz	w8, #1, ab2c <scols_table_remove_column@@SMARTCOLS_2.25+0x5c>
    ab20:	ldr	x8, [x20, #24]
    ab24:	sub	x8, x8, #0x1
    ab28:	str	x8, [x20, #24]
    ab2c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ab30:	ldr	x8, [x8, #4024]
    ab34:	ldrb	w8, [x8]
    ab38:	tbnz	w8, #4, ab84 <scols_table_remove_column@@SMARTCOLS_2.25+0xb4>
    ab3c:	mov	x9, x19
    ab40:	ldr	x8, [x19, #208]
    ab44:	ldr	x10, [x9, #200]!
    ab48:	mov	x0, x19
    ab4c:	str	x8, [x10, #8]
    ab50:	str	x10, [x8]
    ab54:	str	x9, [x9]
    ab58:	str	x9, [x19, #208]
    ab5c:	ldr	x8, [x20, #16]
    ab60:	sub	x8, x8, #0x1
    ab64:	str	x8, [x20, #16]
    ab68:	str	xzr, [x19, #216]
    ab6c:	bl	7d40 <scols_unref_column@plt>
    ab70:	mov	w0, wzr
    ab74:	ldp	x20, x19, [sp, #32]
    ab78:	ldr	x21, [sp, #16]
    ab7c:	ldp	x29, x30, [sp], #48
    ab80:	ret
    ab84:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ab88:	ldr	x8, [x8, #4016]
    ab8c:	ldr	x21, [x8]
    ab90:	bl	7390 <getpid@plt>
    ab94:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ab98:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ab9c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    aba0:	mov	w2, w0
    aba4:	add	x1, x1, #0x2eb
    aba8:	add	x3, x3, #0x2f9
    abac:	add	x4, x4, #0x3d0
    abb0:	mov	x0, x21
    abb4:	bl	7dc0 <fprintf@plt>
    abb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    abbc:	add	x1, x1, #0x3f2
    abc0:	mov	x0, x20
    abc4:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    abc8:	b	ab3c <scols_table_remove_column@@SMARTCOLS_2.25+0x6c>

000000000000abcc <scols_table_move_column@@SMARTCOLS_2.30>:
    abcc:	sub	sp, sp, #0x60
    abd0:	stp	x20, x19, [sp, #80]
    abd4:	mov	x20, x0
    abd8:	mov	w0, #0xffffffea            	// #-22
    abdc:	stp	x29, x30, [sp, #32]
    abe0:	str	x23, [sp, #48]
    abe4:	stp	x22, x21, [sp, #64]
    abe8:	add	x29, sp, #0x20
    abec:	cbz	x20, ada0 <scols_table_move_column@@SMARTCOLS_2.30+0x1d4>
    abf0:	mov	x19, x2
    abf4:	cbz	x2, ada0 <scols_table_move_column@@SMARTCOLS_2.30+0x1d4>
    abf8:	mov	x22, x1
    abfc:	cbz	x1, ac18 <scols_table_move_column@@SMARTCOLS_2.30+0x4c>
    ac00:	ldr	x8, [x22, #8]
    ac04:	ldr	x21, [x19, #8]
    ac08:	add	x8, x8, #0x1
    ac0c:	cmp	x8, x21
    ac10:	b.ne	ac20 <scols_table_move_column@@SMARTCOLS_2.30+0x54>  // b.any
    ac14:	b	ad9c <scols_table_move_column@@SMARTCOLS_2.30+0x1d0>
    ac18:	ldr	x21, [x19, #8]
    ac1c:	cbz	x21, ad9c <scols_table_move_column@@SMARTCOLS_2.30+0x1d0>
    ac20:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ac24:	ldr	x8, [x8, #4024]
    ac28:	ldrb	w8, [x8]
    ac2c:	tbnz	w8, #4, adb8 <scols_table_move_column@@SMARTCOLS_2.30+0x1ec>
    ac30:	mov	x8, x19
    ac34:	ldr	x9, [x8, #200]!
    ac38:	add	x10, x22, #0xc8
    ac3c:	add	x23, x20, #0x60
    ac40:	cmp	x22, #0x0
    ac44:	ldr	x11, [x8, #8]
    ac48:	csel	x10, x10, x23, ne  // ne = any
    ac4c:	add	x0, sp, #0x8
    ac50:	mov	w1, wzr
    ac54:	str	x11, [x9, #8]
    ac58:	str	x9, [x11]
    ac5c:	str	x8, [x8]
    ac60:	ldr	x9, [x10]
    ac64:	str	x8, [x9, #8]
    ac68:	stp	x9, x10, [x8]
    ac6c:	str	x8, [x10]
    ac70:	bl	7110 <scols_reset_iter@plt>
    ac74:	ldr	w10, [sp, #24]
    ac78:	ldr	x9, [sp, #16]
    ac7c:	add	x8, x20, #0x68
    ac80:	cmp	w10, #0x0
    ac84:	csel	x8, x23, x8, eq  // eq = none
    ac88:	cbz	w10, acd4 <scols_table_move_column@@SMARTCOLS_2.30+0x108>
    ac8c:	mov	x10, xzr
    ac90:	cbz	x9, aca4 <scols_table_move_column@@SMARTCOLS_2.30+0xd8>
    ac94:	ldr	x11, [sp, #8]
    ac98:	cmp	x11, x9
    ac9c:	b.ne	acb8 <scols_table_move_column@@SMARTCOLS_2.30+0xec>  // b.any
    aca0:	b	ad1c <scols_table_move_column@@SMARTCOLS_2.30+0x150>
    aca4:	ldr	x11, [x8]
    aca8:	mov	x9, x23
    acac:	stp	x11, x23, [sp, #8]
    acb0:	cmp	x11, x9
    acb4:	b.eq	ad1c <scols_table_move_column@@SMARTCOLS_2.30+0x150>  // b.none
    acb8:	ldr	x12, [x11, #8]
    acbc:	str	x12, [sp, #8]
    acc0:	add	x12, x10, #0x1
    acc4:	stur	x10, [x11, #-192]
    acc8:	mov	x10, x12
    accc:	cbnz	x9, ac94 <scols_table_move_column@@SMARTCOLS_2.30+0xc8>
    acd0:	b	aca4 <scols_table_move_column@@SMARTCOLS_2.30+0xd8>
    acd4:	mov	x10, xzr
    acd8:	cbz	x9, acec <scols_table_move_column@@SMARTCOLS_2.30+0x120>
    acdc:	ldr	x11, [sp, #8]
    ace0:	cmp	x11, x9
    ace4:	b.ne	ad00 <scols_table_move_column@@SMARTCOLS_2.30+0x134>  // b.any
    ace8:	b	ad1c <scols_table_move_column@@SMARTCOLS_2.30+0x150>
    acec:	ldr	x11, [x8]
    acf0:	mov	x9, x23
    acf4:	stp	x11, x23, [sp, #8]
    acf8:	cmp	x11, x9
    acfc:	b.eq	ad1c <scols_table_move_column@@SMARTCOLS_2.30+0x150>  // b.none
    ad00:	ldr	x12, [x11]
    ad04:	str	x12, [sp, #8]
    ad08:	add	x12, x10, #0x1
    ad0c:	stur	x10, [x11, #-192]
    ad10:	mov	x10, x12
    ad14:	cbnz	x9, acdc <scols_table_move_column@@SMARTCOLS_2.30+0x110>
    ad18:	b	acec <scols_table_move_column@@SMARTCOLS_2.30+0x120>
    ad1c:	add	x0, sp, #0x8
    ad20:	mov	w1, wzr
    ad24:	bl	7110 <scols_reset_iter@plt>
    ad28:	add	x22, x20, #0x70
    ad2c:	add	x20, x20, #0x78
    ad30:	ldr	x9, [sp, #16]
    ad34:	cbz	x9, ad48 <scols_table_move_column@@SMARTCOLS_2.30+0x17c>
    ad38:	ldr	x8, [sp, #8]
    ad3c:	cmp	x8, x9
    ad40:	b.ne	ad68 <scols_table_move_column@@SMARTCOLS_2.30+0x19c>  // b.any
    ad44:	b	ad9c <scols_table_move_column@@SMARTCOLS_2.30+0x1d0>
    ad48:	ldr	w8, [sp, #24]
    ad4c:	mov	x9, x22
    ad50:	cmp	w8, #0x0
    ad54:	csel	x8, x22, x20, eq  // eq = none
    ad58:	ldr	x8, [x8]
    ad5c:	stp	x8, x22, [sp, #8]
    ad60:	cmp	x8, x9
    ad64:	b.eq	ad9c <scols_table_move_column@@SMARTCOLS_2.30+0x1d0>  // b.none
    ad68:	ldr	w9, [sp, #24]
    ad6c:	add	x10, x8, #0x8
    ad70:	sub	x0, x8, #0x30
    ad74:	mov	x2, x21
    ad78:	cmp	w9, #0x0
    ad7c:	csel	x9, x8, x10, eq  // eq = none
    ad80:	ldr	x9, [x9]
    ad84:	str	x9, [sp, #8]
    ad88:	ldr	x1, [x19, #8]
    ad8c:	bl	97f0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x12c>
    ad90:	ldr	x9, [sp, #16]
    ad94:	cbnz	x9, ad38 <scols_table_move_column@@SMARTCOLS_2.30+0x16c>
    ad98:	b	ad48 <scols_table_move_column@@SMARTCOLS_2.30+0x17c>
    ad9c:	mov	w0, wzr
    ada0:	ldp	x20, x19, [sp, #80]
    ada4:	ldp	x22, x21, [sp, #64]
    ada8:	ldr	x23, [sp, #48]
    adac:	ldp	x29, x30, [sp, #32]
    adb0:	add	sp, sp, #0x60
    adb4:	ret
    adb8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    adbc:	ldr	x8, [x8, #4016]
    adc0:	ldr	x21, [x8]
    adc4:	bl	7390 <getpid@plt>
    adc8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    adcc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    add0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    add4:	mov	w2, w0
    add8:	add	x1, x1, #0x2eb
    addc:	add	x3, x3, #0x2f9
    ade0:	add	x4, x4, #0x3d0
    ade4:	mov	x0, x21
    ade8:	bl	7dc0 <fprintf@plt>
    adec:	ldr	x2, [x19, #8]
    adf0:	cbz	x22, adfc <scols_table_move_column@@SMARTCOLS_2.30+0x230>
    adf4:	ldr	x3, [x22, #8]
    adf8:	b	ae00 <scols_table_move_column@@SMARTCOLS_2.30+0x234>
    adfc:	mov	x3, xzr
    ae00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ae04:	add	x1, x1, #0x413
    ae08:	mov	x0, x20
    ae0c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ae10:	ldr	x21, [x19, #8]
    ae14:	b	ac30 <scols_table_move_column@@SMARTCOLS_2.30+0x64>

000000000000ae18 <scols_table_next_column@@SMARTCOLS_2.25>:
    ae18:	mov	x8, x0
    ae1c:	mov	w0, #0xffffffea            	// #-22
    ae20:	cbz	x8, ae6c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    ae24:	cbz	x1, ae6c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    ae28:	cbz	x2, ae6c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    ae2c:	str	xzr, [x2]
    ae30:	ldr	x9, [x1, #8]
    ae34:	cbz	x9, ae70 <scols_table_next_column@@SMARTCOLS_2.25+0x58>
    ae38:	ldr	x8, [x1]
    ae3c:	cmp	x8, x9
    ae40:	b.eq	ae94 <scols_table_next_column@@SMARTCOLS_2.25+0x7c>  // b.none
    ae44:	sub	x8, x8, #0xc8
    ae48:	str	x8, [x2]
    ae4c:	ldr	x8, [x1]
    ae50:	ldr	w9, [x1, #16]
    ae54:	mov	w0, wzr
    ae58:	add	x10, x8, #0x8
    ae5c:	cmp	w9, #0x0
    ae60:	csel	x8, x8, x10, eq  // eq = none
    ae64:	ldr	x8, [x8]
    ae68:	str	x8, [x1]
    ae6c:	ret
    ae70:	ldr	w10, [x1, #16]
    ae74:	add	x9, x8, #0x60
    ae78:	add	x8, x8, #0x68
    ae7c:	cmp	w10, #0x0
    ae80:	csel	x8, x9, x8, eq  // eq = none
    ae84:	ldr	x8, [x8]
    ae88:	stp	x8, x9, [x1]
    ae8c:	cmp	x8, x9
    ae90:	b.ne	ae44 <scols_table_next_column@@SMARTCOLS_2.25+0x2c>  // b.any
    ae94:	mov	w0, #0x1                   	// #1
    ae98:	ret

000000000000ae9c <scols_table_new_column@@SMARTCOLS_2.25>:
    ae9c:	str	d8, [sp, #-64]!
    aea0:	stp	x29, x30, [sp, #16]
    aea4:	stp	x22, x21, [sp, #32]
    aea8:	stp	x20, x19, [sp, #48]
    aeac:	mov	x29, sp
    aeb0:	cbz	x0, af28 <scols_table_new_column@@SMARTCOLS_2.25+0x8c>
    aeb4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    aeb8:	ldr	x8, [x8, #4024]
    aebc:	mov	w20, w2
    aec0:	mov	v8.16b, v0.16b
    aec4:	mov	x22, x1
    aec8:	ldrb	w8, [x8]
    aecc:	mov	x19, x0
    aed0:	tbnz	w8, #4, af44 <scols_table_new_column@@SMARTCOLS_2.25+0xa8>
    aed4:	bl	7010 <scols_new_column@plt>
    aed8:	mov	x21, x0
    aedc:	cbz	x0, af2c <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    aee0:	mov	x0, x21
    aee4:	bl	7510 <scols_column_get_header@plt>
    aee8:	cbz	x0, af20 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    aeec:	mov	x1, x22
    aef0:	bl	7630 <scols_cell_set_data@plt>
    aef4:	cbnz	w0, af20 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    aef8:	mov	x0, x21
    aefc:	mov	v0.16b, v8.16b
    af00:	bl	6fc0 <scols_column_set_whint@plt>
    af04:	mov	x0, x21
    af08:	mov	w1, w20
    af0c:	bl	72e0 <scols_column_set_flags@plt>
    af10:	mov	x0, x19
    af14:	mov	x1, x21
    af18:	bl	7140 <scols_table_add_column@plt>
    af1c:	cbz	w0, afa4 <scols_table_new_column@@SMARTCOLS_2.25+0x108>
    af20:	mov	x0, x21
    af24:	bl	7d40 <scols_unref_column@plt>
    af28:	mov	x21, xzr
    af2c:	mov	x0, x21
    af30:	ldp	x20, x19, [sp, #48]
    af34:	ldp	x22, x21, [sp, #32]
    af38:	ldp	x29, x30, [sp, #16]
    af3c:	ldr	d8, [sp], #64
    af40:	ret
    af44:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    af48:	ldr	x8, [x8, #4016]
    af4c:	ldr	x21, [x8]
    af50:	bl	7390 <getpid@plt>
    af54:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    af58:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    af5c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    af60:	mov	w2, w0
    af64:	add	x1, x1, #0x2eb
    af68:	add	x3, x3, #0x2f9
    af6c:	add	x4, x4, #0x3d0
    af70:	mov	x0, x21
    af74:	bl	7dc0 <fprintf@plt>
    af78:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    af7c:	add	x1, x1, #0x42e
    af80:	mov	x0, x19
    af84:	mov	x2, x22
    af88:	mov	v0.16b, v8.16b
    af8c:	mov	w3, w20
    af90:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    af94:	bl	7010 <scols_new_column@plt>
    af98:	mov	x21, x0
    af9c:	cbnz	x0, aee0 <scols_table_new_column@@SMARTCOLS_2.25+0x44>
    afa0:	b	af2c <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    afa4:	mov	x0, x21
    afa8:	bl	7d40 <scols_unref_column@plt>
    afac:	b	af2c <scols_table_new_column@@SMARTCOLS_2.25+0x90>

000000000000afb0 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    afb0:	mov	x8, x0
    afb4:	mov	w0, #0xffffffea            	// #-22
    afb8:	cbz	x8, afe8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    afbc:	cbz	x1, afe8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    afc0:	cbz	x2, afe8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    afc4:	ldr	x9, [x2, #216]
    afc8:	cmp	x9, x8
    afcc:	b.eq	afd8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>  // b.none
    afd0:	mov	w0, #0xffffffea            	// #-22
    afd4:	ret
    afd8:	mov	w0, wzr
    afdc:	add	x8, x8, #0x60
    afe0:	add	x9, x2, #0xc8
    afe4:	stp	x9, x8, [x1]
    afe8:	ret

000000000000afec <scols_table_get_ncols@@SMARTCOLS_2.25>:
    afec:	ldr	x0, [x0, #16]
    aff0:	ret

000000000000aff4 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    aff4:	ldr	x0, [x0, #32]
    aff8:	ret

000000000000affc <scols_table_set_stream@@SMARTCOLS_2.25>:
    affc:	stp	x29, x30, [sp, #-48]!
    b000:	str	x21, [sp, #16]
    b004:	stp	x20, x19, [sp, #32]
    b008:	mov	x29, sp
    b00c:	cbz	x0, b088 <scols_table_set_stream@@SMARTCOLS_2.25+0x8c>
    b010:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b014:	ldr	x8, [x8, #4024]
    b018:	mov	x19, x1
    b01c:	mov	x20, x0
    b020:	ldrb	w8, [x8]
    b024:	tbnz	w8, #4, b040 <scols_table_set_stream@@SMARTCOLS_2.25+0x44>
    b028:	str	x19, [x20, #72]
    b02c:	ldp	x20, x19, [sp, #32]
    b030:	ldr	x21, [sp, #16]
    b034:	mov	w0, wzr
    b038:	ldp	x29, x30, [sp], #48
    b03c:	ret
    b040:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b044:	ldr	x8, [x8, #4016]
    b048:	ldr	x21, [x8]
    b04c:	bl	7390 <getpid@plt>
    b050:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b054:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b058:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b05c:	mov	w2, w0
    b060:	add	x1, x1, #0x2eb
    b064:	add	x3, x3, #0x2f9
    b068:	add	x4, x4, #0x3d0
    b06c:	mov	x0, x21
    b070:	bl	7dc0 <fprintf@plt>
    b074:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b078:	add	x1, x1, #0x4ad
    b07c:	mov	x0, x20
    b080:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b084:	b	b028 <scols_table_set_stream@@SMARTCOLS_2.25+0x2c>
    b088:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b08c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b090:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b094:	add	x0, x0, #0x455
    b098:	add	x1, x1, #0x458
    b09c:	add	x3, x3, #0x471
    b0a0:	mov	w2, #0x219                 	// #537
    b0a4:	bl	7c90 <__assert_fail@plt>

000000000000b0a8 <scols_table_get_stream@@SMARTCOLS_2.25>:
    b0a8:	ldr	x0, [x0, #72]
    b0ac:	ret

000000000000b0b0 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    b0b0:	cbz	x0, b0f4 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x44>
    b0b4:	stp	x29, x30, [sp, #-48]!
    b0b8:	str	x21, [sp, #16]
    b0bc:	stp	x20, x19, [sp, #32]
    b0c0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b0c4:	ldr	x8, [x8, #4024]
    b0c8:	mov	x19, x1
    b0cc:	mov	x20, x0
    b0d0:	mov	x29, sp
    b0d4:	ldrb	w8, [x8]
    b0d8:	tbnz	w8, #4, b0fc <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x4c>
    b0dc:	str	x19, [x20, #56]
    b0e0:	ldp	x20, x19, [sp, #32]
    b0e4:	ldr	x21, [sp, #16]
    b0e8:	mov	w0, wzr
    b0ec:	ldp	x29, x30, [sp], #48
    b0f0:	ret
    b0f4:	mov	w0, #0xffffffea            	// #-22
    b0f8:	ret
    b0fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b100:	ldr	x8, [x8, #4016]
    b104:	ldr	x21, [x8]
    b108:	bl	7390 <getpid@plt>
    b10c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b110:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b114:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b118:	mov	w2, w0
    b11c:	add	x1, x1, #0x2eb
    b120:	add	x3, x3, #0x2f9
    b124:	add	x4, x4, #0x3d0
    b128:	mov	x0, x21
    b12c:	bl	7dc0 <fprintf@plt>
    b130:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b134:	add	x1, x1, #0x4c8
    b138:	mov	x0, x20
    b13c:	mov	x2, x19
    b140:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b144:	b	b0dc <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x2c>

000000000000b148 <scols_table_get_column@@SMARTCOLS_2.25>:
    b148:	sub	sp, sp, #0x40
    b14c:	stp	x29, x30, [sp, #32]
    b150:	stp	x20, x19, [sp, #48]
    b154:	add	x29, sp, #0x20
    b158:	cbz	x0, b228 <scols_table_get_column@@SMARTCOLS_2.25+0xe0>
    b15c:	ldr	x8, [x0, #16]
    b160:	mov	x19, x1
    b164:	mov	x20, x0
    b168:	cmp	x8, x1
    b16c:	b.ls	b210 <scols_table_get_column@@SMARTCOLS_2.25+0xc8>  // b.plast
    b170:	add	x0, sp, #0x8
    b174:	mov	w1, wzr
    b178:	bl	7110 <scols_reset_iter@plt>
    b17c:	ldr	w11, [sp, #24]
    b180:	ldr	x10, [sp, #16]
    b184:	add	x8, x20, #0x60
    b188:	add	x9, x20, #0x68
    b18c:	cmp	w11, #0x0
    b190:	csel	x9, x8, x9, eq  // eq = none
    b194:	cbnz	w11, b1c4 <scols_table_get_column@@SMARTCOLS_2.25+0x7c>
    b198:	b	b200 <scols_table_get_column@@SMARTCOLS_2.25+0xb8>
    b19c:	ldr	x11, [x9]
    b1a0:	mov	x10, x8
    b1a4:	stp	x11, x8, [sp, #8]
    b1a8:	cmp	x11, x10
    b1ac:	b.eq	b210 <scols_table_get_column@@SMARTCOLS_2.25+0xc8>  // b.none
    b1b0:	ldr	x12, [x11, #8]
    b1b4:	str	x12, [sp, #8]
    b1b8:	ldur	x12, [x11, #-192]
    b1bc:	cmp	x12, x19
    b1c0:	b.eq	b224 <scols_table_get_column@@SMARTCOLS_2.25+0xdc>  // b.none
    b1c4:	cbz	x10, b19c <scols_table_get_column@@SMARTCOLS_2.25+0x54>
    b1c8:	ldr	x11, [sp, #8]
    b1cc:	cmp	x11, x10
    b1d0:	b.ne	b1b0 <scols_table_get_column@@SMARTCOLS_2.25+0x68>  // b.any
    b1d4:	b	b210 <scols_table_get_column@@SMARTCOLS_2.25+0xc8>
    b1d8:	ldr	x11, [x9]
    b1dc:	mov	x10, x8
    b1e0:	stp	x11, x8, [sp, #8]
    b1e4:	cmp	x11, x10
    b1e8:	b.eq	b210 <scols_table_get_column@@SMARTCOLS_2.25+0xc8>  // b.none
    b1ec:	ldr	x12, [x11]
    b1f0:	str	x12, [sp, #8]
    b1f4:	ldur	x12, [x11, #-192]
    b1f8:	cmp	x12, x19
    b1fc:	b.eq	b224 <scols_table_get_column@@SMARTCOLS_2.25+0xdc>  // b.none
    b200:	cbz	x10, b1d8 <scols_table_get_column@@SMARTCOLS_2.25+0x90>
    b204:	ldr	x11, [sp, #8]
    b208:	cmp	x11, x10
    b20c:	b.ne	b1ec <scols_table_get_column@@SMARTCOLS_2.25+0xa4>  // b.any
    b210:	mov	x0, xzr
    b214:	ldp	x20, x19, [sp, #48]
    b218:	ldp	x29, x30, [sp, #32]
    b21c:	add	sp, sp, #0x40
    b220:	ret
    b224:	sub	x0, x11, #0xc8
    b228:	ldp	x20, x19, [sp, #48]
    b22c:	ldp	x29, x30, [sp, #32]
    b230:	add	sp, sp, #0x40
    b234:	ret

000000000000b238 <scols_table_add_line@@SMARTCOLS_2.25>:
    b238:	stp	x29, x30, [sp, #-48]!
    b23c:	stp	x20, x19, [sp, #32]
    b240:	mov	x20, x0
    b244:	mov	w0, #0xffffffea            	// #-22
    b248:	stp	x22, x21, [sp, #16]
    b24c:	mov	x29, sp
    b250:	cbz	x20, b270 <scols_table_add_line@@SMARTCOLS_2.25+0x38>
    b254:	mov	x19, x1
    b258:	cbz	x1, b270 <scols_table_add_line@@SMARTCOLS_2.25+0x38>
    b25c:	mov	x22, x19
    b260:	ldr	x8, [x22, #48]!
    b264:	cmp	x8, x22
    b268:	b.eq	b280 <scols_table_add_line@@SMARTCOLS_2.25+0x48>  // b.none
    b26c:	mov	w0, #0xffffffea            	// #-22
    b270:	ldp	x20, x19, [sp, #32]
    b274:	ldp	x22, x21, [sp, #16]
    b278:	ldp	x29, x30, [sp], #48
    b27c:	ret
    b280:	ldr	x1, [x20, #16]
    b284:	ldr	x8, [x19, #40]
    b288:	cmp	x1, x8
    b28c:	b.ls	b29c <scols_table_add_line@@SMARTCOLS_2.25+0x64>  // b.plast
    b290:	mov	x0, x19
    b294:	bl	7350 <scols_line_alloc_cells@plt>
    b298:	cbnz	w0, b270 <scols_table_add_line@@SMARTCOLS_2.25+0x38>
    b29c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b2a0:	ldr	x8, [x8, #4024]
    b2a4:	ldrb	w8, [x8]
    b2a8:	tbnz	w8, #4, b2ec <scols_table_add_line@@SMARTCOLS_2.25+0xb4>
    b2ac:	ldr	x8, [x20, #120]
    b2b0:	add	x9, x20, #0x70
    b2b4:	str	x22, [x20, #120]
    b2b8:	mov	x0, x19
    b2bc:	stp	x9, x8, [x19, #48]
    b2c0:	str	x22, [x8]
    b2c4:	ldr	x8, [x20, #32]
    b2c8:	add	x9, x8, #0x1
    b2cc:	str	x9, [x20, #32]
    b2d0:	str	x8, [x19, #8]
    b2d4:	bl	7910 <scols_ref_line@plt>
    b2d8:	mov	w0, wzr
    b2dc:	ldp	x20, x19, [sp, #32]
    b2e0:	ldp	x22, x21, [sp, #16]
    b2e4:	ldp	x29, x30, [sp], #48
    b2e8:	ret
    b2ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b2f0:	ldr	x8, [x8, #4016]
    b2f4:	ldr	x21, [x8]
    b2f8:	bl	7390 <getpid@plt>
    b2fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b300:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b304:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b308:	mov	w2, w0
    b30c:	add	x1, x1, #0x2eb
    b310:	add	x3, x3, #0x2f9
    b314:	add	x4, x4, #0x3d0
    b318:	mov	x0, x21
    b31c:	bl	7dc0 <fprintf@plt>
    b320:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b324:	add	x1, x1, #0x4e3
    b328:	mov	x0, x20
    b32c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b330:	b	b2ac <scols_table_add_line@@SMARTCOLS_2.25+0x74>

000000000000b334 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b334:	stp	x29, x30, [sp, #-48]!
    b338:	stp	x20, x19, [sp, #32]
    b33c:	mov	x20, x0
    b340:	mov	w0, #0xffffffea            	// #-22
    b344:	str	x21, [sp, #16]
    b348:	mov	x29, sp
    b34c:	cbz	x20, b39c <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b350:	mov	x19, x1
    b354:	cbz	x1, b39c <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b358:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b35c:	ldr	x8, [x8, #4024]
    b360:	ldrb	w8, [x8]
    b364:	tbnz	w8, #4, b3ac <scols_table_remove_line@@SMARTCOLS_2.25+0x78>
    b368:	mov	x9, x19
    b36c:	ldr	x8, [x19, #56]
    b370:	ldr	x10, [x9, #48]!
    b374:	mov	x0, x19
    b378:	str	x8, [x10, #8]
    b37c:	str	x10, [x8]
    b380:	str	x9, [x9]
    b384:	str	x9, [x19, #56]
    b388:	ldr	x8, [x20, #32]
    b38c:	sub	x8, x8, #0x1
    b390:	str	x8, [x20, #32]
    b394:	bl	75d0 <scols_unref_line@plt>
    b398:	mov	w0, wzr
    b39c:	ldp	x20, x19, [sp, #32]
    b3a0:	ldr	x21, [sp, #16]
    b3a4:	ldp	x29, x30, [sp], #48
    b3a8:	ret
    b3ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b3b0:	ldr	x8, [x8, #4016]
    b3b4:	ldr	x21, [x8]
    b3b8:	bl	7390 <getpid@plt>
    b3bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b3c0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b3c4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b3c8:	mov	w2, w0
    b3cc:	add	x1, x1, #0x2eb
    b3d0:	add	x3, x3, #0x2f9
    b3d4:	add	x4, x4, #0x3d0
    b3d8:	mov	x0, x21
    b3dc:	bl	7dc0 <fprintf@plt>
    b3e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b3e4:	add	x1, x1, #0x4ec
    b3e8:	mov	x0, x20
    b3ec:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b3f0:	b	b368 <scols_table_remove_line@@SMARTCOLS_2.25+0x34>

000000000000b3f4 <scols_table_new_line@@SMARTCOLS_2.25>:
    b3f4:	stp	x29, x30, [sp, #-48]!
    b3f8:	str	x21, [sp, #16]
    b3fc:	stp	x20, x19, [sp, #32]
    b400:	mov	x29, sp
    b404:	cbz	x0, b434 <scols_table_new_line@@SMARTCOLS_2.25+0x40>
    b408:	mov	x20, x1
    b40c:	mov	x21, x0
    b410:	bl	7180 <scols_new_line@plt>
    b414:	mov	x19, x0
    b418:	cbz	x0, b438 <scols_table_new_line@@SMARTCOLS_2.25+0x44>
    b41c:	mov	x0, x21
    b420:	mov	x1, x19
    b424:	bl	7c30 <scols_table_add_line@plt>
    b428:	cbz	w0, b44c <scols_table_new_line@@SMARTCOLS_2.25+0x58>
    b42c:	mov	x0, x19
    b430:	bl	75d0 <scols_unref_line@plt>
    b434:	mov	x19, xzr
    b438:	mov	x0, x19
    b43c:	ldp	x20, x19, [sp, #32]
    b440:	ldr	x21, [sp, #16]
    b444:	ldp	x29, x30, [sp], #48
    b448:	ret
    b44c:	cbz	x20, b45c <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    b450:	mov	x0, x20
    b454:	mov	x1, x19
    b458:	bl	7ad0 <scols_line_add_child@plt>
    b45c:	mov	x0, x19
    b460:	bl	75d0 <scols_unref_line@plt>
    b464:	b	b438 <scols_table_new_line@@SMARTCOLS_2.25+0x44>

000000000000b468 <scols_table_get_line@@SMARTCOLS_2.25>:
    b468:	sub	sp, sp, #0x40
    b46c:	stp	x29, x30, [sp, #32]
    b470:	stp	x20, x19, [sp, #48]
    b474:	add	x29, sp, #0x20
    b478:	cbz	x0, b548 <scols_table_get_line@@SMARTCOLS_2.25+0xe0>
    b47c:	ldr	x8, [x0, #32]
    b480:	mov	x19, x1
    b484:	mov	x20, x0
    b488:	cmp	x8, x1
    b48c:	b.ls	b530 <scols_table_get_line@@SMARTCOLS_2.25+0xc8>  // b.plast
    b490:	add	x0, sp, #0x8
    b494:	mov	w1, wzr
    b498:	bl	7110 <scols_reset_iter@plt>
    b49c:	ldr	w11, [sp, #24]
    b4a0:	ldr	x10, [sp, #16]
    b4a4:	add	x8, x20, #0x70
    b4a8:	add	x9, x20, #0x78
    b4ac:	cmp	w11, #0x0
    b4b0:	csel	x9, x8, x9, eq  // eq = none
    b4b4:	cbnz	w11, b4e4 <scols_table_get_line@@SMARTCOLS_2.25+0x7c>
    b4b8:	b	b520 <scols_table_get_line@@SMARTCOLS_2.25+0xb8>
    b4bc:	ldr	x11, [x9]
    b4c0:	mov	x10, x8
    b4c4:	stp	x11, x8, [sp, #8]
    b4c8:	cmp	x11, x10
    b4cc:	b.eq	b530 <scols_table_get_line@@SMARTCOLS_2.25+0xc8>  // b.none
    b4d0:	ldr	x12, [x11, #8]
    b4d4:	str	x12, [sp, #8]
    b4d8:	ldur	x12, [x11, #-40]
    b4dc:	cmp	x12, x19
    b4e0:	b.eq	b544 <scols_table_get_line@@SMARTCOLS_2.25+0xdc>  // b.none
    b4e4:	cbz	x10, b4bc <scols_table_get_line@@SMARTCOLS_2.25+0x54>
    b4e8:	ldr	x11, [sp, #8]
    b4ec:	cmp	x11, x10
    b4f0:	b.ne	b4d0 <scols_table_get_line@@SMARTCOLS_2.25+0x68>  // b.any
    b4f4:	b	b530 <scols_table_get_line@@SMARTCOLS_2.25+0xc8>
    b4f8:	ldr	x11, [x9]
    b4fc:	mov	x10, x8
    b500:	stp	x11, x8, [sp, #8]
    b504:	cmp	x11, x10
    b508:	b.eq	b530 <scols_table_get_line@@SMARTCOLS_2.25+0xc8>  // b.none
    b50c:	ldr	x12, [x11]
    b510:	str	x12, [sp, #8]
    b514:	ldur	x12, [x11, #-40]
    b518:	cmp	x12, x19
    b51c:	b.eq	b544 <scols_table_get_line@@SMARTCOLS_2.25+0xdc>  // b.none
    b520:	cbz	x10, b4f8 <scols_table_get_line@@SMARTCOLS_2.25+0x90>
    b524:	ldr	x11, [sp, #8]
    b528:	cmp	x11, x10
    b52c:	b.ne	b50c <scols_table_get_line@@SMARTCOLS_2.25+0xa4>  // b.any
    b530:	mov	x0, xzr
    b534:	ldp	x20, x19, [sp, #48]
    b538:	ldp	x29, x30, [sp, #32]
    b53c:	add	sp, sp, #0x40
    b540:	ret
    b544:	sub	x0, x11, #0x30
    b548:	ldp	x20, x19, [sp, #48]
    b54c:	ldp	x29, x30, [sp, #32]
    b550:	add	sp, sp, #0x40
    b554:	ret

000000000000b558 <scols_copy_table@@SMARTCOLS_2.25>:
    b558:	sub	sp, sp, #0x80
    b55c:	stp	x29, x30, [sp, #48]
    b560:	stp	x26, x25, [sp, #64]
    b564:	stp	x24, x23, [sp, #80]
    b568:	stp	x22, x21, [sp, #96]
    b56c:	stp	x20, x19, [sp, #112]
    b570:	add	x29, sp, #0x30
    b574:	cbz	x0, b830 <scols_copy_table@@SMARTCOLS_2.25+0x2d8>
    b578:	mov	x20, x0
    b57c:	bl	7640 <scols_new_table@plt>
    b580:	mov	x19, x0
    b584:	cbz	x0, b834 <scols_copy_table@@SMARTCOLS_2.25+0x2dc>
    b588:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b58c:	ldr	x8, [x8, #4024]
    b590:	ldrb	w8, [x8]
    b594:	tbnz	w8, #4, b7b4 <scols_copy_table@@SMARTCOLS_2.25+0x25c>
    b598:	ldr	x1, [x20, #176]
    b59c:	cbz	x1, b5a8 <scols_copy_table@@SMARTCOLS_2.25+0x50>
    b5a0:	mov	x0, x19
    b5a4:	bl	7760 <scols_table_set_symbols@plt>
    b5a8:	mov	x0, sp
    b5ac:	mov	w1, wzr
    b5b0:	bl	7110 <scols_reset_iter@plt>
    b5b4:	add	x22, x20, #0x60
    b5b8:	add	x23, x20, #0x68
    b5bc:	ldr	x9, [sp, #8]
    b5c0:	cbz	x9, b5d4 <scols_copy_table@@SMARTCOLS_2.25+0x7c>
    b5c4:	ldr	x8, [sp]
    b5c8:	cmp	x8, x9
    b5cc:	b.ne	b5f4 <scols_copy_table@@SMARTCOLS_2.25+0x9c>  // b.any
    b5d0:	b	b640 <scols_copy_table@@SMARTCOLS_2.25+0xe8>
    b5d4:	ldr	w8, [sp, #16]
    b5d8:	mov	x9, x22
    b5dc:	cmp	w8, #0x0
    b5e0:	csel	x8, x22, x23, eq  // eq = none
    b5e4:	ldr	x8, [x8]
    b5e8:	stp	x8, x22, [sp]
    b5ec:	cmp	x8, x9
    b5f0:	b.eq	b640 <scols_copy_table@@SMARTCOLS_2.25+0xe8>  // b.none
    b5f4:	ldr	w9, [sp, #16]
    b5f8:	add	x10, x8, #0x8
    b5fc:	sub	x0, x8, #0xc8
    b600:	cmp	w9, #0x0
    b604:	csel	x9, x8, x10, eq  // eq = none
    b608:	ldr	x9, [x9]
    b60c:	str	x9, [sp]
    b610:	bl	7a00 <scols_copy_column@plt>
    b614:	cbz	x0, b828 <scols_copy_table@@SMARTCOLS_2.25+0x2d0>
    b618:	mov	x21, x0
    b61c:	mov	x0, x19
    b620:	mov	x1, x21
    b624:	bl	7140 <scols_table_add_column@plt>
    b628:	cbnz	w0, b828 <scols_copy_table@@SMARTCOLS_2.25+0x2d0>
    b62c:	mov	x0, x21
    b630:	bl	7d40 <scols_unref_column@plt>
    b634:	ldr	x9, [sp, #8]
    b638:	cbnz	x9, b5c4 <scols_copy_table@@SMARTCOLS_2.25+0x6c>
    b63c:	b	b5d4 <scols_copy_table@@SMARTCOLS_2.25+0x7c>
    b640:	mov	x0, sp
    b644:	mov	w1, wzr
    b648:	bl	7110 <scols_reset_iter@plt>
    b64c:	add	x22, x20, #0x70
    b650:	add	x23, x20, #0x78
    b654:	add	x24, x19, #0x70
    b658:	add	x25, x19, #0x78
    b65c:	b	b674 <scols_copy_table@@SMARTCOLS_2.25+0x11c>
    b660:	sub	x0, x10, #0x30
    b664:	mov	x1, x21
    b668:	bl	7ad0 <scols_line_add_child@plt>
    b66c:	mov	x0, x21
    b670:	bl	75d0 <scols_unref_line@plt>
    b674:	ldr	x8, [sp, #8]
    b678:	cbz	x8, b68c <scols_copy_table@@SMARTCOLS_2.25+0x134>
    b67c:	ldr	x26, [sp]
    b680:	cmp	x26, x8
    b684:	b.ne	b6ac <scols_copy_table@@SMARTCOLS_2.25+0x154>  // b.any
    b688:	b	b79c <scols_copy_table@@SMARTCOLS_2.25+0x244>
    b68c:	ldr	w8, [sp, #16]
    b690:	cmp	w8, #0x0
    b694:	csel	x8, x22, x23, eq  // eq = none
    b698:	ldr	x26, [x8]
    b69c:	mov	x8, x22
    b6a0:	stp	x26, x22, [sp]
    b6a4:	cmp	x26, x8
    b6a8:	b.eq	b79c <scols_copy_table@@SMARTCOLS_2.25+0x244>  // b.none
    b6ac:	ldr	w8, [sp, #16]
    b6b0:	add	x9, x26, #0x8
    b6b4:	sub	x0, x26, #0x30
    b6b8:	cmp	w8, #0x0
    b6bc:	csel	x8, x26, x9, eq  // eq = none
    b6c0:	ldr	x8, [x8]
    b6c4:	str	x8, [sp]
    b6c8:	bl	7440 <scols_copy_line@plt>
    b6cc:	cbz	x0, b828 <scols_copy_table@@SMARTCOLS_2.25+0x2d0>
    b6d0:	mov	x21, x0
    b6d4:	mov	x0, x19
    b6d8:	mov	x1, x21
    b6dc:	bl	7c30 <scols_table_add_line@plt>
    b6e0:	cbnz	w0, b828 <scols_copy_table@@SMARTCOLS_2.25+0x2d0>
    b6e4:	ldr	x8, [x26, #64]
    b6e8:	cbz	x8, b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>
    b6ec:	ldr	x26, [x8, #8]
    b6f0:	ldr	x8, [x19, #32]
    b6f4:	cmp	x8, x26
    b6f8:	b.ls	b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>  // b.plast
    b6fc:	add	x0, sp, #0x18
    b700:	mov	w1, wzr
    b704:	bl	7110 <scols_reset_iter@plt>
    b708:	ldr	w10, [sp, #40]
    b70c:	ldr	x9, [sp, #32]
    b710:	cmp	w10, #0x0
    b714:	csel	x8, x24, x25, eq  // eq = none
    b718:	cbz	w10, b75c <scols_copy_table@@SMARTCOLS_2.25+0x204>
    b71c:	cbz	x9, b730 <scols_copy_table@@SMARTCOLS_2.25+0x1d8>
    b720:	ldr	x10, [sp, #24]
    b724:	cmp	x10, x9
    b728:	b.ne	b744 <scols_copy_table@@SMARTCOLS_2.25+0x1ec>  // b.any
    b72c:	b	b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>
    b730:	ldr	x10, [x8]
    b734:	mov	x9, x24
    b738:	stp	x10, x24, [sp, #24]
    b73c:	cmp	x10, x9
    b740:	b.eq	b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>  // b.none
    b744:	ldr	x11, [x10, #8]
    b748:	str	x11, [sp, #24]
    b74c:	ldur	x11, [x10, #-40]
    b750:	cmp	x11, x26
    b754:	b.ne	b71c <scols_copy_table@@SMARTCOLS_2.25+0x1c4>  // b.any
    b758:	b	b660 <scols_copy_table@@SMARTCOLS_2.25+0x108>
    b75c:	cbz	x9, b770 <scols_copy_table@@SMARTCOLS_2.25+0x218>
    b760:	ldr	x10, [sp, #24]
    b764:	cmp	x10, x9
    b768:	b.ne	b784 <scols_copy_table@@SMARTCOLS_2.25+0x22c>  // b.any
    b76c:	b	b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>
    b770:	ldr	x10, [x8]
    b774:	mov	x9, x24
    b778:	stp	x10, x24, [sp, #24]
    b77c:	cmp	x10, x9
    b780:	b.eq	b66c <scols_copy_table@@SMARTCOLS_2.25+0x114>  // b.none
    b784:	ldr	x11, [x10]
    b788:	str	x11, [sp, #24]
    b78c:	ldur	x11, [x10, #-40]
    b790:	cmp	x11, x26
    b794:	b.ne	b75c <scols_copy_table@@SMARTCOLS_2.25+0x204>  // b.any
    b798:	b	b660 <scols_copy_table@@SMARTCOLS_2.25+0x108>
    b79c:	ldr	x0, [x20, #80]
    b7a0:	cbz	x0, b804 <scols_copy_table@@SMARTCOLS_2.25+0x2ac>
    b7a4:	bl	7650 <strdup@plt>
    b7a8:	mov	x21, x0
    b7ac:	cbnz	x0, b808 <scols_copy_table@@SMARTCOLS_2.25+0x2b0>
    b7b0:	b	b828 <scols_copy_table@@SMARTCOLS_2.25+0x2d0>
    b7b4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b7b8:	ldr	x8, [x8, #4016]
    b7bc:	ldr	x21, [x8]
    b7c0:	bl	7390 <getpid@plt>
    b7c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b7c8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b7cc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b7d0:	mov	w2, w0
    b7d4:	add	x1, x1, #0x2eb
    b7d8:	add	x3, x3, #0x2f9
    b7dc:	add	x4, x4, #0x3d0
    b7e0:	mov	x0, x21
    b7e4:	bl	7dc0 <fprintf@plt>
    b7e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b7ec:	add	x1, x1, #0x30b
    b7f0:	mov	x0, x20
    b7f4:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b7f8:	ldr	x1, [x20, #176]
    b7fc:	cbnz	x1, b5a0 <scols_copy_table@@SMARTCOLS_2.25+0x48>
    b800:	b	b5a8 <scols_copy_table@@SMARTCOLS_2.25+0x50>
    b804:	mov	x21, xzr
    b808:	ldr	x0, [x19, #80]
    b80c:	bl	7850 <free@plt>
    b810:	str	x21, [x19, #80]
    b814:	ldr	x0, [x20, #88]
    b818:	cbz	x0, b854 <scols_copy_table@@SMARTCOLS_2.25+0x2fc>
    b81c:	bl	7650 <strdup@plt>
    b820:	mov	x20, x0
    b824:	cbnz	x0, b858 <scols_copy_table@@SMARTCOLS_2.25+0x300>
    b828:	mov	x0, x19
    b82c:	bl	7a20 <scols_unref_table@plt>
    b830:	mov	x19, xzr
    b834:	mov	x0, x19
    b838:	ldp	x20, x19, [sp, #112]
    b83c:	ldp	x22, x21, [sp, #96]
    b840:	ldp	x24, x23, [sp, #80]
    b844:	ldp	x26, x25, [sp, #64]
    b848:	ldp	x29, x30, [sp, #48]
    b84c:	add	sp, sp, #0x80
    b850:	ret
    b854:	mov	x20, xzr
    b858:	ldr	x0, [x19, #88]
    b85c:	bl	7850 <free@plt>
    b860:	str	x20, [x19, #88]
    b864:	b	b834 <scols_copy_table@@SMARTCOLS_2.25+0x2dc>

000000000000b868 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    b868:	stp	x29, x30, [sp, #-48]!
    b86c:	stp	x22, x21, [sp, #16]
    b870:	stp	x20, x19, [sp, #32]
    b874:	mov	x29, sp
    b878:	cbz	x0, b8d0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x68>
    b87c:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b880:	mov	x20, x0
    b884:	ldr	x0, [x0, #176]
    b888:	ldr	x22, [x22, #4024]
    b88c:	mov	x19, x1
    b890:	cbz	x0, b8a4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x3c>
    b894:	ldrb	w8, [x22]
    b898:	tbnz	w8, #4, b8e4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x7c>
    b89c:	bl	70a0 <scols_unref_symbols@plt>
    b8a0:	str	xzr, [x20, #176]
    b8a4:	cbz	x19, b8bc <scols_table_set_symbols@@SMARTCOLS_2.25+0x54>
    b8a8:	ldrb	w8, [x22]
    b8ac:	tbnz	w8, #4, b930 <scols_table_set_symbols@@SMARTCOLS_2.25+0xc8>
    b8b0:	mov	x0, x19
    b8b4:	str	x19, [x20, #176]
    b8b8:	bl	7410 <scols_ref_symbols@plt>
    b8bc:	mov	w0, wzr
    b8c0:	ldp	x20, x19, [sp, #32]
    b8c4:	ldp	x22, x21, [sp, #16]
    b8c8:	ldp	x29, x30, [sp], #48
    b8cc:	ret
    b8d0:	mov	w0, #0xffffffea            	// #-22
    b8d4:	ldp	x20, x19, [sp, #32]
    b8d8:	ldp	x22, x21, [sp, #16]
    b8dc:	ldp	x29, x30, [sp], #48
    b8e0:	ret
    b8e4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b8e8:	ldr	x8, [x8, #4016]
    b8ec:	ldr	x21, [x8]
    b8f0:	bl	7390 <getpid@plt>
    b8f4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b8f8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b8fc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b900:	mov	w2, w0
    b904:	add	x1, x1, #0x2eb
    b908:	add	x3, x3, #0x2f9
    b90c:	add	x4, x4, #0x3d0
    b910:	mov	x0, x21
    b914:	bl	7dc0 <fprintf@plt>
    b918:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b91c:	add	x1, x1, #0x581
    b920:	mov	x0, x20
    b924:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b928:	ldr	x0, [x20, #176]
    b92c:	b	b89c <scols_table_set_symbols@@SMARTCOLS_2.25+0x34>
    b930:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    b934:	ldr	x8, [x8, #4016]
    b938:	ldr	x21, [x8]
    b93c:	bl	7390 <getpid@plt>
    b940:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b944:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b948:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b94c:	mov	w2, w0
    b950:	add	x1, x1, #0x2eb
    b954:	add	x3, x3, #0x2f9
    b958:	add	x4, x4, #0x3d0
    b95c:	mov	x0, x21
    b960:	bl	7dc0 <fprintf@plt>
    b964:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    b968:	add	x1, x1, #0x59a
    b96c:	mov	x0, x20
    b970:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b974:	b	b8b0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x48>

000000000000b978 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    b978:	stp	x29, x30, [sp, #-32]!
    b97c:	stp	x20, x19, [sp, #16]
    b980:	mov	x29, sp
    b984:	cbz	x0, b9b0 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x38>
    b988:	mov	x19, x0
    b98c:	cbz	x1, b9c0 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x48>
    b990:	mov	x0, x1
    b994:	bl	7650 <strdup@plt>
    b998:	mov	x20, x0
    b99c:	cbnz	x0, b9c4 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x4c>
    b9a0:	mov	w0, #0xfffffff4            	// #-12
    b9a4:	ldp	x20, x19, [sp, #16]
    b9a8:	ldp	x29, x30, [sp], #32
    b9ac:	ret
    b9b0:	mov	w0, #0xffffffea            	// #-22
    b9b4:	ldp	x20, x19, [sp, #16]
    b9b8:	ldp	x29, x30, [sp], #32
    b9bc:	ret
    b9c0:	mov	x20, xzr
    b9c4:	ldr	x0, [x19, #80]
    b9c8:	bl	7850 <free@plt>
    b9cc:	mov	w0, wzr
    b9d0:	str	x20, [x19, #80]
    b9d4:	ldp	x20, x19, [sp, #16]
    b9d8:	ldp	x29, x30, [sp], #32
    b9dc:	ret

000000000000b9e0 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    b9e0:	stp	x29, x30, [sp, #-32]!
    b9e4:	stp	x20, x19, [sp, #16]
    b9e8:	mov	x29, sp
    b9ec:	cbz	x0, ba18 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x38>
    b9f0:	mov	x19, x0
    b9f4:	cbz	x1, ba28 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x48>
    b9f8:	mov	x0, x1
    b9fc:	bl	7650 <strdup@plt>
    ba00:	mov	x20, x0
    ba04:	cbnz	x0, ba2c <scols_table_set_line_separator@@SMARTCOLS_2.25+0x4c>
    ba08:	mov	w0, #0xfffffff4            	// #-12
    ba0c:	ldp	x20, x19, [sp, #16]
    ba10:	ldp	x29, x30, [sp], #32
    ba14:	ret
    ba18:	mov	w0, #0xffffffea            	// #-22
    ba1c:	ldp	x20, x19, [sp, #16]
    ba20:	ldp	x29, x30, [sp], #32
    ba24:	ret
    ba28:	mov	x20, xzr
    ba2c:	ldr	x0, [x19, #88]
    ba30:	bl	7850 <free@plt>
    ba34:	mov	w0, wzr
    ba38:	str	x20, [x19, #88]
    ba3c:	ldp	x20, x19, [sp, #16]
    ba40:	ldp	x29, x30, [sp], #32
    ba44:	ret

000000000000ba48 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    ba48:	sub	sp, sp, #0x70
    ba4c:	stp	x29, x30, [sp, #16]
    ba50:	stp	x28, x27, [sp, #32]
    ba54:	stp	x26, x25, [sp, #48]
    ba58:	stp	x24, x23, [sp, #64]
    ba5c:	stp	x22, x21, [sp, #80]
    ba60:	stp	x20, x19, [sp, #96]
    ba64:	add	x29, sp, #0x10
    ba68:	cbz	x0, bbac <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x164>
    ba6c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ba70:	ldr	x8, [x8, #4024]
    ba74:	mov	x19, x0
    ba78:	ldrb	w8, [x8]
    ba7c:	tbnz	w8, #4, bc0c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1c4>
    ba80:	bl	7840 <scols_new_symbols@plt>
    ba84:	cbz	x0, bc58 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x210>
    ba88:	ldrb	w8, [x19, #248]
    ba8c:	mov	x20, x0
    ba90:	tbnz	w8, #0, baac <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x64>
    ba94:	mov	w0, #0xe                   	// #14
    ba98:	bl	73a0 <nl_langinfo@plt>
    ba9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    baa0:	add	x1, x1, #0x521
    baa4:	bl	77c0 <strcmp@plt>
    baa8:	cbz	w0, bbb4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x16c>
    baac:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bab0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bab4:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bab8:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    babc:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bac0:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bac4:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    bac8:	add	x28, x28, #0x570
    bacc:	add	x1, x1, #0x56a
    bad0:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bad4:	add	x8, x8, #0x57d
    bad8:	add	x22, x22, #0x579
    badc:	add	x25, x25, #0x575
    bae0:	add	x26, x26, #0x573
    bae4:	add	x27, x27, #0x1e
    bae8:	add	x21, x21, #0x56d
    baec:	mov	x24, x28
    baf0:	mov	x23, x1
    baf4:	str	x8, [sp, #8]
    baf8:	mov	x0, x20
    bafc:	bl	6fe0 <scols_symbols_set_branch@plt>
    bb00:	mov	x0, x20
    bb04:	mov	x1, x21
    bb08:	bl	7d30 <scols_symbols_set_vertical@plt>
    bb0c:	mov	x0, x20
    bb10:	mov	x1, x28
    bb14:	bl	7ac0 <scols_symbols_set_right@plt>
    bb18:	mov	x0, x20
    bb1c:	mov	x1, x27
    bb20:	bl	7360 <scols_symbols_set_group_horizontal@plt>
    bb24:	mov	x0, x20
    bb28:	mov	x1, x26
    bb2c:	bl	73f0 <scols_symbols_set_group_vertical@plt>
    bb30:	mov	x0, x20
    bb34:	mov	x1, x25
    bb38:	bl	7cd0 <scols_symbols_set_group_first_member@plt>
    bb3c:	mov	x0, x20
    bb40:	mov	x1, x22
    bb44:	bl	78e0 <scols_symbols_set_group_last_member@plt>
    bb48:	ldr	x1, [sp, #8]
    bb4c:	mov	x0, x20
    bb50:	bl	7710 <scols_symbols_set_group_middle_member@plt>
    bb54:	mov	x0, x20
    bb58:	mov	x1, x24
    bb5c:	bl	7ae0 <scols_symbols_set_group_last_child@plt>
    bb60:	mov	x0, x20
    bb64:	mov	x1, x23
    bb68:	bl	7680 <scols_symbols_set_group_middle_child@plt>
    bb6c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bb70:	add	x21, x21, #0xd49
    bb74:	mov	x0, x20
    bb78:	mov	x1, x21
    bb7c:	bl	7890 <scols_symbols_set_title_padding@plt>
    bb80:	mov	x0, x20
    bb84:	mov	x1, x21
    bb88:	bl	7b20 <scols_symbols_set_cell_padding@plt>
    bb8c:	mov	x0, x19
    bb90:	mov	x1, x20
    bb94:	bl	7760 <scols_table_set_symbols@plt>
    bb98:	mov	w19, w0
    bb9c:	mov	x0, x20
    bba0:	bl	70a0 <scols_unref_symbols@plt>
    bba4:	mov	w0, w19
    bba8:	b	bc5c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    bbac:	mov	w0, #0xffffffea            	// #-22
    bbb0:	b	bc5c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    bbb4:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbb8:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbbc:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbc0:	add	x8, x8, #0x552
    bbc4:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbc8:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbcc:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbd0:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbd4:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbd8:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbdc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bbe0:	add	x23, x23, #0x563
    bbe4:	add	x24, x24, #0x55c
    bbe8:	str	x8, [sp, #8]
    bbec:	add	x22, x22, #0x548
    bbf0:	add	x25, x25, #0x53e
    bbf4:	add	x26, x26, #0x53a
    bbf8:	add	x27, x27, #0x55f
    bbfc:	add	x28, x28, #0x533
    bc00:	add	x21, x21, #0x52e
    bc04:	add	x1, x1, #0x527
    bc08:	b	baf8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xb0>
    bc0c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bc10:	ldr	x8, [x8, #4016]
    bc14:	ldr	x20, [x8]
    bc18:	bl	7390 <getpid@plt>
    bc1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bc20:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bc24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bc28:	mov	w2, w0
    bc2c:	add	x1, x1, #0x2eb
    bc30:	add	x3, x3, #0x2f9
    bc34:	add	x4, x4, #0x3d0
    bc38:	mov	x0, x20
    bc3c:	bl	7dc0 <fprintf@plt>
    bc40:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bc44:	add	x1, x1, #0x509
    bc48:	mov	x0, x19
    bc4c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bc50:	bl	7840 <scols_new_symbols@plt>
    bc54:	cbnz	x0, ba88 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x40>
    bc58:	mov	w0, #0xfffffff4            	// #-12
    bc5c:	ldp	x20, x19, [sp, #96]
    bc60:	ldp	x22, x21, [sp, #80]
    bc64:	ldp	x24, x23, [sp, #64]
    bc68:	ldp	x26, x25, [sp, #48]
    bc6c:	ldp	x28, x27, [sp, #32]
    bc70:	ldp	x29, x30, [sp, #16]
    bc74:	add	sp, sp, #0x70
    bc78:	ret

000000000000bc7c <scols_table_is_ascii@@SMARTCOLS_2.25>:
    bc7c:	ldrh	w8, [x0, #248]
    bc80:	and	w0, w8, #0x1
    bc84:	ret

000000000000bc88 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    bc88:	ldr	x0, [x0, #176]
    bc8c:	ret

000000000000bc90 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    bc90:	cbz	x0, bce8 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x58>
    bc94:	stp	x29, x30, [sp, #-48]!
    bc98:	str	x21, [sp, #16]
    bc9c:	stp	x20, x19, [sp, #32]
    bca0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bca4:	ldr	x8, [x8, #4024]
    bca8:	mov	w20, w1
    bcac:	mov	x19, x0
    bcb0:	mov	x29, sp
    bcb4:	ldrb	w8, [x8]
    bcb8:	tbnz	w8, #4, bcf0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x60>
    bcbc:	ldrh	w8, [x19, #248]
    bcc0:	cmp	w20, #0x0
    bcc4:	cset	w9, ne  // ne = any
    bcc8:	ldr	x21, [sp, #16]
    bccc:	and	w8, w8, #0xffffdfff
    bcd0:	orr	w8, w8, w9, lsl #13
    bcd4:	strh	w8, [x19, #248]
    bcd8:	ldp	x20, x19, [sp, #32]
    bcdc:	mov	w0, wzr
    bce0:	ldp	x29, x30, [sp], #48
    bce4:	ret
    bce8:	mov	w0, #0xffffffea            	// #-22
    bcec:	ret
    bcf0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bcf4:	ldr	x8, [x8, #4016]
    bcf8:	ldr	x21, [x8]
    bcfc:	bl	7390 <getpid@plt>
    bd00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd04:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd08:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd0c:	mov	w2, w0
    bd10:	add	x1, x1, #0x2eb
    bd14:	add	x3, x3, #0x2f9
    bd18:	add	x4, x4, #0x3d0
    bd1c:	mov	x0, x21
    bd20:	bl	7dc0 <fprintf@plt>
    bd24:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd28:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd2c:	add	x8, x8, #0x70b
    bd30:	add	x9, x9, #0x5b4
    bd34:	cmp	w20, #0x0
    bd38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bd3c:	csel	x2, x9, x8, eq  // eq = none
    bd40:	add	x1, x1, #0x5a6
    bd44:	mov	x0, x19
    bd48:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bd4c:	b	bcbc <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x2c>

000000000000bd50 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    bd50:	ldrh	w8, [x0, #248]
    bd54:	ubfx	w0, w8, #13, #1
    bd58:	ret

000000000000bd5c <scols_table_enable_colors@@SMARTCOLS_2.25>:
    bd5c:	cbz	x0, bdb0 <scols_table_enable_colors@@SMARTCOLS_2.25+0x54>
    bd60:	stp	x29, x30, [sp, #-48]!
    bd64:	str	x21, [sp, #16]
    bd68:	stp	x20, x19, [sp, #32]
    bd6c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bd70:	ldr	x8, [x8, #4024]
    bd74:	mov	w20, w1
    bd78:	mov	x19, x0
    bd7c:	mov	x29, sp
    bd80:	ldrb	w8, [x8]
    bd84:	tbnz	w8, #4, bdb8 <scols_table_enable_colors@@SMARTCOLS_2.25+0x5c>
    bd88:	ldrh	w8, [x19, #248]
    bd8c:	ubfiz	w9, w20, #1, #1
    bd90:	ldr	x21, [sp, #16]
    bd94:	mov	w0, wzr
    bd98:	and	w8, w8, #0xfffffffd
    bd9c:	orr	w8, w8, w9
    bda0:	strh	w8, [x19, #248]
    bda4:	ldp	x20, x19, [sp, #32]
    bda8:	ldp	x29, x30, [sp], #48
    bdac:	ret
    bdb0:	mov	w0, #0xffffffea            	// #-22
    bdb4:	ret
    bdb8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bdbc:	ldr	x8, [x8, #4016]
    bdc0:	ldr	x21, [x8]
    bdc4:	bl	7390 <getpid@plt>
    bdc8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bdcc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bdd0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bdd4:	mov	w2, w0
    bdd8:	add	x1, x1, #0x2eb
    bddc:	add	x3, x3, #0x2f9
    bde0:	add	x4, x4, #0x3d0
    bde4:	mov	x0, x21
    bde8:	bl	7dc0 <fprintf@plt>
    bdec:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bdf0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bdf4:	add	x8, x8, #0x70b
    bdf8:	add	x9, x9, #0x5b4
    bdfc:	cmp	w20, #0x0
    be00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    be04:	csel	x2, x9, x8, eq  // eq = none
    be08:	add	x1, x1, #0x5bc
    be0c:	mov	x0, x19
    be10:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    be14:	b	bd88 <scols_table_enable_colors@@SMARTCOLS_2.25+0x2c>

000000000000be18 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    be18:	stp	x29, x30, [sp, #-48]!
    be1c:	str	x21, [sp, #16]
    be20:	stp	x20, x19, [sp, #32]
    be24:	mov	x29, sp
    be28:	cbz	x0, be64 <scols_table_enable_raw@@SMARTCOLS_2.25+0x4c>
    be2c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    be30:	ldr	x8, [x8, #4024]
    be34:	mov	w20, w1
    be38:	mov	x19, x0
    be3c:	ldrb	w8, [x8]
    be40:	tbnz	w8, #4, be78 <scols_table_enable_raw@@SMARTCOLS_2.25+0x60>
    be44:	cbz	w20, bed8 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc0>
    be48:	mov	w8, #0x1                   	// #1
    be4c:	mov	w0, wzr
    be50:	str	w8, [x19, #224]
    be54:	ldp	x20, x19, [sp, #32]
    be58:	ldr	x21, [sp, #16]
    be5c:	ldp	x29, x30, [sp], #48
    be60:	ret
    be64:	mov	w0, #0xffffffea            	// #-22
    be68:	ldp	x20, x19, [sp, #32]
    be6c:	ldr	x21, [sp, #16]
    be70:	ldp	x29, x30, [sp], #48
    be74:	ret
    be78:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    be7c:	ldr	x8, [x8, #4016]
    be80:	ldr	x21, [x8]
    be84:	bl	7390 <getpid@plt>
    be88:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    be8c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    be90:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    be94:	mov	w2, w0
    be98:	add	x1, x1, #0x2eb
    be9c:	add	x3, x3, #0x2f9
    bea0:	add	x4, x4, #0x3d0
    bea4:	mov	x0, x21
    bea8:	bl	7dc0 <fprintf@plt>
    beac:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    beb0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    beb4:	add	x8, x8, #0x70b
    beb8:	add	x9, x9, #0x5b4
    bebc:	cmp	w20, #0x0
    bec0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bec4:	csel	x2, x9, x8, eq  // eq = none
    bec8:	add	x1, x1, #0x5c7
    becc:	mov	x0, x19
    bed0:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bed4:	cbnz	w20, be48 <scols_table_enable_raw@@SMARTCOLS_2.25+0x30>
    bed8:	ldr	w8, [x19, #224]
    bedc:	cmp	w8, #0x1
    bee0:	b.ne	befc <scols_table_enable_raw@@SMARTCOLS_2.25+0xe4>  // b.any
    bee4:	mov	w0, wzr
    bee8:	str	wzr, [x19, #224]
    beec:	ldp	x20, x19, [sp, #32]
    bef0:	ldr	x21, [sp, #16]
    bef4:	ldp	x29, x30, [sp], #48
    bef8:	ret
    befc:	mov	w0, wzr
    bf00:	ldp	x20, x19, [sp, #32]
    bf04:	ldr	x21, [sp, #16]
    bf08:	ldp	x29, x30, [sp], #48
    bf0c:	ret

000000000000bf10 <scols_table_enable_json@@SMARTCOLS_2.27>:
    bf10:	stp	x29, x30, [sp, #-48]!
    bf14:	str	x21, [sp, #16]
    bf18:	stp	x20, x19, [sp, #32]
    bf1c:	mov	x29, sp
    bf20:	cbz	x0, bf5c <scols_table_enable_json@@SMARTCOLS_2.27+0x4c>
    bf24:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bf28:	ldr	x8, [x8, #4024]
    bf2c:	mov	w20, w1
    bf30:	mov	x19, x0
    bf34:	ldrb	w8, [x8]
    bf38:	tbnz	w8, #4, bf70 <scols_table_enable_json@@SMARTCOLS_2.27+0x60>
    bf3c:	cbz	w20, bfd0 <scols_table_enable_json@@SMARTCOLS_2.27+0xc0>
    bf40:	mov	w8, #0x3                   	// #3
    bf44:	mov	w0, wzr
    bf48:	str	w8, [x19, #224]
    bf4c:	ldp	x20, x19, [sp, #32]
    bf50:	ldr	x21, [sp, #16]
    bf54:	ldp	x29, x30, [sp], #48
    bf58:	ret
    bf5c:	mov	w0, #0xffffffea            	// #-22
    bf60:	ldp	x20, x19, [sp, #32]
    bf64:	ldr	x21, [sp, #16]
    bf68:	ldp	x29, x30, [sp], #48
    bf6c:	ret
    bf70:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    bf74:	ldr	x8, [x8, #4016]
    bf78:	ldr	x21, [x8]
    bf7c:	bl	7390 <getpid@plt>
    bf80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bf84:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bf88:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bf8c:	mov	w2, w0
    bf90:	add	x1, x1, #0x2eb
    bf94:	add	x3, x3, #0x2f9
    bf98:	add	x4, x4, #0x3d0
    bf9c:	mov	x0, x21
    bfa0:	bl	7dc0 <fprintf@plt>
    bfa4:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bfa8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bfac:	add	x8, x8, #0x70b
    bfb0:	add	x9, x9, #0x5b4
    bfb4:	cmp	w20, #0x0
    bfb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    bfbc:	csel	x2, x9, x8, eq  // eq = none
    bfc0:	add	x1, x1, #0x5cf
    bfc4:	mov	x0, x19
    bfc8:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bfcc:	cbnz	w20, bf40 <scols_table_enable_json@@SMARTCOLS_2.27+0x30>
    bfd0:	ldr	w8, [x19, #224]
    bfd4:	cmp	w8, #0x3
    bfd8:	b.ne	bff4 <scols_table_enable_json@@SMARTCOLS_2.27+0xe4>  // b.any
    bfdc:	mov	w0, wzr
    bfe0:	str	wzr, [x19, #224]
    bfe4:	ldp	x20, x19, [sp, #32]
    bfe8:	ldr	x21, [sp, #16]
    bfec:	ldp	x29, x30, [sp], #48
    bff0:	ret
    bff4:	mov	w0, wzr
    bff8:	ldp	x20, x19, [sp, #32]
    bffc:	ldr	x21, [sp, #16]
    c000:	ldp	x29, x30, [sp], #48
    c004:	ret

000000000000c008 <scols_table_enable_export@@SMARTCOLS_2.25>:
    c008:	stp	x29, x30, [sp, #-48]!
    c00c:	str	x21, [sp, #16]
    c010:	stp	x20, x19, [sp, #32]
    c014:	mov	x29, sp
    c018:	cbz	x0, c054 <scols_table_enable_export@@SMARTCOLS_2.25+0x4c>
    c01c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c020:	ldr	x8, [x8, #4024]
    c024:	mov	w20, w1
    c028:	mov	x19, x0
    c02c:	ldrb	w8, [x8]
    c030:	tbnz	w8, #4, c068 <scols_table_enable_export@@SMARTCOLS_2.25+0x60>
    c034:	cbz	w20, c0c8 <scols_table_enable_export@@SMARTCOLS_2.25+0xc0>
    c038:	mov	w8, #0x2                   	// #2
    c03c:	mov	w0, wzr
    c040:	str	w8, [x19, #224]
    c044:	ldp	x20, x19, [sp, #32]
    c048:	ldr	x21, [sp, #16]
    c04c:	ldp	x29, x30, [sp], #48
    c050:	ret
    c054:	mov	w0, #0xffffffea            	// #-22
    c058:	ldp	x20, x19, [sp, #32]
    c05c:	ldr	x21, [sp, #16]
    c060:	ldp	x29, x30, [sp], #48
    c064:	ret
    c068:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c06c:	ldr	x8, [x8, #4016]
    c070:	ldr	x21, [x8]
    c074:	bl	7390 <getpid@plt>
    c078:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c07c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c080:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c084:	mov	w2, w0
    c088:	add	x1, x1, #0x2eb
    c08c:	add	x3, x3, #0x2f9
    c090:	add	x4, x4, #0x3d0
    c094:	mov	x0, x21
    c098:	bl	7dc0 <fprintf@plt>
    c09c:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c0a0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c0a4:	add	x8, x8, #0x70b
    c0a8:	add	x9, x9, #0x5b4
    c0ac:	cmp	w20, #0x0
    c0b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c0b4:	csel	x2, x9, x8, eq  // eq = none
    c0b8:	add	x1, x1, #0x5d8
    c0bc:	mov	x0, x19
    c0c0:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c0c4:	cbnz	w20, c038 <scols_table_enable_export@@SMARTCOLS_2.25+0x30>
    c0c8:	ldr	w8, [x19, #224]
    c0cc:	cmp	w8, #0x2
    c0d0:	b.ne	c0ec <scols_table_enable_export@@SMARTCOLS_2.25+0xe4>  // b.any
    c0d4:	mov	w0, wzr
    c0d8:	str	wzr, [x19, #224]
    c0dc:	ldp	x20, x19, [sp, #32]
    c0e0:	ldr	x21, [sp, #16]
    c0e4:	ldp	x29, x30, [sp], #48
    c0e8:	ret
    c0ec:	mov	w0, wzr
    c0f0:	ldp	x20, x19, [sp, #32]
    c0f4:	ldr	x21, [sp, #16]
    c0f8:	ldp	x29, x30, [sp], #48
    c0fc:	ret

000000000000c100 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    c100:	cbz	x0, c158 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x58>
    c104:	stp	x29, x30, [sp, #-48]!
    c108:	str	x21, [sp, #16]
    c10c:	stp	x20, x19, [sp, #32]
    c110:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c114:	ldr	x8, [x8, #4024]
    c118:	mov	w20, w1
    c11c:	mov	x19, x0
    c120:	mov	x29, sp
    c124:	ldrb	w8, [x8]
    c128:	tbnz	w8, #4, c160 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x60>
    c12c:	ldrh	w8, [x19, #248]
    c130:	cmp	w20, #0x0
    c134:	cset	w9, ne  // ne = any
    c138:	ldr	x21, [sp, #16]
    c13c:	and	w8, w8, #0xfffe
    c140:	orr	w8, w8, w9
    c144:	strh	w8, [x19, #248]
    c148:	ldp	x20, x19, [sp, #32]
    c14c:	mov	w0, wzr
    c150:	ldp	x29, x30, [sp], #48
    c154:	ret
    c158:	mov	w0, #0xffffffea            	// #-22
    c15c:	ret
    c160:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c164:	ldr	x8, [x8, #4016]
    c168:	ldr	x21, [x8]
    c16c:	bl	7390 <getpid@plt>
    c170:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c174:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c178:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c17c:	mov	w2, w0
    c180:	add	x1, x1, #0x2eb
    c184:	add	x3, x3, #0x2f9
    c188:	add	x4, x4, #0x3d0
    c18c:	mov	x0, x21
    c190:	bl	7dc0 <fprintf@plt>
    c194:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c198:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c19c:	add	x8, x8, #0x70b
    c1a0:	add	x9, x9, #0x5b4
    c1a4:	cmp	w20, #0x0
    c1a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c1ac:	csel	x2, x9, x8, eq  // eq = none
    c1b0:	add	x1, x1, #0x5e3
    c1b4:	mov	x0, x19
    c1b8:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c1bc:	b	c12c <scols_table_enable_ascii@@SMARTCOLS_2.25+0x2c>

000000000000c1c0 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    c1c0:	cbz	x0, c218 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x58>
    c1c4:	stp	x29, x30, [sp, #-48]!
    c1c8:	str	x21, [sp, #16]
    c1cc:	stp	x20, x19, [sp, #32]
    c1d0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c1d4:	ldr	x8, [x8, #4024]
    c1d8:	mov	w20, w1
    c1dc:	mov	x19, x0
    c1e0:	mov	x29, sp
    c1e4:	ldrb	w8, [x8]
    c1e8:	tbnz	w8, #4, c220 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x60>
    c1ec:	ldrh	w8, [x19, #248]
    c1f0:	cmp	w20, #0x0
    c1f4:	cset	w9, ne  // ne = any
    c1f8:	ldr	x21, [sp, #16]
    c1fc:	and	w8, w8, #0xfffff7ff
    c200:	orr	w8, w8, w9, lsl #11
    c204:	strh	w8, [x19, #248]
    c208:	ldp	x20, x19, [sp, #32]
    c20c:	mov	w0, wzr
    c210:	ldp	x29, x30, [sp], #48
    c214:	ret
    c218:	mov	w0, #0xffffffea            	// #-22
    c21c:	ret
    c220:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c224:	ldr	x8, [x8, #4016]
    c228:	ldr	x21, [x8]
    c22c:	bl	7390 <getpid@plt>
    c230:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c234:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c238:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c23c:	mov	w2, w0
    c240:	add	x1, x1, #0x2eb
    c244:	add	x3, x3, #0x2f9
    c248:	add	x4, x4, #0x3d0
    c24c:	mov	x0, x21
    c250:	bl	7dc0 <fprintf@plt>
    c254:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c258:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c25c:	add	x8, x8, #0x70b
    c260:	add	x9, x9, #0x5b4
    c264:	cmp	w20, #0x0
    c268:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c26c:	csel	x2, x9, x8, eq  // eq = none
    c270:	add	x1, x1, #0x5ed
    c274:	mov	x0, x19
    c278:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c27c:	b	c1ec <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x2c>

000000000000c280 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    c280:	cbz	x0, c2d8 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x58>
    c284:	stp	x29, x30, [sp, #-48]!
    c288:	str	x21, [sp, #16]
    c28c:	stp	x20, x19, [sp, #32]
    c290:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c294:	ldr	x8, [x8, #4024]
    c298:	mov	w20, w1
    c29c:	mov	x19, x0
    c2a0:	mov	x29, sp
    c2a4:	ldrb	w8, [x8]
    c2a8:	tbnz	w8, #4, c2e0 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x60>
    c2ac:	ldrh	w8, [x19, #248]
    c2b0:	cmp	w20, #0x0
    c2b4:	cset	w9, ne  // ne = any
    c2b8:	ldr	x21, [sp, #16]
    c2bc:	and	w8, w8, #0xffffff7f
    c2c0:	orr	w8, w8, w9, lsl #7
    c2c4:	strh	w8, [x19, #248]
    c2c8:	ldp	x20, x19, [sp, #32]
    c2cc:	mov	w0, wzr
    c2d0:	ldp	x29, x30, [sp], #48
    c2d4:	ret
    c2d8:	mov	w0, #0xffffffea            	// #-22
    c2dc:	ret
    c2e0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c2e4:	ldr	x8, [x8, #4016]
    c2e8:	ldr	x21, [x8]
    c2ec:	bl	7390 <getpid@plt>
    c2f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c2f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c2f8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c2fc:	mov	w2, w0
    c300:	add	x1, x1, #0x2eb
    c304:	add	x3, x3, #0x2f9
    c308:	add	x4, x4, #0x3d0
    c30c:	mov	x0, x21
    c310:	bl	7dc0 <fprintf@plt>
    c314:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c318:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c31c:	add	x8, x8, #0x70b
    c320:	add	x9, x9, #0x5b4
    c324:	cmp	w20, #0x0
    c328:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c32c:	csel	x2, x9, x8, eq  // eq = none
    c330:	add	x1, x1, #0x5fb
    c334:	mov	x0, x19
    c338:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c33c:	b	c2ac <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x2c>

000000000000c340 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    c340:	stp	x29, x30, [sp, #-48]!
    c344:	str	x21, [sp, #16]
    c348:	stp	x20, x19, [sp, #32]
    c34c:	mov	x29, sp
    c350:	cbz	x0, c39c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x5c>
    c354:	ldrh	w8, [x0, #248]
    c358:	mov	x19, x0
    c35c:	tbnz	w8, #6, c39c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x5c>
    c360:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c364:	ldr	x9, [x9, #4024]
    c368:	mov	w20, w1
    c36c:	ldrb	w9, [x9]
    c370:	tbnz	w9, #4, c3b0 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x70>
    c374:	cmp	w20, #0x0
    c378:	cset	w9, ne  // ne = any
    c37c:	and	w8, w8, #0xffffffdf
    c380:	mov	w0, wzr
    c384:	orr	w8, w8, w9, lsl #5
    c388:	strh	w8, [x19, #248]
    c38c:	ldp	x20, x19, [sp, #32]
    c390:	ldr	x21, [sp, #16]
    c394:	ldp	x29, x30, [sp], #48
    c398:	ret
    c39c:	mov	w0, #0xffffffea            	// #-22
    c3a0:	ldp	x20, x19, [sp, #32]
    c3a4:	ldr	x21, [sp, #16]
    c3a8:	ldp	x29, x30, [sp], #48
    c3ac:	ret
    c3b0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c3b4:	ldr	x8, [x8, #4016]
    c3b8:	ldr	x21, [x8]
    c3bc:	bl	7390 <getpid@plt>
    c3c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3c8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3cc:	mov	w2, w0
    c3d0:	add	x1, x1, #0x2eb
    c3d4:	add	x3, x3, #0x2f9
    c3d8:	add	x4, x4, #0x3d0
    c3dc:	mov	x0, x21
    c3e0:	bl	7dc0 <fprintf@plt>
    c3e4:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3e8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3ec:	add	x8, x8, #0x70b
    c3f0:	add	x9, x9, #0x5b4
    c3f4:	cmp	w20, #0x0
    c3f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c3fc:	csel	x2, x9, x8, eq  // eq = none
    c400:	add	x1, x1, #0x60d
    c404:	mov	x0, x19
    c408:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c40c:	ldrh	w8, [x19, #248]
    c410:	b	c374 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x34>

000000000000c414 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    c414:	stp	x29, x30, [sp, #-48]!
    c418:	str	x21, [sp, #16]
    c41c:	stp	x20, x19, [sp, #32]
    c420:	mov	x29, sp
    c424:	cbz	x0, c470 <scols_table_enable_minout@@SMARTCOLS_2.35+0x5c>
    c428:	ldrh	w8, [x0, #248]
    c42c:	mov	x19, x0
    c430:	tbnz	w8, #5, c470 <scols_table_enable_minout@@SMARTCOLS_2.35+0x5c>
    c434:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c438:	ldr	x9, [x9, #4024]
    c43c:	mov	w20, w1
    c440:	ldrb	w9, [x9]
    c444:	tbnz	w9, #4, c484 <scols_table_enable_minout@@SMARTCOLS_2.35+0x70>
    c448:	cmp	w20, #0x0
    c44c:	cset	w9, ne  // ne = any
    c450:	and	w8, w8, #0xffffffbf
    c454:	mov	w0, wzr
    c458:	orr	w8, w8, w9, lsl #6
    c45c:	strh	w8, [x19, #248]
    c460:	ldp	x20, x19, [sp, #32]
    c464:	ldr	x21, [sp, #16]
    c468:	ldp	x29, x30, [sp], #48
    c46c:	ret
    c470:	mov	w0, #0xffffffea            	// #-22
    c474:	ldp	x20, x19, [sp, #32]
    c478:	ldr	x21, [sp, #16]
    c47c:	ldp	x29, x30, [sp], #48
    c480:	ret
    c484:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c488:	ldr	x8, [x8, #4016]
    c48c:	ldr	x21, [x8]
    c490:	bl	7390 <getpid@plt>
    c494:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c498:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c49c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c4a0:	mov	w2, w0
    c4a4:	add	x1, x1, #0x2eb
    c4a8:	add	x3, x3, #0x2f9
    c4ac:	add	x4, x4, #0x3d0
    c4b0:	mov	x0, x21
    c4b4:	bl	7dc0 <fprintf@plt>
    c4b8:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c4bc:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c4c0:	add	x8, x8, #0x70b
    c4c4:	add	x9, x9, #0x5b4
    c4c8:	cmp	w20, #0x0
    c4cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c4d0:	csel	x2, x9, x8, eq  // eq = none
    c4d4:	add	x1, x1, #0x618
    c4d8:	mov	x0, x19
    c4dc:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c4e0:	ldrh	w8, [x19, #248]
    c4e4:	b	c448 <scols_table_enable_minout@@SMARTCOLS_2.35+0x34>

000000000000c4e8 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c4e8:	cbz	x0, c540 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x58>
    c4ec:	stp	x29, x30, [sp, #-48]!
    c4f0:	str	x21, [sp, #16]
    c4f4:	stp	x20, x19, [sp, #32]
    c4f8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c4fc:	ldr	x8, [x8, #4024]
    c500:	mov	w20, w1
    c504:	mov	x19, x0
    c508:	mov	x29, sp
    c50c:	ldrb	w8, [x8]
    c510:	tbnz	w8, #4, c548 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x60>
    c514:	ldrh	w8, [x19, #248]
    c518:	cmp	w20, #0x0
    c51c:	cset	w9, ne  // ne = any
    c520:	ldr	x21, [sp, #16]
    c524:	and	w8, w8, #0xffffbfff
    c528:	orr	w8, w8, w9, lsl #14
    c52c:	strh	w8, [x19, #248]
    c530:	ldp	x20, x19, [sp, #32]
    c534:	mov	w0, wzr
    c538:	ldp	x29, x30, [sp], #48
    c53c:	ret
    c540:	mov	w0, #0xffffffea            	// #-22
    c544:	ret
    c548:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c54c:	ldr	x8, [x8, #4016]
    c550:	ldr	x21, [x8]
    c554:	bl	7390 <getpid@plt>
    c558:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c55c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c560:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c564:	mov	w2, w0
    c568:	add	x1, x1, #0x2eb
    c56c:	add	x3, x3, #0x2f9
    c570:	add	x4, x4, #0x3d0
    c574:	mov	x0, x21
    c578:	bl	7dc0 <fprintf@plt>
    c57c:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c580:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c584:	add	x8, x8, #0x70b
    c588:	add	x9, x9, #0x5b4
    c58c:	cmp	w20, #0x0
    c590:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c594:	csel	x2, x9, x8, eq  // eq = none
    c598:	add	x1, x1, #0x623
    c59c:	mov	x0, x19
    c5a0:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c5a4:	b	c514 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x2c>

000000000000c5a8 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c5a8:	ldrh	w8, [x0, #248]
    c5ac:	ubfx	w0, w8, #14, #1
    c5b0:	ret

000000000000c5b4 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c5b4:	cbz	x0, c60c <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x58>
    c5b8:	stp	x29, x30, [sp, #-48]!
    c5bc:	str	x21, [sp, #16]
    c5c0:	stp	x20, x19, [sp, #32]
    c5c4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c5c8:	ldr	x8, [x8, #4024]
    c5cc:	mov	w20, w1
    c5d0:	mov	x19, x0
    c5d4:	mov	x29, sp
    c5d8:	ldrb	w8, [x8]
    c5dc:	tbnz	w8, #4, c614 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x60>
    c5e0:	ldrh	w8, [x19, #248]
    c5e4:	cmp	w20, #0x0
    c5e8:	cset	w9, ne  // ne = any
    c5ec:	ldr	x21, [sp, #16]
    c5f0:	and	w8, w8, #0xffffefff
    c5f4:	orr	w8, w8, w9, lsl #12
    c5f8:	strh	w8, [x19, #248]
    c5fc:	ldp	x20, x19, [sp, #32]
    c600:	mov	w0, wzr
    c604:	ldp	x29, x30, [sp], #48
    c608:	ret
    c60c:	mov	w0, #0xffffffea            	// #-22
    c610:	ret
    c614:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c618:	ldr	x8, [x8, #4016]
    c61c:	ldr	x21, [x8]
    c620:	bl	7390 <getpid@plt>
    c624:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c628:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c62c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c630:	mov	w2, w0
    c634:	add	x1, x1, #0x2eb
    c638:	add	x3, x3, #0x2f9
    c63c:	add	x4, x4, #0x3d0
    c640:	mov	x0, x21
    c644:	bl	7dc0 <fprintf@plt>
    c648:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c64c:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c650:	add	x8, x8, #0x70b
    c654:	add	x9, x9, #0x5b4
    c658:	cmp	w20, #0x0
    c65c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c660:	csel	x2, x9, x8, eq  // eq = none
    c664:	add	x1, x1, #0x62e
    c668:	mov	x0, x19
    c66c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c670:	b	c5e0 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x2c>

000000000000c674 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c674:	ldrh	w8, [x0, #248]
    c678:	ubfx	w0, w8, #12, #1
    c67c:	ret

000000000000c680 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c680:	ldrh	w8, [x0, #248]
    c684:	ubfx	w0, w8, #1, #1
    c688:	ret

000000000000c68c <scols_table_is_empty@@SMARTCOLS_2.25>:
    c68c:	ldr	x8, [x0, #32]
    c690:	cmp	x8, #0x0
    c694:	cset	w0, eq  // eq = none
    c698:	ret

000000000000c69c <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c69c:	ldrh	w8, [x0, #248]
    c6a0:	ubfx	w0, w8, #11, #1
    c6a4:	ret

000000000000c6a8 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c6a8:	ldrh	w8, [x0, #248]
    c6ac:	ubfx	w0, w8, #7, #1
    c6b0:	ret

000000000000c6b4 <scols_table_is_export@@SMARTCOLS_2.25>:
    c6b4:	ldr	w8, [x0, #224]
    c6b8:	cmp	w8, #0x2
    c6bc:	cset	w0, eq  // eq = none
    c6c0:	ret

000000000000c6c4 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c6c4:	ldr	w8, [x0, #224]
    c6c8:	cmp	w8, #0x1
    c6cc:	cset	w0, eq  // eq = none
    c6d0:	ret

000000000000c6d4 <scols_table_is_json@@SMARTCOLS_2.27>:
    c6d4:	ldr	w8, [x0, #224]
    c6d8:	cmp	w8, #0x3
    c6dc:	cset	w0, eq  // eq = none
    c6e0:	ret

000000000000c6e4 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c6e4:	ldrh	w8, [x0, #248]
    c6e8:	ubfx	w0, w8, #5, #1
    c6ec:	ret

000000000000c6f0 <scols_table_is_minout@@SMARTCOLS_2.35>:
    c6f0:	ldrh	w8, [x0, #248]
    c6f4:	ubfx	w0, w8, #6, #1
    c6f8:	ret

000000000000c6fc <scols_table_is_tree@@SMARTCOLS_2.25>:
    c6fc:	ldr	x8, [x0, #24]
    c700:	cmp	x8, #0x0
    c704:	cset	w0, ne  // ne = any
    c708:	ret

000000000000c70c <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    c70c:	ldr	x0, [x0, #80]
    c710:	ret

000000000000c714 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    c714:	ldr	x0, [x0, #88]
    c718:	ret

000000000000c71c <scols_sort_table@@SMARTCOLS_2.25>:
    c71c:	sub	sp, sp, #0x50
    c720:	str	x21, [sp, #48]
    c724:	mov	x21, x0
    c728:	mov	w0, #0xffffffea            	// #-22
    c72c:	stp	x29, x30, [sp, #32]
    c730:	stp	x20, x19, [sp, #64]
    c734:	add	x29, sp, #0x20
    c738:	cbz	x21, c800 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c73c:	mov	x19, x1
    c740:	cbz	x1, c800 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c744:	ldr	x8, [x19, #128]
    c748:	cbz	x8, c7fc <scols_sort_table@@SMARTCOLS_2.25+0xe0>
    c74c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c750:	ldr	x8, [x8, #4024]
    c754:	ldrb	w8, [x8]
    c758:	tbnz	w8, #4, c814 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    c75c:	add	x20, x21, #0x70
    c760:	adrp	x1, c000 <scols_table_enable_json@@SMARTCOLS_2.27+0xf0>
    c764:	add	x1, x1, #0xb00
    c768:	mov	x0, x20
    c76c:	mov	x2, x19
    c770:	bl	c85c <scols_sort_table@@SMARTCOLS_2.25+0x140>
    c774:	ldr	x8, [x21, #24]
    c778:	cbz	x8, c7f4 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    c77c:	add	x0, sp, #0x8
    c780:	mov	w1, wzr
    c784:	bl	7110 <scols_reset_iter@plt>
    c788:	add	x21, x21, #0x78
    c78c:	ldr	x9, [sp, #16]
    c790:	cbz	x9, c7a4 <scols_sort_table@@SMARTCOLS_2.25+0x88>
    c794:	ldr	x8, [sp, #8]
    c798:	cmp	x8, x9
    c79c:	b.ne	c7c4 <scols_sort_table@@SMARTCOLS_2.25+0xa8>  // b.any
    c7a0:	b	c7f4 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    c7a4:	ldr	w8, [sp, #24]
    c7a8:	mov	x9, x20
    c7ac:	cmp	w8, #0x0
    c7b0:	csel	x8, x20, x21, eq  // eq = none
    c7b4:	ldr	x8, [x8]
    c7b8:	stp	x8, x20, [sp, #8]
    c7bc:	cmp	x8, x9
    c7c0:	b.eq	c7f4 <scols_sort_table@@SMARTCOLS_2.25+0xd8>  // b.none
    c7c4:	ldr	w9, [sp, #24]
    c7c8:	add	x10, x8, #0x8
    c7cc:	sub	x0, x8, #0x30
    c7d0:	mov	x1, x19
    c7d4:	cmp	w9, #0x0
    c7d8:	csel	x9, x8, x10, eq  // eq = none
    c7dc:	ldr	x9, [x9]
    c7e0:	str	x9, [sp, #8]
    c7e4:	bl	cbc0 <scols_sort_table@@SMARTCOLS_2.25+0x4a4>
    c7e8:	ldr	x9, [sp, #16]
    c7ec:	cbnz	x9, c794 <scols_sort_table@@SMARTCOLS_2.25+0x78>
    c7f0:	b	c7a4 <scols_sort_table@@SMARTCOLS_2.25+0x88>
    c7f4:	mov	w0, wzr
    c7f8:	b	c800 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c7fc:	mov	w0, #0xffffffea            	// #-22
    c800:	ldp	x20, x19, [sp, #64]
    c804:	ldr	x21, [sp, #48]
    c808:	ldp	x29, x30, [sp, #32]
    c80c:	add	sp, sp, #0x50
    c810:	ret
    c814:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    c818:	ldr	x8, [x8, #4016]
    c81c:	ldr	x20, [x8]
    c820:	bl	7390 <getpid@plt>
    c824:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c828:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c82c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c830:	mov	w2, w0
    c834:	add	x1, x1, #0x2eb
    c838:	add	x3, x3, #0x2f9
    c83c:	add	x4, x4, #0x3d0
    c840:	mov	x0, x20
    c844:	bl	7dc0 <fprintf@plt>
    c848:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    c84c:	add	x1, x1, #0x63b
    c850:	mov	x0, x21
    c854:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c858:	b	c75c <scols_sort_table@@SMARTCOLS_2.25+0x40>
    c85c:	sub	sp, sp, #0x120
    c860:	stp	x29, x30, [sp, #192]
    c864:	stp	x28, x27, [sp, #208]
    c868:	stp	x26, x25, [sp, #224]
    c86c:	stp	x24, x23, [sp, #240]
    c870:	stp	x22, x21, [sp, #256]
    c874:	stp	x20, x19, [sp, #272]
    c878:	ldr	x8, [x0]
    c87c:	add	x29, sp, #0xc0
    c880:	cmp	x8, x0
    c884:	b.eq	ca60 <scols_sort_table@@SMARTCOLS_2.25+0x344>  // b.none
    c888:	movi	v0.2d, #0x0
    c88c:	str	xzr, [sp, #160]
    c890:	stp	q0, q0, [sp, #128]
    c894:	stp	q0, q0, [sp, #96]
    c898:	stp	q0, q0, [sp, #64]
    c89c:	stp	q0, q0, [sp, #32]
    c8a0:	stp	q0, q0, [sp]
    c8a4:	ldr	x8, [x0, #8]
    c8a8:	mov	x20, x2
    c8ac:	mov	x19, x0
    c8b0:	mov	x21, x1
    c8b4:	str	xzr, [x8]
    c8b8:	ldr	x22, [x0]
    c8bc:	cbz	x22, ca18 <scols_sort_table@@SMARTCOLS_2.25+0x2fc>
    c8c0:	mov	x23, xzr
    c8c4:	mov	x24, xzr
    c8c8:	mov	x25, sp
    c8cc:	ldr	x26, [x22]
    c8d0:	mov	x27, xzr
    c8d4:	str	xzr, [x22]
    c8d8:	cbnz	x23, c934 <scols_sort_table@@SMARTCOLS_2.25+0x218>
    c8dc:	cmp	x27, #0x13
    c8e0:	cset	w8, hi  // hi = pmore
    c8e4:	cmp	x27, x24
    c8e8:	sub	x8, x27, x8
    c8ec:	csel	x9, x8, x27, hi  // hi = pmore
    c8f0:	csel	x24, x8, x24, hi  // hi = pmore
    c8f4:	str	x22, [x25, x9, lsl #3]
    c8f8:	cbz	x26, c98c <scols_sort_table@@SMARTCOLS_2.25+0x270>
    c8fc:	ldr	x23, [sp]
    c900:	mov	x22, x26
    c904:	ldr	x26, [x22]
    c908:	mov	x27, xzr
    c90c:	str	xzr, [x22]
    c910:	cbnz	x23, c934 <scols_sort_table@@SMARTCOLS_2.25+0x218>
    c914:	b	c8dc <scols_sort_table@@SMARTCOLS_2.25+0x1c0>
    c918:	mov	x22, x23
    c91c:	str	x22, [x28]
    c920:	str	xzr, [x25, x27, lsl #3]
    c924:	add	x27, x27, #0x1
    c928:	ldr	x23, [x25, x27, lsl #3]
    c92c:	ldur	x22, [x29, #-16]
    c930:	cbz	x23, c8dc <scols_sort_table@@SMARTCOLS_2.25+0x1c0>
    c934:	sub	x28, x29, #0x10
    c938:	cbz	x22, c918 <scols_sort_table@@SMARTCOLS_2.25+0x1fc>
    c93c:	mov	x0, x23
    c940:	mov	x1, x22
    c944:	mov	x2, x20
    c948:	blr	x21
    c94c:	cmp	w0, #0x0
    c950:	b.le	c96c <scols_sort_table@@SMARTCOLS_2.25+0x250>
    c954:	str	x22, [x28]
    c958:	ldr	x8, [x22]
    c95c:	mov	x28, x22
    c960:	mov	x22, x8
    c964:	cbnz	x23, c980 <scols_sort_table@@SMARTCOLS_2.25+0x264>
    c968:	b	c984 <scols_sort_table@@SMARTCOLS_2.25+0x268>
    c96c:	str	x23, [x28]
    c970:	ldr	x8, [x23]
    c974:	mov	x28, x23
    c978:	mov	x23, x8
    c97c:	cbz	x23, c984 <scols_sort_table@@SMARTCOLS_2.25+0x268>
    c980:	cbnz	x22, c93c <scols_sort_table@@SMARTCOLS_2.25+0x220>
    c984:	cbnz	x23, c918 <scols_sort_table@@SMARTCOLS_2.25+0x1fc>
    c988:	b	c91c <scols_sort_table@@SMARTCOLS_2.25+0x200>
    c98c:	cbz	x24, ca18 <scols_sort_table@@SMARTCOLS_2.25+0x2fc>
    c990:	mov	x22, xzr
    c994:	mov	x25, xzr
    c998:	mov	x26, sp
    c99c:	b	c9b8 <scols_sort_table@@SMARTCOLS_2.25+0x29c>
    c9a0:	mov	x22, x23
    c9a4:	str	x22, [x27]
    c9a8:	ldur	x22, [x29, #-16]
    c9ac:	add	x25, x25, #0x1
    c9b0:	cmp	x25, x24
    c9b4:	b.eq	ca80 <scols_sort_table@@SMARTCOLS_2.25+0x364>  // b.none
    c9b8:	ldr	x23, [x26, x25, lsl #3]
    c9bc:	cbz	x23, c9ac <scols_sort_table@@SMARTCOLS_2.25+0x290>
    c9c0:	sub	x27, x29, #0x10
    c9c4:	cbz	x22, c9a0 <scols_sort_table@@SMARTCOLS_2.25+0x284>
    c9c8:	mov	x0, x23
    c9cc:	mov	x1, x22
    c9d0:	mov	x2, x20
    c9d4:	blr	x21
    c9d8:	cmp	w0, #0x0
    c9dc:	b.le	c9f8 <scols_sort_table@@SMARTCOLS_2.25+0x2dc>
    c9e0:	str	x22, [x27]
    c9e4:	ldr	x8, [x22]
    c9e8:	mov	x27, x22
    c9ec:	mov	x22, x8
    c9f0:	cbnz	x23, ca0c <scols_sort_table@@SMARTCOLS_2.25+0x2f0>
    c9f4:	b	ca10 <scols_sort_table@@SMARTCOLS_2.25+0x2f4>
    c9f8:	str	x23, [x27]
    c9fc:	ldr	x8, [x23]
    ca00:	mov	x27, x23
    ca04:	mov	x23, x8
    ca08:	cbz	x23, ca10 <scols_sort_table@@SMARTCOLS_2.25+0x2f4>
    ca0c:	cbnz	x22, c9c8 <scols_sort_table@@SMARTCOLS_2.25+0x2ac>
    ca10:	cbnz	x23, c9a0 <scols_sort_table@@SMARTCOLS_2.25+0x284>
    ca14:	b	c9a4 <scols_sort_table@@SMARTCOLS_2.25+0x288>
    ca18:	ldr	x23, [sp]
    ca1c:	mov	x22, xzr
    ca20:	mov	x24, x19
    ca24:	cmp	x23, #0x0
    ca28:	cset	w8, ne  // ne = any
    ca2c:	cmp	w8, #0x0
    ca30:	csel	x0, x23, x22, ne  // ne = any
    ca34:	str	x0, [x24]
    ca38:	mov	x1, x0
    ca3c:	mov	x2, x20
    ca40:	mov	x22, x24
    ca44:	blr	x21
    ca48:	ldr	x24, [x24]
    ca4c:	ldr	x0, [x24]
    ca50:	str	x22, [x24, #8]
    ca54:	cbnz	x0, ca38 <scols_sort_table@@SMARTCOLS_2.25+0x31c>
    ca58:	str	x19, [x24]
    ca5c:	str	x24, [x19, #8]
    ca60:	ldp	x20, x19, [sp, #272]
    ca64:	ldp	x22, x21, [sp, #256]
    ca68:	ldp	x24, x23, [sp, #240]
    ca6c:	ldp	x26, x25, [sp, #224]
    ca70:	ldp	x28, x27, [sp, #208]
    ca74:	ldp	x29, x30, [sp, #192]
    ca78:	add	sp, sp, #0x120
    ca7c:	ret
    ca80:	mov	x8, sp
    ca84:	ldr	x23, [x8, x24, lsl #3]
    ca88:	mov	x24, x19
    ca8c:	cmp	x23, #0x0
    ca90:	cset	w8, ne  // ne = any
    ca94:	cbz	x22, ca2c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    ca98:	cbz	x23, ca2c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    ca9c:	mov	x0, x23
    caa0:	mov	x1, x22
    caa4:	mov	x2, x20
    caa8:	blr	x21
    caac:	cmp	w0, #0x0
    cab0:	b.le	cad8 <scols_sort_table@@SMARTCOLS_2.25+0x3bc>
    cab4:	str	x22, [x24]
    cab8:	ldr	x8, [x22]
    cabc:	str	x24, [x22, #8]
    cac0:	mov	x24, x22
    cac4:	mov	x22, x8
    cac8:	cmp	x23, #0x0
    cacc:	cset	w8, ne  // ne = any
    cad0:	cbnz	x23, caf8 <scols_sort_table@@SMARTCOLS_2.25+0x3dc>
    cad4:	b	ca2c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    cad8:	str	x23, [x24]
    cadc:	ldr	x8, [x23]
    cae0:	str	x24, [x23, #8]
    cae4:	mov	x24, x23
    cae8:	mov	x23, x8
    caec:	cmp	x23, #0x0
    caf0:	cset	w8, ne  // ne = any
    caf4:	cbz	x23, ca2c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    caf8:	cbnz	x22, ca9c <scols_sort_table@@SMARTCOLS_2.25+0x380>
    cafc:	b	ca2c <scols_sort_table@@SMARTCOLS_2.25+0x310>
    cb00:	stp	x29, x30, [sp, #-48]!
    cb04:	str	x21, [sp, #16]
    cb08:	stp	x20, x19, [sp, #32]
    cb0c:	mov	x29, sp
    cb10:	cbz	x0, cb60 <scols_sort_table@@SMARTCOLS_2.25+0x444>
    cb14:	cbz	x1, cb80 <scols_sort_table@@SMARTCOLS_2.25+0x464>
    cb18:	mov	x19, x2
    cb1c:	cbz	x2, cba0 <scols_sort_table@@SMARTCOLS_2.25+0x484>
    cb20:	ldr	x8, [x19, #8]
    cb24:	sub	x0, x0, #0x30
    cb28:	sub	x20, x1, #0x30
    cb2c:	mov	x1, x8
    cb30:	bl	7db0 <scols_line_get_cell@plt>
    cb34:	ldr	x1, [x19, #8]
    cb38:	mov	x21, x0
    cb3c:	mov	x0, x20
    cb40:	bl	7db0 <scols_line_get_cell@plt>
    cb44:	ldp	x3, x2, [x19, #128]
    cb48:	mov	x1, x0
    cb4c:	mov	x0, x21
    cb50:	ldp	x20, x19, [sp, #32]
    cb54:	ldr	x21, [sp, #16]
    cb58:	ldp	x29, x30, [sp], #48
    cb5c:	br	x3
    cb60:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
    cb64:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cb68:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cb6c:	add	x0, x0, #0x683
    cb70:	add	x1, x1, #0x458
    cb74:	add	x3, x3, #0x712
    cb78:	mov	w2, #0x5a9                 	// #1449
    cb7c:	bl	7c90 <__assert_fail@plt>
    cb80:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cb84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cb88:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cb8c:	add	x0, x0, #0xbc9
    cb90:	add	x1, x1, #0x458
    cb94:	add	x3, x3, #0x712
    cb98:	mov	w2, #0x5aa                 	// #1450
    cb9c:	bl	7c90 <__assert_fail@plt>
    cba0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cba4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cba8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cbac:	add	x0, x0, #0x75e
    cbb0:	add	x1, x1, #0x458
    cbb4:	add	x3, x3, #0x712
    cbb8:	mov	w2, #0x5ab                 	// #1451
    cbbc:	bl	7c90 <__assert_fail@plt>
    cbc0:	stp	x29, x30, [sp, #-48]!
    cbc4:	stp	x22, x21, [sp, #16]
    cbc8:	stp	x20, x19, [sp, #32]
    cbcc:	mov	x21, x0
    cbd0:	ldr	x22, [x21, #64]!
    cbd4:	mov	x20, x0
    cbd8:	mov	x19, x1
    cbdc:	mov	x29, sp
    cbe0:	cmp	x22, x21
    cbe4:	b.eq	cc18 <scols_sort_table@@SMARTCOLS_2.25+0x4fc>  // b.none
    cbe8:	sub	x0, x22, #0x50
    cbec:	mov	x1, x19
    cbf0:	bl	cbc0 <scols_sort_table@@SMARTCOLS_2.25+0x4a4>
    cbf4:	ldr	x22, [x22]
    cbf8:	cmp	x22, x21
    cbfc:	b.ne	cbe8 <scols_sort_table@@SMARTCOLS_2.25+0x4cc>  // b.any
    cc00:	adrp	x1, c000 <scols_table_enable_json@@SMARTCOLS_2.27+0xf0>
    cc04:	add	x1, x1, #0xf58
    cc08:	mov	x0, x21
    cc0c:	mov	x2, x19
    cc10:	bl	c85c <scols_sort_table@@SMARTCOLS_2.25+0x140>
    cc14:	cbz	x20, cc30 <scols_sort_table@@SMARTCOLS_2.25+0x514>
    cc18:	ldr	x8, [x20, #128]
    cc1c:	cbz	x8, cc30 <scols_sort_table@@SMARTCOLS_2.25+0x514>
    cc20:	ldr	x9, [x8, #16]
    cc24:	add	x10, x20, #0x60
    cc28:	cmp	x9, x10
    cc2c:	b.eq	cc40 <scols_sort_table@@SMARTCOLS_2.25+0x524>  // b.none
    cc30:	ldp	x20, x19, [sp, #32]
    cc34:	ldp	x22, x21, [sp, #16]
    cc38:	ldp	x29, x30, [sp], #48
    cc3c:	ret
    cc40:	ldr	x21, [x8, #32]!
    cc44:	cmp	x21, x8
    cc48:	b.eq	cc6c <scols_sort_table@@SMARTCOLS_2.25+0x550>  // b.none
    cc4c:	sub	x0, x21, #0x50
    cc50:	mov	x1, x19
    cc54:	bl	cbc0 <scols_sort_table@@SMARTCOLS_2.25+0x4a4>
    cc58:	ldr	x8, [x20, #128]
    cc5c:	ldr	x21, [x21]
    cc60:	add	x8, x8, #0x20
    cc64:	cmp	x21, x8
    cc68:	b.ne	cc4c <scols_sort_table@@SMARTCOLS_2.25+0x530>  // b.any
    cc6c:	mov	x0, x21
    cc70:	mov	x2, x19
    cc74:	ldp	x20, x19, [sp, #32]
    cc78:	ldp	x22, x21, [sp, #16]
    cc7c:	adrp	x1, c000 <scols_table_enable_json@@SMARTCOLS_2.27+0xf0>
    cc80:	add	x1, x1, #0xf58
    cc84:	ldp	x29, x30, [sp], #48
    cc88:	b	c85c <scols_sort_table@@SMARTCOLS_2.25+0x140>

000000000000cc8c <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    cc8c:	cbz	x0, cd44 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb8>
    cc90:	sub	sp, sp, #0x40
    cc94:	stp	x29, x30, [sp, #32]
    cc98:	stp	x20, x19, [sp, #48]
    cc9c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    cca0:	ldr	x8, [x8, #4024]
    cca4:	mov	x19, x0
    cca8:	add	x29, sp, #0x20
    ccac:	ldrb	w8, [x8]
    ccb0:	tbnz	w8, #4, cd4c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xc0>
    ccb4:	add	x0, sp, #0x8
    ccb8:	mov	w1, wzr
    ccbc:	bl	7110 <scols_reset_iter@plt>
    ccc0:	add	x20, x19, #0x70
    ccc4:	add	x19, x19, #0x78
    ccc8:	ldr	x9, [sp, #16]
    cccc:	cbz	x9, cce0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    ccd0:	ldr	x8, [sp, #8]
    ccd4:	cmp	x8, x9
    ccd8:	b.ne	cd00 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x74>  // b.any
    ccdc:	b	cd30 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa4>
    cce0:	ldr	w8, [sp, #24]
    cce4:	mov	x9, x20
    cce8:	cmp	w8, #0x0
    ccec:	csel	x8, x20, x19, eq  // eq = none
    ccf0:	ldr	x8, [x8]
    ccf4:	stp	x8, x20, [sp, #8]
    ccf8:	cmp	x8, x9
    ccfc:	b.eq	cd30 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa4>  // b.none
    cd00:	ldr	w9, [sp, #24]
    cd04:	add	x10, x8, #0x8
    cd08:	cmp	w9, #0x0
    cd0c:	csel	x9, x8, x10, eq  // eq = none
    cd10:	ldr	x9, [x9]
    cd14:	str	x9, [sp, #8]
    cd18:	ldr	x9, [x8, #64]
    cd1c:	cbnz	x9, ccc8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    cd20:	sub	x0, x8, #0x30
    cd24:	mov	x1, xzr
    cd28:	bl	cd94 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x108>
    cd2c:	b	ccc8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    cd30:	ldp	x20, x19, [sp, #48]
    cd34:	ldp	x29, x30, [sp, #32]
    cd38:	mov	w0, wzr
    cd3c:	add	sp, sp, #0x40
    cd40:	ret
    cd44:	mov	w0, #0xffffffea            	// #-22
    cd48:	ret
    cd4c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    cd50:	ldr	x8, [x8, #4016]
    cd54:	ldr	x20, [x8]
    cd58:	bl	7390 <getpid@plt>
    cd5c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cd60:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cd64:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cd68:	mov	w2, w0
    cd6c:	add	x1, x1, #0x2eb
    cd70:	add	x3, x3, #0x2f9
    cd74:	add	x4, x4, #0x3d0
    cd78:	mov	x0, x20
    cd7c:	bl	7dc0 <fprintf@plt>
    cd80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cd84:	add	x1, x1, #0x649
    cd88:	mov	x0, x19
    cd8c:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    cd90:	b	ccb4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    cd94:	stp	x29, x30, [sp, #-32]!
    cd98:	mov	x8, x0
    cd9c:	stp	x20, x19, [sp, #16]
    cda0:	mov	x29, sp
    cda4:	cbz	x1, cdd0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x144>
    cda8:	mov	x9, x8
    cdac:	ldr	x10, [x9, #48]!
    cdb0:	ldr	x11, [x9, #8]
    cdb4:	str	x11, [x10, #8]
    cdb8:	str	x10, [x11]
    cdbc:	str	x9, [x9]
    cdc0:	ldr	x10, [x1, #48]!
    cdc4:	str	x9, [x10, #8]
    cdc8:	stp	x10, x1, [x9]
    cdcc:	str	x9, [x1]
    cdd0:	mov	x19, x8
    cdd4:	ldr	x20, [x19, #64]!
    cdd8:	cmp	x20, x19
    cddc:	b.eq	cdfc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x170>  // b.none
    cde0:	sub	x0, x20, #0x50
    cde4:	mov	x1, x8
    cde8:	bl	cd94 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x108>
    cdec:	ldr	x20, [x20]
    cdf0:	mov	x8, x0
    cdf4:	cmp	x20, x19
    cdf8:	b.ne	cde0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x154>  // b.any
    cdfc:	ldp	x20, x19, [sp, #16]
    ce00:	mov	x0, x8
    ce04:	ldp	x29, x30, [sp], #32
    ce08:	ret

000000000000ce0c <scols_table_set_termforce@@SMARTCOLS_2.29>:
    ce0c:	cbz	x0, ce20 <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    ce10:	mov	x8, x0
    ce14:	mov	w0, wzr
    ce18:	str	w1, [x8, #64]
    ce1c:	ret
    ce20:	mov	w0, #0xffffffea            	// #-22
    ce24:	ret

000000000000ce28 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    ce28:	ldr	w0, [x0, #64]
    ce2c:	ret

000000000000ce30 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    ce30:	stp	x29, x30, [sp, #-48]!
    ce34:	str	x21, [sp, #16]
    ce38:	stp	x20, x19, [sp, #32]
    ce3c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ce40:	ldr	x8, [x8, #4024]
    ce44:	mov	x19, x1
    ce48:	mov	x20, x0
    ce4c:	mov	x29, sp
    ce50:	ldrb	w8, [x8]
    ce54:	tbnz	w8, #4, ce70 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x40>
    ce58:	str	x19, [x20, #40]
    ce5c:	ldp	x20, x19, [sp, #32]
    ce60:	ldr	x21, [sp, #16]
    ce64:	mov	w0, wzr
    ce68:	ldp	x29, x30, [sp], #48
    ce6c:	ret
    ce70:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ce74:	ldr	x8, [x8, #4016]
    ce78:	ldr	x21, [x8]
    ce7c:	bl	7390 <getpid@plt>
    ce80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ce84:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ce88:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ce8c:	mov	w2, w0
    ce90:	add	x1, x1, #0x2eb
    ce94:	add	x3, x3, #0x2f9
    ce98:	add	x4, x4, #0x3d0
    ce9c:	mov	x0, x21
    cea0:	bl	7dc0 <fprintf@plt>
    cea4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cea8:	add	x1, x1, #0x65f
    ceac:	mov	x0, x20
    ceb0:	mov	x2, x19
    ceb4:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ceb8:	b	ce58 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x28>

000000000000cebc <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    cebc:	ldr	x0, [x0, #40]
    cec0:	ret

000000000000cec4 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    cec4:	stp	x29, x30, [sp, #-48]!
    cec8:	str	x21, [sp, #16]
    cecc:	stp	x20, x19, [sp, #32]
    ced0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ced4:	ldr	x8, [x8, #4024]
    ced8:	mov	x19, x1
    cedc:	mov	x20, x0
    cee0:	mov	x29, sp
    cee4:	ldrb	w8, [x8]
    cee8:	tbnz	w8, #4, cf04 <scols_table_set_termheight@@SMARTCOLS_2.31+0x40>
    ceec:	str	x19, [x20, #48]
    cef0:	ldp	x20, x19, [sp, #32]
    cef4:	ldr	x21, [sp, #16]
    cef8:	mov	w0, wzr
    cefc:	ldp	x29, x30, [sp], #48
    cf00:	ret
    cf04:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    cf08:	ldr	x8, [x8, #4016]
    cf0c:	ldr	x21, [x8]
    cf10:	bl	7390 <getpid@plt>
    cf14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cf18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cf1c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cf20:	mov	w2, w0
    cf24:	add	x1, x1, #0x2eb
    cf28:	add	x3, x3, #0x2f9
    cf2c:	add	x4, x4, #0x3d0
    cf30:	mov	x0, x21
    cf34:	bl	7dc0 <fprintf@plt>
    cf38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cf3c:	add	x1, x1, #0x678
    cf40:	mov	x0, x20
    cf44:	mov	x2, x19
    cf48:	bl	a1fc <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    cf4c:	b	ceec <scols_table_set_termheight@@SMARTCOLS_2.31+0x28>

000000000000cf50 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    cf50:	ldr	x0, [x0, #48]
    cf54:	ret
    cf58:	stp	x29, x30, [sp, #-48]!
    cf5c:	str	x21, [sp, #16]
    cf60:	stp	x20, x19, [sp, #32]
    cf64:	mov	x29, sp
    cf68:	cbz	x0, cfb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x68>
    cf6c:	cbz	x1, cfd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x88>
    cf70:	mov	x19, x2
    cf74:	cbz	x2, cff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa8>
    cf78:	ldr	x8, [x19, #8]
    cf7c:	sub	x0, x0, #0x50
    cf80:	sub	x20, x1, #0x50
    cf84:	mov	x1, x8
    cf88:	bl	7db0 <scols_line_get_cell@plt>
    cf8c:	ldr	x1, [x19, #8]
    cf90:	mov	x21, x0
    cf94:	mov	x0, x20
    cf98:	bl	7db0 <scols_line_get_cell@plt>
    cf9c:	ldp	x3, x2, [x19, #128]
    cfa0:	mov	x1, x0
    cfa4:	mov	x0, x21
    cfa8:	ldp	x20, x19, [sp, #32]
    cfac:	ldr	x21, [sp, #16]
    cfb0:	ldp	x29, x30, [sp], #48
    cfb4:	br	x3
    cfb8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
    cfbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cfc0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cfc4:	add	x0, x0, #0x683
    cfc8:	add	x1, x1, #0x458
    cfcc:	add	x3, x3, #0x761
    cfd0:	mov	w2, #0x5bc                 	// #1468
    cfd4:	bl	7c90 <__assert_fail@plt>
    cfd8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cfdc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cfe0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cfe4:	add	x0, x0, #0xbc9
    cfe8:	add	x1, x1, #0x458
    cfec:	add	x3, x3, #0x761
    cff0:	mov	w2, #0x5bd                 	// #1469
    cff4:	bl	7c90 <__assert_fail@plt>
    cff8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    cffc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d000:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d004:	add	x0, x0, #0x75e
    d008:	add	x1, x1, #0x458
    d00c:	add	x3, x3, #0x761
    d010:	mov	w2, #0x5be                 	// #1470
    d014:	bl	7c90 <__assert_fail@plt>
    d018:	stp	x29, x30, [sp, #-96]!
    d01c:	stp	x28, x27, [sp, #16]
    d020:	stp	x26, x25, [sp, #32]
    d024:	stp	x24, x23, [sp, #48]
    d028:	stp	x22, x21, [sp, #64]
    d02c:	stp	x20, x19, [sp, #80]
    d030:	mov	x29, sp
    d034:	cbz	x0, d530 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e0>
    d038:	mov	x22, x1
    d03c:	cbz	x1, d550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x600>
    d040:	mov	x21, x2
    d044:	cbz	x2, d570 <scols_table_get_termheight@@SMARTCOLS_2.31+0x620>
    d048:	mov	x19, x3
    d04c:	cbz	x3, d590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x640>
    d050:	ldr	x8, [x21, #8]
    d054:	ldr	x9, [x0, #16]
    d058:	mov	x20, x0
    d05c:	cmp	x8, x9
    d060:	b.hi	d5b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x660>  // b.pmore
    d064:	mov	x0, x19
    d068:	bl	10a14 <scols_get_library_version@@SMARTCOLS_2.25+0x280>
    d06c:	ldr	x1, [x21, #8]
    d070:	mov	x0, x22
    d074:	bl	7db0 <scols_line_get_cell@plt>
    d078:	cbz	x0, d0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x188>
    d07c:	bl	7260 <scols_cell_get_data@plt>
    d080:	mov	x23, x0
    d084:	mov	x0, x21
    d088:	bl	7a30 <scols_column_is_tree@plt>
    d08c:	cbz	w0, d0e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x198>
    d090:	mov	x0, x20
    d094:	bl	7960 <scols_table_is_json@plt>
    d098:	cbnz	w0, d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d09c:	ldrb	w8, [x21, #224]
    d0a0:	tbz	w8, #1, d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d0a4:	ldrh	w8, [x20, #248]
    d0a8:	tbnz	w8, #3, d110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c0>
    d0ac:	ldr	x9, [x20, #176]
    d0b0:	adrp	x10, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d0b4:	add	x10, x10, #0xd49
    d0b8:	ldr	x9, [x9, #96]
    d0bc:	cmp	x9, #0x0
    d0c0:	csel	x24, x10, x9, eq  // eq = none
    d0c4:	mov	x9, x20
    d0c8:	ldr	x10, [x9, #128]!
    d0cc:	cmp	x10, x9
    d0d0:	b.ne	d128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>  // b.any
    d0d4:	b	d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d0d8:	mov	x23, xzr
    d0dc:	mov	x0, x21
    d0e0:	bl	7a30 <scols_column_is_tree@plt>
    d0e4:	cbnz	w0, d090 <scols_table_get_termheight@@SMARTCOLS_2.31+0x140>
    d0e8:	cbz	x23, d498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x548>
    d0ec:	mov	x0, x19
    d0f0:	mov	x1, x23
    d0f4:	ldp	x20, x19, [sp, #80]
    d0f8:	ldp	x22, x21, [sp, #64]
    d0fc:	ldp	x24, x23, [sp, #48]
    d100:	ldp	x26, x25, [sp, #32]
    d104:	ldp	x28, x27, [sp, #16]
    d108:	ldp	x29, x30, [sp], #96
    d10c:	b	10b84 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
    d110:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    d114:	add	x24, x24, #0x18f
    d118:	mov	x9, x20
    d11c:	ldr	x10, [x9, #128]!
    d120:	cmp	x10, x9
    d124:	b.eq	d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>  // b.none
    d128:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d12c:	ldr	x9, [x9, #4024]
    d130:	ldrb	w9, [x9]
    d134:	tbnz	w9, #3, d4e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>
    d138:	tbnz	w8, #4, d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d13c:	ldr	x8, [x20, #152]
    d140:	cbz	x8, d3e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x498>
    d144:	mov	x25, xzr
    d148:	mov	x26, xzr
    d14c:	mov	x27, #0xfffffffffffffffd    	// #-3
    d150:	mov	w28, #0x3                   	// #3
    d154:	b	d190 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240>
    d158:	ldr	x8, [x20, #176]
    d15c:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d160:	add	x9, x9, #0xa8e
    d164:	ldr	x8, [x8, #56]
    d168:	cmp	x8, #0x0
    d16c:	csel	x1, x9, x8, eq  // eq = none
    d170:	mov	x0, x19
    d174:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d178:	ldr	x8, [x20, #152]
    d17c:	add	x25, x25, #0x3
    d180:	sub	x27, x27, #0x3
    d184:	add	x28, x28, #0x3
    d188:	cmp	x25, x8
    d18c:	b.cs	d3e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x498>  // b.hs, b.nlast
    d190:	ldr	x8, [x20, #144]
    d194:	ldr	x8, [x8, x25, lsl #3]
    d198:	cbz	x8, d1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x288>
    d19c:	ldr	w8, [x8, #64]
    d1a0:	sub	w8, w8, #0x1
    d1a4:	cmp	w8, #0x6
    d1a8:	b.hi	d178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x228>  // b.pmore
    d1ac:	adrp	x11, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d1b0:	add	x11, x11, #0x7b0
    d1b4:	adr	x9, d158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x208>
    d1b8:	ldrb	w10, [x11, x8]
    d1bc:	add	x9, x9, x10, lsl #2
    d1c0:	br	x9
    d1c4:	ldr	x8, [x20, #176]
    d1c8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d1cc:	add	x9, x9, #0x575
    d1d0:	ldr	x8, [x8, #48]
    d1d4:	b	d168 <scols_table_get_termheight@@SMARTCOLS_2.31+0x218>
    d1d8:	ldrb	w8, [x20, #248]
    d1dc:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    d1e0:	add	x2, x2, #0x18f
    d1e4:	tbnz	w8, #3, d200 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b0>
    d1e8:	ldr	x8, [x20, #176]
    d1ec:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d1f0:	add	x9, x9, #0xd49
    d1f4:	ldr	x8, [x8, #96]
    d1f8:	cmp	x8, #0x0
    d1fc:	csel	x2, x9, x8, eq  // eq = none
    d200:	mov	w1, #0x3                   	// #3
    d204:	mov	x0, x19
    d208:	bl	10ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x34c>
    d20c:	b	d178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x228>
    d210:	ldrb	w8, [x20, #248]
    d214:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    d218:	add	x1, x1, #0x18f
    d21c:	tbnz	w8, #3, d238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e8>
    d220:	ldr	x8, [x20, #176]
    d224:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d228:	add	x9, x9, #0xd49
    d22c:	ldr	x8, [x8, #96]
    d230:	cmp	x8, #0x0
    d234:	csel	x1, x9, x8, eq  // eq = none
    d238:	mov	x0, x19
    d23c:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d240:	ldr	x8, [x20, #176]
    d244:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d248:	add	x9, x9, #0x570
    d24c:	mov	x0, x19
    d250:	ldr	x8, [x8, #72]
    d254:	cmp	x8, #0x0
    d258:	csel	x1, x9, x8, eq  // eq = none
    d25c:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d260:	ldr	x9, [x20, #152]
    d264:	add	x8, x25, #0x3
    d268:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    d26c:	add	x24, x24, #0x1e
    d270:	cmp	x9, x8
    d274:	b.ls	d3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>  // b.plast
    d278:	ldr	x10, [x20, #144]
    d27c:	add	x8, x26, x27
    d280:	add	x8, x8, x9
    d284:	add	x9, x9, x27
    d288:	add	x10, x10, x28, lsl #3
    d28c:	ldr	x11, [x10]
    d290:	cbnz	x11, d3a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x450>
    d294:	add	x26, x26, #0x1
    d298:	subs	x9, x9, #0x1
    d29c:	add	x10, x10, #0x8
    d2a0:	b.ne	d28c <scols_table_get_termheight@@SMARTCOLS_2.31+0x33c>  // b.any
    d2a4:	mov	x26, x8
    d2a8:	b	d3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>
    d2ac:	ldr	x8, [x20, #176]
    d2b0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d2b4:	add	x9, x9, #0x57d
    d2b8:	ldr	x8, [x8, #64]
    d2bc:	b	d168 <scols_table_get_termheight@@SMARTCOLS_2.31+0x218>
    d2c0:	mov	x0, x19
    d2c4:	mov	x1, x24
    d2c8:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d2cc:	ldr	x8, [x20, #176]
    d2d0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d2d4:	add	x9, x9, #0x56a
    d2d8:	mov	x0, x19
    d2dc:	ldr	x8, [x8, #80]
    d2e0:	cmp	x8, #0x0
    d2e4:	csel	x1, x9, x8, eq  // eq = none
    d2e8:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d2ec:	ldr	x8, [x20, #152]
    d2f0:	add	x9, x25, #0x3
    d2f4:	cmp	x8, x9
    d2f8:	b.ls	d3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x458>  // b.plast
    d2fc:	ldr	x10, [x20, #144]
    d300:	add	x9, x26, x27
    d304:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    d308:	add	x9, x9, x8
    d30c:	add	x10, x10, x28, lsl #3
    d310:	add	x24, x24, #0x1e
    d314:	ldr	x11, [x10]
    d318:	cbnz	x11, d3a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x450>
    d31c:	sub	x8, x8, #0x1
    d320:	add	x26, x26, #0x1
    d324:	cmp	x28, x8
    d328:	add	x10, x10, #0x8
    d32c:	b.ne	d314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c4>  // b.any
    d330:	mov	x26, x9
    d334:	b	d3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>
    d338:	ldr	x8, [x20, #176]
    d33c:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d340:	add	x9, x9, #0x573
    d344:	mov	x0, x19
    d348:	ldr	x8, [x8, #32]
    d34c:	cmp	x8, #0x0
    d350:	csel	x1, x9, x8, eq  // eq = none
    d354:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d358:	mov	w1, #0x2                   	// #2
    d35c:	mov	x0, x19
    d360:	mov	x2, x24
    d364:	b	d208 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b8>
    d368:	mov	x0, x19
    d36c:	mov	x1, x24
    d370:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d374:	ldr	x8, [x20, #176]
    d378:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d37c:	add	x9, x9, #0x573
    d380:	mov	x0, x19
    d384:	ldr	x8, [x8, #32]
    d388:	cmp	x8, #0x0
    d38c:	csel	x1, x9, x8, eq  // eq = none
    d390:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d394:	mov	x0, x19
    d398:	mov	x1, x24
    d39c:	b	d174 <scols_table_get_termheight@@SMARTCOLS_2.31+0x224>
    d3a0:	mov	w8, #0x1                   	// #1
    d3a4:	b	d3d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    d3a8:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    d3ac:	add	x24, x24, #0x1e
    d3b0:	ldr	x8, [x20, #176]
    d3b4:	add	x1, x26, #0x1
    d3b8:	mov	x0, x19
    d3bc:	ldr	x8, [x8, #40]
    d3c0:	cmp	x8, #0x0
    d3c4:	csel	x2, x24, x8, eq  // eq = none
    d3c8:	bl	10ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x34c>
    d3cc:	mov	w8, wzr
    d3d0:	ldr	x9, [x20, #176]
    d3d4:	ldr	x9, [x9, #40]
    d3d8:	cmp	x9, #0x0
    d3dc:	csel	x24, x24, x9, eq  // eq = none
    d3e0:	cbnz	w8, d178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x228>
    d3e4:	b	d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d3e8:	mov	x0, x19
    d3ec:	mov	x1, x24
    d3f0:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d3f4:	ldr	x8, [x22, #112]
    d3f8:	cbz	x8, d410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>
    d3fc:	mov	x0, x20
    d400:	bl	7960 <scols_table_is_json@plt>
    d404:	cbz	w0, d44c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4fc>
    d408:	ldr	x8, [x22, #112]
    d40c:	cbnz	x8, d418 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c8>
    d410:	ldrb	w8, [x21, #224]
    d414:	tbz	w8, #1, d424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d4>
    d418:	mov	x0, x20
    d41c:	bl	7960 <scols_table_is_json@plt>
    d420:	cbz	w0, d48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x53c>
    d424:	cbz	x23, d498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x548>
    d428:	mov	x0, x19
    d42c:	mov	x1, x23
    d430:	ldp	x20, x19, [sp, #80]
    d434:	ldp	x22, x21, [sp, #64]
    d438:	ldp	x24, x23, [sp, #48]
    d43c:	ldp	x26, x25, [sp, #32]
    d440:	ldp	x28, x27, [sp, #16]
    d444:	ldp	x29, x30, [sp], #96
    d448:	b	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d44c:	ldr	x1, [x22, #112]
    d450:	mov	x0, x20
    d454:	mov	x2, x19
    d458:	bl	d5d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x680>
    d45c:	cbnz	w0, d49c <scols_table_get_termheight@@SMARTCOLS_2.31+0x54c>
    d460:	ldr	x8, [x22, #112]
    d464:	cbz	x8, d478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x528>
    d468:	ldr	x8, [x8, #72]
    d46c:	add	x9, x22, #0x50
    d470:	cmp	x8, x9
    d474:	b.eq	d4b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x568>  // b.none
    d478:	ldr	x8, [x20, #176]
    d47c:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d480:	add	x9, x9, #0x56a
    d484:	ldr	x8, [x8, #8]
    d488:	b	d4c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x578>
    d48c:	mov	x0, x19
    d490:	bl	10c30 <scols_get_library_version@@SMARTCOLS_2.25+0x49c>
    d494:	cbnz	x23, d428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d8>
    d498:	mov	w0, wzr
    d49c:	ldp	x20, x19, [sp, #80]
    d4a0:	ldp	x22, x21, [sp, #64]
    d4a4:	ldp	x24, x23, [sp, #48]
    d4a8:	ldp	x26, x25, [sp, #32]
    d4ac:	ldp	x28, x27, [sp, #16]
    d4b0:	ldp	x29, x30, [sp], #96
    d4b4:	ret
    d4b8:	ldr	x8, [x20, #176]
    d4bc:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d4c0:	add	x9, x9, #0x570
    d4c4:	ldr	x8, [x8, #24]
    d4c8:	cmp	x8, #0x0
    d4cc:	csel	x1, x9, x8, eq  // eq = none
    d4d0:	mov	x0, x19
    d4d4:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d4d8:	cbnz	w0, d49c <scols_table_get_termheight@@SMARTCOLS_2.31+0x54c>
    d4dc:	b	d408 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b8>
    d4e0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d4e4:	ldr	x8, [x8, #4016]
    d4e8:	ldr	x25, [x8]
    d4ec:	bl	7390 <getpid@plt>
    d4f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d4f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d4f8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d4fc:	mov	w2, w0
    d500:	add	x1, x1, #0x2eb
    d504:	add	x3, x3, #0x2f9
    d508:	add	x4, x4, #0x360
    d50c:	mov	x0, x25
    d510:	bl	7dc0 <fprintf@plt>
    d514:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d518:	add	x1, x1, #0xa78
    d51c:	mov	x0, x22
    d520:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    d524:	ldrh	w8, [x20, #248]
    d528:	tbz	w8, #4, d13c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec>
    d52c:	b	d3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    d530:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d534:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d538:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d53c:	add	x0, x0, #0x455
    d540:	add	x1, x1, #0x7c3
    d544:	add	x3, x3, #0x7dc
    d548:	mov	w2, #0x25c                 	// #604
    d54c:	bl	7c90 <__assert_fail@plt>
    d550:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d554:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d558:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d55c:	add	x0, x0, #0x856
    d560:	add	x1, x1, #0x7c3
    d564:	add	x3, x3, #0x7dc
    d568:	mov	w2, #0x25d                 	// #605
    d56c:	bl	7c90 <__assert_fail@plt>
    d570:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d574:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d578:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d57c:	add	x0, x0, #0x75e
    d580:	add	x1, x1, #0x7c3
    d584:	add	x3, x3, #0x7dc
    d588:	mov	w2, #0x25e                 	// #606
    d58c:	bl	7c90 <__assert_fail@plt>
    d590:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d594:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d598:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d59c:	add	x0, x0, #0x859
    d5a0:	add	x1, x1, #0x7c3
    d5a4:	add	x3, x3, #0x7dc
    d5a8:	mov	w2, #0x25f                 	// #607
    d5ac:	bl	7c90 <__assert_fail@plt>
    d5b0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d5b4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d5b8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d5bc:	add	x0, x0, #0x85d
    d5c0:	add	x1, x1, #0x7c3
    d5c4:	add	x3, x3, #0x7dc
    d5c8:	mov	w2, #0x260                 	// #608
    d5cc:	bl	7c90 <__assert_fail@plt>
    d5d0:	stp	x29, x30, [sp, #-48]!
    d5d4:	str	x21, [sp, #16]
    d5d8:	stp	x20, x19, [sp, #32]
    d5dc:	mov	x29, sp
    d5e0:	cbz	x1, d67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x72c>
    d5e4:	mov	x19, x2
    d5e8:	cbz	x2, d69c <scols_table_get_termheight@@SMARTCOLS_2.31+0x74c>
    d5ec:	mov	x21, x1
    d5f0:	ldr	x1, [x1, #112]
    d5f4:	cbz	x1, d618 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6c8>
    d5f8:	mov	x2, x19
    d5fc:	mov	x20, x0
    d600:	bl	d5d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x680>
    d604:	cbz	w0, d62c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6dc>
    d608:	ldp	x20, x19, [sp, #32]
    d60c:	ldr	x21, [sp, #16]
    d610:	ldp	x29, x30, [sp], #48
    d614:	ret
    d618:	mov	w0, wzr
    d61c:	ldp	x20, x19, [sp, #32]
    d620:	ldr	x21, [sp, #16]
    d624:	ldp	x29, x30, [sp], #48
    d628:	ret
    d62c:	ldr	x8, [x21, #112]
    d630:	cbz	x8, d644 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f4>
    d634:	ldr	x8, [x8, #72]
    d638:	add	x9, x21, #0x50
    d63c:	cmp	x8, x9
    d640:	b.eq	d660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x710>  // b.none
    d644:	ldr	x8, [x20, #176]
    d648:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d64c:	add	x9, x9, #0x56d
    d650:	ldr	x8, [x8, #16]
    d654:	cmp	x8, #0x0
    d658:	csel	x1, x9, x8, eq  // eq = none
    d65c:	b	d668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x718>
    d660:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d664:	add	x1, x1, #0xd48
    d668:	mov	x0, x19
    d66c:	ldp	x20, x19, [sp, #32]
    d670:	ldr	x21, [sp, #16]
    d674:	ldp	x29, x30, [sp], #48
    d678:	b	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d67c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d680:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d684:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d688:	add	x0, x0, #0x856
    d68c:	add	x1, x1, #0x7c3
    d690:	add	x3, x3, #0xa92
    d694:	mov	w2, #0x63                  	// #99
    d698:	bl	7c90 <__assert_fail@plt>
    d69c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d6a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d6a4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d6a8:	add	x0, x0, #0x859
    d6ac:	add	x1, x1, #0x7c3
    d6b0:	add	x3, x3, #0xa92
    d6b4:	mov	w2, #0x64                  	// #100
    d6b8:	bl	7c90 <__assert_fail@plt>
    d6bc:	sub	sp, sp, #0x60
    d6c0:	stp	x29, x30, [sp, #16]
    d6c4:	stp	x26, x25, [sp, #32]
    d6c8:	stp	x24, x23, [sp, #48]
    d6cc:	stp	x22, x21, [sp, #64]
    d6d0:	stp	x20, x19, [sp, #80]
    d6d4:	add	x29, sp, #0x10
    d6d8:	str	xzr, [sp]
    d6dc:	cbz	x0, da04 <scols_table_get_termheight@@SMARTCOLS_2.31+0xab4>
    d6e0:	mov	x22, x0
    d6e4:	ldr	x20, [x22, #184]!
    d6e8:	mov	x19, x0
    d6ec:	cbz	x20, d768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x818>
    d6f0:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d6f4:	ldr	x25, [x25, #4024]
    d6f8:	ldrb	w8, [x25]
    d6fc:	tbnz	w8, #4, d770 <scols_table_get_termheight@@SMARTCOLS_2.31+0x820>
    d700:	ldrh	w21, [x19, #248]
    d704:	mov	x0, x20
    d708:	bl	7030 <strlen@plt>
    d70c:	tbnz	w21, #12, d7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x878>
    d710:	bl	16b70 <scols_init_debug@@SMARTCOLS_2.25+0x2f9c>
    d714:	cbz	x0, d760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>
    d718:	add	x24, x0, #0x1
    d71c:	mov	x0, x24
    d720:	bl	7400 <malloc@plt>
    d724:	mov	x20, x0
    d728:	cbz	x0, d7f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    d72c:	ldr	x0, [x22]
    d730:	mov	x1, sp
    d734:	mov	x2, x20
    d738:	mov	x3, xzr
    d73c:	bl	166a4 <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
    d740:	mov	x21, xzr
    d744:	mov	w23, #0xffffffea            	// #-22
    d748:	cbz	x0, d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d8>
    d74c:	ldr	x8, [sp]
    d750:	add	x8, x8, #0x1
    d754:	cmp	x8, #0x2
    d758:	b.cs	d7e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x890>  // b.hs, b.nlast
    d75c:	b	d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d8>
    d760:	ldrb	w8, [x25]
    d764:	tbnz	w8, #4, d9ac <scols_table_get_termheight@@SMARTCOLS_2.31+0xa5c>
    d768:	mov	w23, wzr
    d76c:	b	d940 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9f0>
    d770:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d774:	ldr	x8, [x8, #4016]
    d778:	ldr	x20, [x8]
    d77c:	bl	7390 <getpid@plt>
    d780:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d784:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d788:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d78c:	mov	w2, w0
    d790:	add	x1, x1, #0x2eb
    d794:	add	x3, x3, #0x2f9
    d798:	add	x4, x4, #0x3d0
    d79c:	mov	x0, x20
    d7a0:	bl	7dc0 <fprintf@plt>
    d7a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d7a8:	add	x1, x1, #0x8a6
    d7ac:	mov	x0, x19
    d7b0:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    d7b4:	ldr	x20, [x19, #184]
    d7b8:	ldrh	w21, [x19, #248]
    d7bc:	mov	x0, x20
    d7c0:	bl	7030 <strlen@plt>
    d7c4:	tbz	w21, #12, d710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c0>
    d7c8:	add	x24, x0, #0x1
    d7cc:	mov	x0, x20
    d7d0:	str	x24, [sp]
    d7d4:	bl	7650 <strdup@plt>
    d7d8:	mov	x20, x0
    d7dc:	cbz	x0, d7f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    d7e0:	ldrb	w8, [x19, #248]
    d7e4:	tbnz	w8, #2, d7fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x8ac>
    d7e8:	mov	w26, #0x50                  	// #80
    d7ec:	b	d800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b0>
    d7f0:	mov	x21, xzr
    d7f4:	mov	w23, #0xfffffff4            	// #-12
    d7f8:	b	d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d8>
    d7fc:	ldr	x26, [x19, #40]
    d800:	add	x23, x26, x24
    d804:	mov	x0, x23
    d808:	str	x26, [sp, #8]
    d80c:	bl	7400 <malloc@plt>
    d810:	mov	x21, x0
    d814:	cbz	x0, d900 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b0>
    d818:	mov	x0, x22
    d81c:	bl	7780 <scols_cell_get_alignment@plt>
    d820:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d824:	cmp	w0, #0x2
    d828:	add	x22, x22, #0xd49
    d82c:	b.eq	d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8f0>  // b.none
    d830:	cmp	w0, #0x1
    d834:	b.ne	d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8f8>  // b.any
    d838:	mov	w4, #0x2                   	// #2
    d83c:	b	d888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x938>
    d840:	mov	w4, #0x1                   	// #1
    d844:	b	d888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x938>
    d848:	ldr	x8, [sp]
    d84c:	cmp	x8, x26
    d850:	b.cs	d884 <scols_table_get_termheight@@SMARTCOLS_2.31+0x934>  // b.hs, b.nlast
    d854:	mov	x0, x19
    d858:	bl	75b0 <scols_table_is_maxout@plt>
    d85c:	cbnz	w0, d884 <scols_table_get_termheight@@SMARTCOLS_2.31+0x934>
    d860:	bl	77f0 <__ctype_b_loc@plt>
    d864:	ldr	x8, [x19, #176]
    d868:	ldr	x9, [x0]
    d86c:	ldr	x8, [x8, #88]
    d870:	cmp	x8, #0x0
    d874:	csel	x8, x22, x8, eq  // eq = none
    d878:	ldrsb	x8, [x8]
    d87c:	ldrh	w8, [x9, x8, lsl #1]
    d880:	tbnz	w8, #0, d9f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa4>
    d884:	mov	w4, wzr
    d888:	ldr	x8, [x19, #176]
    d88c:	add	x3, sp, #0x8
    d890:	mov	x0, x20
    d894:	mov	x1, x21
    d898:	ldr	x8, [x8, #88]
    d89c:	mov	x2, x23
    d8a0:	mov	w5, wzr
    d8a4:	cmp	x8, #0x0
    d8a8:	csel	x8, x22, x8, eq  // eq = none
    d8ac:	ldrsb	w6, [x8]
    d8b0:	bl	16da8 <scols_init_debug@@SMARTCOLS_2.25+0x31d4>
    d8b4:	cmn	w0, #0x1
    d8b8:	b.eq	d900 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b0>  // b.none
    d8bc:	ldrb	w8, [x19, #248]
    d8c0:	tbz	w8, #1, d908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b8>
    d8c4:	ldr	x0, [x19, #192]
    d8c8:	cbz	x0, d908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b8>
    d8cc:	mov	x22, x19
    d8d0:	ldr	x1, [x22, #72]!
    d8d4:	bl	7060 <fputs@plt>
    d8d8:	ldr	x1, [x22]
    d8dc:	mov	x0, x21
    d8e0:	bl	7060 <fputs@plt>
    d8e4:	ldr	x3, [x22]
    d8e8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d8ec:	add	x0, x0, #0x8d5
    d8f0:	mov	w1, #0x4                   	// #4
    d8f4:	mov	w2, #0x1                   	// #1
    d8f8:	bl	79a0 <fwrite@plt>
    d8fc:	b	d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c8>
    d900:	mov	w23, #0xffffffea            	// #-22
    d904:	b	d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d8>
    d908:	mov	x22, x19
    d90c:	ldr	x1, [x22, #72]!
    d910:	mov	x0, x21
    d914:	bl	7060 <fputs@plt>
    d918:	ldr	x1, [x22]
    d91c:	mov	w0, #0xa                   	// #10
    d920:	bl	7250 <fputc@plt>
    d924:	mov	w23, wzr
    d928:	mov	x0, x20
    d92c:	bl	7850 <free@plt>
    d930:	mov	x0, x21
    d934:	bl	7850 <free@plt>
    d938:	ldrb	w8, [x25]
    d93c:	tbnz	w8, #4, d960 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa10>
    d940:	mov	w0, w23
    d944:	ldp	x20, x19, [sp, #80]
    d948:	ldp	x22, x21, [sp, #64]
    d94c:	ldp	x24, x23, [sp, #48]
    d950:	ldp	x26, x25, [sp, #32]
    d954:	ldp	x29, x30, [sp, #16]
    d958:	add	sp, sp, #0x60
    d95c:	ret
    d960:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d964:	ldr	x8, [x8, #4016]
    d968:	ldr	x20, [x8]
    d96c:	bl	7390 <getpid@plt>
    d970:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d974:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d978:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d97c:	mov	w2, w0
    d980:	add	x1, x1, #0x2eb
    d984:	add	x3, x3, #0x2f9
    d988:	add	x4, x4, #0x3d0
    d98c:	mov	x0, x20
    d990:	bl	7dc0 <fprintf@plt>
    d994:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d998:	add	x1, x1, #0x8da
    d99c:	mov	x0, x19
    d9a0:	mov	w2, w23
    d9a4:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    d9a8:	b	d940 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9f0>
    d9ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    d9b0:	ldr	x8, [x8, #4016]
    d9b4:	ldr	x20, [x8]
    d9b8:	bl	7390 <getpid@plt>
    d9bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d9c0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d9c4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d9c8:	mov	w2, w0
    d9cc:	add	x1, x1, #0x2eb
    d9d0:	add	x3, x3, #0x2f9
    d9d4:	add	x4, x4, #0x3d0
    d9d8:	mov	x0, x20
    d9dc:	bl	7dc0 <fprintf@plt>
    d9e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    d9e4:	add	x1, x1, #0x8b5
    d9e8:	mov	x0, x19
    d9ec:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    d9f0:	b	d768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x818>
    d9f4:	ldr	x8, [sp]
    d9f8:	mov	w4, wzr
    d9fc:	str	x8, [sp, #8]
    da00:	b	d888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x938>
    da04:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    da08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    da0c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    da10:	add	x0, x0, #0x455
    da14:	add	x1, x1, #0x7c3
    da18:	add	x3, x3, #0x875
    da1c:	mov	w2, #0x2bf                 	// #703
    da20:	bl	7c90 <__assert_fail@plt>
    da24:	sub	sp, sp, #0x120
    da28:	stp	x29, x30, [sp, #240]
    da2c:	add	x29, sp, #0xf0
    da30:	str	x28, [sp, #256]
    da34:	stp	x20, x19, [sp, #272]
    da38:	stp	x2, x3, [x29, #-112]
    da3c:	stp	x4, x5, [x29, #-96]
    da40:	stp	x6, x7, [x29, #-80]
    da44:	stp	q1, q2, [sp, #16]
    da48:	stp	q3, q4, [sp, #48]
    da4c:	str	q0, [sp]
    da50:	stp	q5, q6, [sp, #80]
    da54:	str	q7, [sp, #112]
    da58:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    da5c:	ldr	x20, [x20, #4016]
    da60:	mov	x19, x1
    da64:	cbz	x0, da90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb40>
    da68:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    da6c:	ldr	x9, [x9, #4024]
    da70:	ldrb	w9, [x9, #3]
    da74:	tbnz	w9, #0, da90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb40>
    da78:	mov	x8, x0
    da7c:	ldr	x0, [x20]
    da80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    da84:	add	x1, x1, #0x310
    da88:	mov	x2, x8
    da8c:	bl	7dc0 <fprintf@plt>
    da90:	mov	x8, #0xffffffffffffffd0    	// #-48
    da94:	mov	x10, sp
    da98:	sub	x11, x29, #0x70
    da9c:	movk	x8, #0xff80, lsl #32
    daa0:	add	x9, x29, #0x30
    daa4:	add	x10, x10, #0x80
    daa8:	add	x11, x11, #0x30
    daac:	stp	x10, x8, [x29, #-16]
    dab0:	stp	x9, x11, [x29, #-32]
    dab4:	ldp	q0, q1, [x29, #-32]
    dab8:	ldr	x0, [x20]
    dabc:	sub	x2, x29, #0x40
    dac0:	mov	x1, x19
    dac4:	stp	q0, q1, [x29, #-64]
    dac8:	bl	7c70 <vfprintf@plt>
    dacc:	ldr	x1, [x20]
    dad0:	mov	w0, #0xa                   	// #10
    dad4:	bl	7250 <fputc@plt>
    dad8:	ldp	x20, x19, [sp, #272]
    dadc:	ldr	x28, [sp, #256]
    dae0:	ldp	x29, x30, [sp, #240]
    dae4:	add	sp, sp, #0x120
    dae8:	ret
    daec:	sub	sp, sp, #0x60
    daf0:	stp	x29, x30, [sp, #32]
    daf4:	stp	x24, x23, [sp, #48]
    daf8:	stp	x22, x21, [sp, #64]
    dafc:	stp	x20, x19, [sp, #80]
    db00:	add	x29, sp, #0x20
    db04:	cbz	x0, dd5c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe0c>
    db08:	ldrh	w8, [x0, #248]
    db0c:	mov	x19, x0
    db10:	and	w8, w8, #0x180
    db14:	cmp	w8, #0x100
    db18:	b.eq	db44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf4>  // b.none
    db1c:	mov	x0, x19
    db20:	mov	x20, x1
    db24:	bl	70f0 <scols_table_is_noheadings@plt>
    db28:	cbnz	w0, db44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf4>
    db2c:	mov	x0, x19
    db30:	bl	7b90 <scols_table_is_export@plt>
    db34:	cbnz	w0, db44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf4>
    db38:	mov	x0, x19
    db3c:	bl	7960 <scols_table_is_json@plt>
    db40:	cbz	w0, db64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc14>
    db44:	mov	w22, wzr
    db48:	mov	w0, w22
    db4c:	ldp	x20, x19, [sp, #80]
    db50:	ldp	x22, x21, [sp, #64]
    db54:	ldp	x24, x23, [sp, #48]
    db58:	ldp	x29, x30, [sp, #32]
    db5c:	add	sp, sp, #0x60
    db60:	ret
    db64:	mov	x8, x19
    db68:	ldr	x9, [x8, #112]!
    db6c:	cmp	x9, x8
    db70:	b.eq	db44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf4>  // b.none
    db74:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    db78:	ldr	x23, [x23, #4024]
    db7c:	ldrb	w8, [x23]
    db80:	tbnz	w8, #4, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc4>
    db84:	mov	x0, sp
    db88:	mov	w1, wzr
    db8c:	bl	7110 <scols_reset_iter@plt>
    db90:	mov	x1, sp
    db94:	sub	x2, x29, #0x8
    db98:	mov	x0, x19
    db9c:	bl	7b60 <scols_table_next_column@plt>
    dba0:	cbz	w0, dc44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcf4>
    dba4:	ldr	x8, [x19, #88]
    dba8:	ldr	x1, [x19, #72]
    dbac:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    dbb0:	add	x9, x9, #0x6b7
    dbb4:	cmp	x8, #0x0
    dbb8:	csel	x0, x9, x8, eq  // eq = none
    dbbc:	bl	7060 <fputs@plt>
    dbc0:	ldr	x8, [x19, #232]
    dbc4:	mov	w22, wzr
    dbc8:	add	x8, x8, #0x1
    dbcc:	str	x8, [x19, #232]
    dbd0:	ldrh	w9, [x19, #248]
    dbd4:	ldr	x10, [x19, #48]
    dbd8:	orr	w11, w9, #0x100
    dbdc:	add	x8, x10, x8
    dbe0:	strh	w11, [x19, #248]
    dbe4:	str	x8, [x19, #240]
    dbe8:	tbz	w9, #7, db48 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf8>
    dbec:	ldrb	w8, [x23]
    dbf0:	tbz	w8, #4, db48 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf8>
    dbf4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    dbf8:	ldr	x8, [x8, #4016]
    dbfc:	ldr	x20, [x8]
    dc00:	bl	7390 <getpid@plt>
    dc04:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dc08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dc0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dc10:	mov	w2, w0
    dc14:	add	x1, x1, #0x2eb
    dc18:	add	x3, x3, #0x2f9
    dc1c:	add	x4, x4, #0x3d0
    dc20:	mov	x0, x20
    dc24:	bl	7dc0 <fprintf@plt>
    dc28:	ldp	x3, x2, [x19, #232]
    dc2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dc30:	add	x1, x1, #0x952
    dc34:	mov	x0, x19
    dc38:	mov	w4, w22
    dc3c:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    dc40:	b	db48 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf8>
    dc44:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dc48:	add	x21, x21, #0xd49
    dc4c:	b	dc98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd48>
    dc50:	ldur	x8, [x29, #-8]
    dc54:	add	x0, x8, #0xa8
    dc58:	bl	7260 <scols_cell_get_data@plt>
    dc5c:	mov	x1, x0
    dc60:	mov	x0, x20
    dc64:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    dc68:	cbnz	w0, dd08 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb8>
    dc6c:	ldur	x1, [x29, #-8]
    dc70:	mov	x0, x19
    dc74:	mov	x2, xzr
    dc78:	mov	x4, x20
    dc7c:	add	x3, x1, #0xa8
    dc80:	bl	dd7c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe2c>
    dc84:	mov	x1, sp
    dc88:	sub	x2, x29, #0x8
    dc8c:	mov	x0, x19
    dc90:	bl	7b60 <scols_table_next_column@plt>
    dc94:	cbnz	w0, dba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc54>
    dc98:	ldur	x0, [x29, #-8]
    dc9c:	bl	7c00 <scols_column_is_hidden@plt>
    dca0:	cbnz	w0, dc84 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd34>
    dca4:	mov	x0, x20
    dca8:	bl	10a14 <scols_get_library_version@@SMARTCOLS_2.25+0x280>
    dcac:	ldur	x8, [x29, #-8]
    dcb0:	ldrb	w8, [x8, #224]
    dcb4:	tbz	w8, #1, dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dcb8:	mov	x0, x19
    dcbc:	bl	7100 <scols_table_is_tree@plt>
    dcc0:	cbz	w0, dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dcc4:	ldur	x0, [x29, #-8]
    dcc8:	bl	7a30 <scols_column_is_tree@plt>
    dccc:	cbz	w0, dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dcd0:	ldr	x8, [x19, #152]
    dcd4:	cmn	x8, #0x1
    dcd8:	b.eq	dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>  // b.none
    dcdc:	mov	x24, xzr
    dce0:	mov	x0, x20
    dce4:	mov	x1, x21
    dce8:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    dcec:	cbnz	w0, dd08 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb8>
    dcf0:	ldr	x8, [x19, #152]
    dcf4:	add	x24, x24, #0x1
    dcf8:	add	x8, x8, #0x1
    dcfc:	cmp	x24, x8
    dd00:	b.cc	dce0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd90>  // b.lo, b.ul, b.last
    dd04:	b	dc50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dd08:	ldr	x8, [x19, #232]
    dd0c:	mov	w22, w0
    dd10:	b	dbd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc80>
    dd14:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    dd18:	ldr	x8, [x8, #4016]
    dd1c:	ldr	x21, [x8]
    dd20:	bl	7390 <getpid@plt>
    dd24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd28:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd2c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd30:	mov	w2, w0
    dd34:	add	x1, x1, #0x2eb
    dd38:	add	x3, x3, #0x2f9
    dd3c:	add	x4, x4, #0x3d0
    dd40:	mov	x0, x21
    dd44:	bl	7dc0 <fprintf@plt>
    dd48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd4c:	add	x1, x1, #0x942
    dd50:	mov	x0, x19
    dd54:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    dd58:	b	db84 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc34>
    dd5c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dd68:	add	x0, x0, #0x455
    dd6c:	add	x1, x1, #0x7c3
    dd70:	add	x3, x3, #0x8f6
    dd74:	mov	w2, #0x324                 	// #804
    dd78:	bl	7c90 <__assert_fail@plt>
    dd7c:	sub	sp, sp, #0x70
    dd80:	stp	x29, x30, [sp, #16]
    dd84:	stp	x28, x27, [sp, #32]
    dd88:	stp	x26, x25, [sp, #48]
    dd8c:	stp	x24, x23, [sp, #64]
    dd90:	stp	x22, x21, [sp, #80]
    dd94:	stp	x20, x19, [sp, #96]
    dd98:	add	x29, sp, #0x10
    dd9c:	str	xzr, [sp, #8]
    dda0:	cbz	x0, e570 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1620>
    dda4:	mov	x21, x1
    dda8:	cbz	x1, e590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1640>
    ddac:	mov	x19, x0
    ddb0:	mov	x0, x4
    ddb4:	mov	x23, x4
    ddb8:	mov	x25, x3
    ddbc:	mov	x22, x2
    ddc0:	bl	10c44 <scols_get_library_version@@SMARTCOLS_2.25+0x4b0>
    ddc4:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    ddc8:	add	x26, x26, #0x1ad
    ddcc:	cmp	x0, #0x0
    ddd0:	csel	x24, x26, x0, eq  // eq = none
    ddd4:	mov	x0, x21
    ddd8:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    dddc:	ldr	w8, [x19, #224]
    dde0:	mov	w20, w0
    dde4:	cmp	w8, #0x3
    dde8:	b.eq	df3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfec>  // b.none
    ddec:	cmp	w8, #0x2
    ddf0:	b.eq	de74 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf24>  // b.none
    ddf4:	cmp	w8, #0x1
    ddf8:	b.ne	df98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1048>  // b.any
    ddfc:	ldrb	w26, [x24]
    de00:	cbz	w26, e3a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1454>
    de04:	ldr	x21, [x19, #72]
    de08:	bl	77f0 <__ctype_b_loc@plt>
    de0c:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    de10:	mov	x22, x0
    de14:	add	x24, x24, #0x1
    de18:	mov	w25, #0x4003                	// #16387
    de1c:	add	x23, x23, #0xbc1
    de20:	b	de38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    de24:	mov	x0, x21
    de28:	mov	x1, x23
    de2c:	bl	7dc0 <fprintf@plt>
    de30:	ldrb	w26, [x24], #1
    de34:	cbz	w26, e3a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1454>
    de38:	and	w2, w26, #0xff
    de3c:	cmp	w2, #0x5c
    de40:	b.eq	de24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xed4>  // b.none
    de44:	ldr	x8, [x22]
    de48:	and	x9, x26, #0xff
    de4c:	ldrh	w8, [x8, x9, lsl #1]
    de50:	and	w8, w8, w25
    de54:	cmp	w8, #0x4, lsl #12
    de58:	b.ne	de24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xed4>  // b.any
    de5c:	sxtb	w0, w26
    de60:	mov	x1, x21
    de64:	bl	7250 <fputc@plt>
    de68:	ldrb	w26, [x24], #1
    de6c:	cbnz	w26, de38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    de70:	b	e3a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1454>
    de74:	ldr	x22, [x19, #72]
    de78:	add	x0, x21, #0xa8
    de7c:	bl	7260 <scols_cell_get_data@plt>
    de80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    de84:	mov	x2, x0
    de88:	add	x1, x1, #0xb86
    de8c:	mov	x0, x22
    de90:	bl	7dc0 <fprintf@plt>
    de94:	ldr	x21, [x19, #72]
    de98:	mov	w0, #0x22                  	// #34
    de9c:	mov	x1, x21
    dea0:	bl	7250 <fputc@plt>
    dea4:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    dea8:	mov	x28, #0x5                   	// #5
    deac:	mov	w26, #0x4002                	// #16386
    deb0:	add	x22, x22, #0xbc1
    deb4:	mov	w27, #0x1                   	// #1
    deb8:	movk	x28, #0x4400, lsl #48
    debc:	b	ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf84>
    dec0:	mov	x0, x21
    dec4:	mov	x1, x22
    dec8:	mov	w2, w23
    decc:	bl	7dc0 <fprintf@plt>
    ded0:	add	x24, x24, #0x1
    ded4:	ldrsb	w25, [x24]
    ded8:	and	w23, w25, #0xff
    dedc:	sub	w8, w23, #0x22
    dee0:	cmp	w8, #0x3e
    dee4:	b.hi	def4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfa4>  // b.pmore
    dee8:	lsl	x8, x27, x8
    deec:	tst	x8, x28
    def0:	b.ne	dec0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>  // b.any
    def4:	cbz	w23, df28 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd8>
    def8:	bl	77f0 <__ctype_b_loc@plt>
    defc:	ldr	x8, [x0]
    df00:	and	x9, x25, #0xff
    df04:	ldrh	w8, [x8, x9, lsl #1]
    df08:	and	w8, w8, w26
    df0c:	cmp	w8, #0x4, lsl #12
    df10:	b.ne	dec0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>  // b.any
    df14:	mov	w0, w25
    df18:	mov	x1, x21
    df1c:	bl	7250 <fputc@plt>
    df20:	add	x24, x24, #0x1
    df24:	b	ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf84>
    df28:	mov	w0, #0x22                  	// #34
    df2c:	mov	x1, x21
    df30:	bl	7250 <fputc@plt>
    df34:	cbnz	w20, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    df38:	b	e3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1458>
    df3c:	add	x0, x21, #0xa8
    df40:	bl	7260 <scols_cell_get_data@plt>
    df44:	ldr	x1, [x19, #72]
    df48:	mov	w2, #0xffffffff            	// #-1
    df4c:	bl	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d0>
    df50:	ldr	x1, [x19, #72]
    df54:	mov	w0, #0x3a                  	// #58
    df58:	bl	7250 <fputc@plt>
    df5c:	ldr	w8, [x21, #76]
    df60:	cmp	w8, #0x2
    df64:	b.eq	e098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1148>  // b.none
    df68:	cmp	w8, #0x1
    df6c:	b.eq	e0d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1180>  // b.none
    df70:	cbnz	w8, e0e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1198>
    df74:	ldrb	w8, [x24]
    df78:	ldr	x3, [x19, #72]
    df7c:	cbz	w8, e26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>
    df80:	mov	x0, x24
    df84:	mov	x1, x3
    df88:	mov	w2, wzr
    df8c:	bl	f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d0>
    df90:	cbnz	w20, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    df94:	b	e0ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x119c>
    df98:	ldrb	w8, [x19, #248]
    df9c:	tbnz	w8, #1, dfa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1058>
    dfa0:	mov	x25, xzr
    dfa4:	b	dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1074>
    dfa8:	cbz	x25, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1060>
    dfac:	ldr	x25, [x25, #8]
    dfb0:	cbz	x22, dfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x106c>
    dfb4:	cbnz	x25, dfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x106c>
    dfb8:	ldr	x25, [x22, #24]
    dfbc:	cbnz	x25, dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1074>
    dfc0:	ldr	x25, [x21, #88]
    dfc4:	mov	x0, x21
    dfc8:	bl	7090 <scols_column_get_safechars@plt>
    dfcc:	mov	x3, x0
    dfd0:	add	x2, sp, #0x8
    dfd4:	mov	x0, x19
    dfd8:	mov	x1, x23
    dfdc:	bl	10c5c <scols_get_library_version@@SMARTCOLS_2.25+0x4c8>
    dfe0:	cmp	x0, #0x0
    dfe4:	csel	x26, x26, x0, eq  // eq = none
    dfe8:	mov	x0, x26
    dfec:	bl	7030 <strlen@plt>
    dff0:	ldrb	w8, [x26]
    dff4:	ldr	x24, [x21, #16]
    dff8:	mov	x27, x0
    dffc:	cbz	w8, e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10fc>
    e000:	mov	x0, x21
    e004:	bl	7500 <scols_column_is_customwrap@plt>
    e008:	cbz	w0, e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10fc>
    e00c:	ldp	x8, x2, [x21, #152]
    e010:	mov	x0, x21
    e014:	mov	x1, x26
    e018:	blr	x8
    e01c:	cbz	x0, e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10fc>
    e020:	sub	x28, x0, x26
    e024:	mov	x1, x0
    e028:	sub	x2, x27, x28
    e02c:	mov	x0, x21
    e030:	bl	f6ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x275c>
    e034:	mov	x0, x26
    e038:	mov	x1, x28
    e03c:	mov	x2, xzr
    e040:	bl	164b0 <scols_init_debug@@SMARTCOLS_2.25+0x28dc>
    e044:	mov	x27, x28
    e048:	str	x0, [sp, #8]
    e04c:	ldr	x8, [sp, #8]
    e050:	cbz	w20, e06c <scols_table_get_termheight@@SMARTCOLS_2.31+0x111c>
    e054:	cmp	x8, x24
    e058:	b.cs	e06c <scols_table_get_termheight@@SMARTCOLS_2.31+0x111c>  // b.hs, b.nlast
    e05c:	mov	x0, x19
    e060:	bl	75b0 <scols_table_is_maxout@plt>
    e064:	cbz	w0, e108 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>
    e068:	ldr	x8, [sp, #8]
    e06c:	cmp	x8, x24
    e070:	b.ls	e124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d4>  // b.plast
    e074:	mov	x0, x21
    e078:	bl	7bc0 <scols_column_is_trunc@plt>
    e07c:	cbz	w0, e124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d4>
    e080:	add	x1, sp, #0x8
    e084:	mov	x0, x26
    e088:	str	x24, [sp, #8]
    e08c:	bl	16c7c <scols_init_debug@@SMARTCOLS_2.25+0x30a8>
    e090:	mov	x27, x0
    e094:	b	e124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d4>
    e098:	ldrb	w8, [x24]
    e09c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e0a0:	add	x0, x0, #0xb8f
    e0a4:	cbz	w8, e0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1178>
    e0a8:	cmp	w8, #0x30
    e0ac:	b.eq	e0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1178>  // b.none
    e0b0:	cmp	w8, #0x4e
    e0b4:	b.eq	e0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1178>  // b.none
    e0b8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e0bc:	add	x9, x9, #0xb95
    e0c0:	cmp	w8, #0x6e
    e0c4:	csel	x0, x0, x9, eq  // eq = none
    e0c8:	ldr	x1, [x19, #72]
    e0cc:	b	e0e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1194>
    e0d0:	ldrb	w8, [x24]
    e0d4:	ldr	x3, [x19, #72]
    e0d8:	cbz	w8, e26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>
    e0dc:	mov	x0, x24
    e0e0:	mov	x1, x3
    e0e4:	bl	7060 <fputs@plt>
    e0e8:	cbnz	w20, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e0ec:	ldr	x3, [x19, #72]
    e0f0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e0f4:	add	x0, x0, #0xb9a
    e0f8:	mov	w1, #0x2                   	// #2
    e0fc:	mov	w2, #0x1                   	// #1
    e100:	bl	79a0 <fwrite@plt>
    e104:	b	e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e108:	mov	x0, x21
    e10c:	bl	7830 <scols_column_is_right@plt>
    e110:	ldr	x8, [sp, #8]
    e114:	cmp	w0, #0x0
    e118:	csel	x24, x8, x24, eq  // eq = none
    e11c:	cmp	x8, x24
    e120:	b.hi	e074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1124>  // b.pmore
    e124:	ldr	x8, [sp, #8]
    e128:	cmp	x8, x24
    e12c:	b.ls	e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>  // b.plast
    e130:	mov	x0, x21
    e134:	bl	7590 <scols_column_is_wrap@plt>
    e138:	cbz	w0, e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>
    e13c:	mov	x0, x21
    e140:	bl	7500 <scols_column_is_customwrap@plt>
    e144:	cbnz	w0, e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>
    e148:	mov	x0, x21
    e14c:	mov	x1, x26
    e150:	mov	x2, x27
    e154:	bl	f6ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x275c>
    e158:	add	x1, sp, #0x8
    e15c:	mov	x0, x26
    e160:	str	x24, [sp, #8]
    e164:	bl	16c7c <scols_init_debug@@SMARTCOLS_2.25+0x30a8>
    e168:	add	x8, x0, #0x1
    e16c:	mov	x27, x0
    e170:	cmp	x8, #0x2
    e174:	b.cc	e1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>  // b.lo, b.ul, b.last
    e178:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e17c:	ldr	x8, [x8, #4024]
    e180:	ldrb	w8, [x8]
    e184:	tbnz	w8, #5, e464 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1514>
    e188:	ldr	x8, [x21, #112]
    e18c:	subs	x8, x8, x27
    e190:	b.ls	e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x156c>  // b.plast
    e194:	ldr	x9, [x21, #104]
    e198:	add	x9, x9, x27
    e19c:	stp	x9, x8, [x21, #104]
    e1a0:	ldrb	w8, [x26]
    e1a4:	cbnz	w8, e1bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x126c>
    e1a8:	b	e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e1ac:	cmn	x27, #0x1
    e1b0:	b.eq	e230 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e0>  // b.none
    e1b4:	ldrb	w8, [x26]
    e1b8:	cbz	w8, e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e1bc:	mov	x0, x21
    e1c0:	bl	7830 <scols_column_is_right@plt>
    e1c4:	cbz	w0, e288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1338>
    e1c8:	cbz	x25, e1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1288>
    e1cc:	ldr	x1, [x19, #72]
    e1d0:	mov	x0, x25
    e1d4:	bl	7060 <fputs@plt>
    e1d8:	ldr	x8, [sp, #8]
    e1dc:	str	x25, [sp]
    e1e0:	cmp	x8, x24
    e1e4:	b.cs	e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>  // b.hs, b.nlast
    e1e8:	adrp	x28, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    e1ec:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e1f0:	sub	x27, x24, x8
    e1f4:	add	x28, x28, #0x18f
    e1f8:	add	x25, x25, #0xd49
    e1fc:	b	e210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12c0>
    e200:	ldr	x1, [x19, #72]
    e204:	bl	7060 <fputs@plt>
    e208:	subs	x27, x27, #0x1
    e20c:	b.eq	e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>  // b.none
    e210:	ldrb	w8, [x19, #248]
    e214:	mov	x0, x28
    e218:	tbnz	w8, #3, e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b0>
    e21c:	ldr	x8, [x19, #176]
    e220:	ldr	x8, [x8, #96]
    e224:	cmp	x8, #0x0
    e228:	csel	x0, x25, x8, eq  // eq = none
    e22c:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b0>
    e230:	str	xzr, [sp, #8]
    e234:	b	e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e238:	ldr	x1, [x19, #72]
    e23c:	mov	x0, x26
    e240:	bl	7060 <fputs@plt>
    e244:	ldr	x8, [sp]
    e248:	cbz	x8, e264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1314>
    e24c:	ldr	x3, [x19, #72]
    e250:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e254:	add	x0, x0, #0x8d5
    e258:	mov	w1, #0x4                   	// #4
    e25c:	mov	w2, #0x1                   	// #1
    e260:	bl	79a0 <fwrite@plt>
    e264:	str	x24, [sp, #8]
    e268:	b	e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e26c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e270:	add	x0, x0, #0xb8a
    e274:	mov	w1, #0x4                   	// #4
    e278:	mov	w2, #0x1                   	// #1
    e27c:	bl	79a0 <fwrite@plt>
    e280:	cbnz	w20, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e284:	b	e0ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x119c>
    e288:	cbz	x25, e2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ac>
    e28c:	mov	x0, x23
    e290:	bl	10d1c <scols_get_library_version@@SMARTCOLS_2.25+0x588>
    e294:	mov	x28, x0
    e298:	mov	x0, x21
    e29c:	bl	7a30 <scols_column_is_tree@plt>
    e2a0:	cmp	x28, x27
    e2a4:	b.cs	e2c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1378>  // b.hs, b.nlast
    e2a8:	cbz	x28, e2c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1378>
    e2ac:	cbz	w0, e2c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1378>
    e2b0:	ldr	x3, [x19, #72]
    e2b4:	mov	w1, #0x1                   	// #1
    e2b8:	mov	x0, x26
    e2bc:	mov	x2, x28
    e2c0:	bl	79a0 <fwrite@plt>
    e2c4:	add	x26, x26, x28
    e2c8:	ldr	x1, [x19, #72]
    e2cc:	mov	x0, x25
    e2d0:	bl	7060 <fputs@plt>
    e2d4:	ldr	x1, [x19, #72]
    e2d8:	mov	x0, x26
    e2dc:	bl	7060 <fputs@plt>
    e2e0:	ldr	x3, [x19, #72]
    e2e4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e2e8:	add	x0, x0, #0x8d5
    e2ec:	mov	w1, #0x4                   	// #4
    e2f0:	mov	w2, #0x1                   	// #1
    e2f4:	bl	79a0 <fwrite@plt>
    e2f8:	b	e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e2fc:	ldr	x1, [x19, #72]
    e300:	mov	x0, x26
    e304:	bl	7060 <fputs@plt>
    e308:	mov	x0, x19
    e30c:	bl	7970 <scols_table_is_minout@plt>
    e310:	cbz	w0, e328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d8>
    e314:	mov	x0, x19
    e318:	mov	x1, x21
    e31c:	mov	x2, x22
    e320:	bl	f79c <scols_table_get_termheight@@SMARTCOLS_2.31+0x284c>
    e324:	cbnz	w0, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e328:	mov	x0, x19
    e32c:	bl	75b0 <scols_table_is_maxout@plt>
    e330:	cbz	w20, e338 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13e8>
    e334:	cbz	w0, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e338:	ldr	x8, [sp, #8]
    e33c:	cmp	x8, x24
    e340:	b.cs	e390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1440>  // b.hs, b.nlast
    e344:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    e348:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e34c:	sub	x25, x24, x8
    e350:	add	x26, x26, #0x18f
    e354:	add	x27, x27, #0xd49
    e358:	b	e36c <scols_table_get_termheight@@SMARTCOLS_2.31+0x141c>
    e35c:	ldr	x1, [x19, #72]
    e360:	bl	7060 <fputs@plt>
    e364:	subs	x25, x25, #0x1
    e368:	b.eq	e38c <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>  // b.none
    e36c:	ldrb	w8, [x19, #248]
    e370:	mov	x0, x26
    e374:	tbnz	w8, #3, e35c <scols_table_get_termheight@@SMARTCOLS_2.31+0x140c>
    e378:	ldr	x8, [x19, #176]
    e37c:	ldr	x8, [x8, #96]
    e380:	cmp	x8, #0x0
    e384:	csel	x0, x27, x8, eq  // eq = none
    e388:	b	e35c <scols_table_get_termheight@@SMARTCOLS_2.31+0x140c>
    e38c:	ldr	x8, [sp, #8]
    e390:	cmp	x8, x24
    e394:	b.ls	e3a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1454>  // b.plast
    e398:	mov	x0, x21
    e39c:	bl	7bc0 <scols_column_is_trunc@plt>
    e3a0:	cbz	w0, e3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1490>
    e3a4:	cbnz	w20, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e3a8:	ldp	x1, x8, [x19, #72]
    e3ac:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e3b0:	add	x9, x9, #0xd49
    e3b4:	cmp	x8, #0x0
    e3b8:	csel	x0, x9, x8, eq  // eq = none
    e3bc:	bl	7060 <fputs@plt>
    e3c0:	ldp	x20, x19, [sp, #96]
    e3c4:	ldp	x22, x21, [sp, #80]
    e3c8:	ldp	x24, x23, [sp, #64]
    e3cc:	ldp	x26, x25, [sp, #48]
    e3d0:	ldp	x28, x27, [sp, #32]
    e3d4:	ldp	x29, x30, [sp, #16]
    e3d8:	add	sp, sp, #0x70
    e3dc:	ret
    e3e0:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e3e4:	ldr	x25, [x25, #4024]
    e3e8:	ldrb	w8, [x25]
    e3ec:	tbnz	w8, #5, e4d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1588>
    e3f0:	mov	x0, x23
    e3f4:	bl	10c50 <scols_get_library_version@@SMARTCOLS_2.25+0x4bc>
    e3f8:	ldrb	w8, [x25]
    e3fc:	mov	x20, x0
    e400:	tbnz	w8, #3, e528 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15d8>
    e404:	ldr	x8, [x19, #88]
    e408:	ldr	x1, [x19, #72]
    e40c:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    e410:	add	x9, x9, #0x6b7
    e414:	cmp	x8, #0x0
    e418:	csel	x0, x9, x8, eq  // eq = none
    e41c:	bl	7060 <fputs@plt>
    e420:	ldr	x8, [x19, #232]
    e424:	mov	x23, xzr
    e428:	add	x8, x8, #0x1
    e42c:	str	x8, [x19, #232]
    e430:	mov	x0, x19
    e434:	mov	x1, x23
    e438:	bl	7de0 <scols_table_get_column@plt>
    e43c:	mov	x1, x0
    e440:	mov	x0, x19
    e444:	mov	x2, x22
    e448:	mov	x3, x20
    e44c:	bl	f898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2948>
    e450:	ldr	x8, [x21, #8]
    e454:	add	x23, x23, #0x1
    e458:	cmp	x23, x8
    e45c:	b.ls	e430 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14e0>  // b.plast
    e460:	b	e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1470>
    e464:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e468:	ldr	x8, [x8, #4016]
    e46c:	ldr	x28, [x8]
    e470:	bl	7390 <getpid@plt>
    e474:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e478:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e47c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e480:	mov	w2, w0
    e484:	add	x1, x1, #0x2eb
    e488:	add	x3, x3, #0x2f9
    e48c:	add	x4, x4, #0x317
    e490:	mov	x0, x28
    e494:	bl	7dc0 <fprintf@plt>
    e498:	ldr	x2, [x21, #112]
    e49c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e4a0:	add	x1, x1, #0xc3d
    e4a4:	mov	x0, x21
    e4a8:	mov	x3, x27
    e4ac:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    e4b0:	ldr	x8, [x21, #112]
    e4b4:	subs	x8, x8, x27
    e4b8:	b.hi	e194 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1244>  // b.pmore
    e4bc:	ldr	x0, [x21, #120]
    e4c0:	bl	7850 <free@plt>
    e4c4:	stp	xzr, xzr, [x21, #104]
    e4c8:	str	xzr, [x21, #120]
    e4cc:	ldrb	w8, [x26]
    e4d0:	cbnz	w8, e1bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x126c>
    e4d4:	b	e308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b8>
    e4d8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e4dc:	ldr	x8, [x8, #4016]
    e4e0:	ldr	x20, [x8]
    e4e4:	bl	7390 <getpid@plt>
    e4e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e4ec:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e4f0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e4f4:	mov	w2, w0
    e4f8:	add	x1, x1, #0x2eb
    e4fc:	add	x3, x3, #0x2f9
    e500:	add	x4, x4, #0x317
    e504:	mov	x0, x20
    e508:	bl	7dc0 <fprintf@plt>
    e50c:	ldr	x2, [sp, #8]
    e510:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e514:	add	x1, x1, #0xb9d
    e518:	mov	x0, x21
    e51c:	mov	x3, x24
    e520:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    e524:	b	e3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14a0>
    e528:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e52c:	ldr	x8, [x8, #4016]
    e530:	ldr	x23, [x8]
    e534:	bl	7390 <getpid@plt>
    e538:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e53c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e540:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e544:	mov	w2, w0
    e548:	add	x1, x1, #0x2eb
    e54c:	add	x3, x3, #0x2f9
    e550:	add	x4, x4, #0x360
    e554:	mov	x0, x23
    e558:	bl	7dc0 <fprintf@plt>
    e55c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e560:	add	x1, x1, #0xc5a
    e564:	mov	x0, x22
    e568:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    e56c:	b	e404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b4>
    e570:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e574:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e578:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e57c:	add	x0, x0, #0x455
    e580:	add	x1, x1, #0x7c3
    e584:	add	x3, x3, #0xafa
    e588:	mov	w2, #0x1bd                 	// #445
    e58c:	bl	7c90 <__assert_fail@plt>
    e590:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e594:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e598:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e59c:	add	x0, x0, #0x75e
    e5a0:	add	x1, x1, #0x7c3
    e5a4:	add	x3, x3, #0xafa
    e5a8:	mov	w2, #0x1be                 	// #446
    e5ac:	bl	7c90 <__assert_fail@plt>
    e5b0:	stp	x29, x30, [sp, #-64]!
    e5b4:	str	x23, [sp, #16]
    e5b8:	stp	x22, x21, [sp, #32]
    e5bc:	stp	x20, x19, [sp, #48]
    e5c0:	mov	x29, sp
    e5c4:	cbz	x0, e768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>
    e5c8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e5cc:	ldr	x8, [x8, #4024]
    e5d0:	mov	x19, x3
    e5d4:	mov	x22, x2
    e5d8:	mov	x20, x1
    e5dc:	ldrb	w8, [x8]
    e5e0:	mov	x21, x0
    e5e4:	tbnz	w8, #4, e720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d0>
    e5e8:	add	x2, x29, #0x18
    e5ec:	mov	x0, x21
    e5f0:	mov	x1, x22
    e5f4:	bl	7a10 <scols_table_next_line@plt>
    e5f8:	cbz	w0, e614 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
    e5fc:	ldp	x20, x19, [sp, #48]
    e600:	ldp	x22, x21, [sp, #32]
    e604:	ldr	x23, [sp, #16]
    e608:	mov	w0, wzr
    e60c:	ldp	x29, x30, [sp], #64
    e610:	ret
    e614:	cbnz	x22, e6ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x175c>
    e618:	b	e63c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ec>
    e61c:	mov	x0, x21
    e620:	mov	x1, x20
    e624:	bl	daec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb9c>
    e628:	add	x2, x29, #0x18
    e62c:	mov	x0, x21
    e630:	mov	x1, xzr
    e634:	bl	7a10 <scols_table_next_line@plt>
    e638:	cbnz	w0, e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>
    e63c:	mov	x0, x21
    e640:	bl	ff2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fdc>
    e644:	ldr	x1, [x29, #24]
    e648:	mov	x0, x21
    e64c:	mov	x2, x20
    e650:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1838>
    e654:	mov	x0, x21
    e658:	mov	w1, wzr
    e65c:	mov	w2, wzr
    e660:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    e664:	cbz	x19, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1724>
    e668:	ldr	x8, [x29, #24]
    e66c:	cmp	x8, x19
    e670:	b.eq	e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>  // b.none
    e674:	ldrb	w8, [x21, #248]
    e678:	tbz	w8, #7, e61c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16cc>
    e67c:	ldp	x9, x8, [x21, #232]
    e680:	cmp	x8, x9
    e684:	b.ls	e61c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16cc>  // b.plast
    e688:	b	e628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16d8>
    e68c:	mov	x0, x21
    e690:	mov	x1, x20
    e694:	bl	daec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb9c>
    e698:	add	x2, x29, #0x18
    e69c:	mov	x0, x21
    e6a0:	mov	x1, x22
    e6a4:	bl	7a10 <scols_table_next_line@plt>
    e6a8:	cbnz	w0, e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>
    e6ac:	ldr	x8, [x22, #8]
    e6b0:	cbz	x8, e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1778>
    e6b4:	ldr	x9, [x22]
    e6b8:	cbz	x9, e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1778>
    e6bc:	cmp	x9, x8
    e6c0:	cset	w23, eq  // eq = none
    e6c4:	b	e6cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x177c>
    e6c8:	mov	w23, wzr
    e6cc:	mov	x0, x21
    e6d0:	bl	ff2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fdc>
    e6d4:	ldr	x1, [x29, #24]
    e6d8:	mov	x0, x21
    e6dc:	mov	x2, x20
    e6e0:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1838>
    e6e4:	mov	x0, x21
    e6e8:	mov	w1, w23
    e6ec:	mov	w2, w23
    e6f0:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    e6f4:	cbz	x19, e704 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17b4>
    e6f8:	ldr	x8, [x29, #24]
    e6fc:	cmp	x8, x19
    e700:	b.eq	e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>  // b.none
    e704:	cbnz	w23, e698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1748>
    e708:	ldrb	w8, [x21, #248]
    e70c:	tbz	w8, #7, e68c <scols_table_get_termheight@@SMARTCOLS_2.31+0x173c>
    e710:	ldp	x9, x8, [x21, #232]
    e714:	cmp	x8, x9
    e718:	b.ls	e68c <scols_table_get_termheight@@SMARTCOLS_2.31+0x173c>  // b.plast
    e71c:	b	e698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1748>
    e720:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e724:	ldr	x8, [x8, #4016]
    e728:	ldr	x23, [x8]
    e72c:	bl	7390 <getpid@plt>
    e730:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e734:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e738:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e73c:	mov	w2, w0
    e740:	add	x1, x1, #0x2eb
    e744:	add	x3, x3, #0x2f9
    e748:	add	x4, x4, #0x3d0
    e74c:	mov	x0, x23
    e750:	bl	7dc0 <fprintf@plt>
    e754:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e758:	add	x1, x1, #0x9f4
    e75c:	mov	x0, x21
    e760:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    e764:	b	e5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1698>
    e768:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e76c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e770:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    e774:	add	x0, x0, #0x455
    e778:	add	x1, x1, #0x7c3
    e77c:	add	x3, x3, #0x979
    e780:	mov	w2, #0x35c                 	// #860
    e784:	bl	7c90 <__assert_fail@plt>
    e788:	sub	sp, sp, #0x90
    e78c:	stp	x29, x30, [sp, #48]
    e790:	stp	x28, x27, [sp, #64]
    e794:	stp	x26, x25, [sp, #80]
    e798:	stp	x24, x23, [sp, #96]
    e79c:	stp	x22, x21, [sp, #112]
    e7a0:	stp	x20, x19, [sp, #128]
    e7a4:	add	x29, sp, #0x30
    e7a8:	cbz	x1, ecac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d5c>
    e7ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e7b0:	ldr	x8, [x8, #4024]
    e7b4:	mov	x19, x2
    e7b8:	mov	x20, x1
    e7bc:	mov	x21, x0
    e7c0:	ldrb	w8, [x8]
    e7c4:	tbnz	w8, #3, ec64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>
    e7c8:	add	x0, sp, #0x8
    e7cc:	mov	w1, wzr
    e7d0:	bl	7110 <scols_reset_iter@plt>
    e7d4:	mov	w22, wzr
    e7d8:	mov	w24, wzr
    e7dc:	cbnz	w22, ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf4>
    e7e0:	add	x1, sp, #0x8
    e7e4:	sub	x2, x29, #0x10
    e7e8:	mov	x0, x21
    e7ec:	bl	7b60 <scols_table_next_column@plt>
    e7f0:	cbnz	w0, e85c <scols_table_get_termheight@@SMARTCOLS_2.31+0x190c>
    e7f4:	ldur	x0, [x29, #-16]
    e7f8:	bl	7c00 <scols_column_is_hidden@plt>
    e7fc:	mov	w22, wzr
    e800:	cbnz	w0, e7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>
    e804:	ldur	x2, [x29, #-16]
    e808:	mov	x0, x21
    e80c:	mov	x1, x20
    e810:	mov	x3, x19
    e814:	bl	d018 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
    e818:	mov	w22, w0
    e81c:	cbnz	w0, e7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>
    e820:	ldur	x23, [x29, #-16]
    e824:	mov	x0, x20
    e828:	ldr	x1, [x23, #8]
    e82c:	bl	7db0 <scols_line_get_cell@plt>
    e830:	mov	x3, x0
    e834:	mov	x0, x21
    e838:	mov	x1, x23
    e83c:	mov	x2, x20
    e840:	mov	x4, x19
    e844:	bl	dd7c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe2c>
    e848:	ldur	x8, [x29, #-16]
    e84c:	ldr	x8, [x8, #104]
    e850:	cmp	x8, #0x0
    e854:	csinc	w24, w24, wzr, eq  // eq = none
    e858:	b	e7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x188c>
    e85c:	cbz	w24, ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf4>
    e860:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e864:	ldr	x8, [x8, #4024]
    e868:	ldrb	w8, [x8]
    e86c:	tbnz	w8, #3, ebfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cac>
    e870:	ldr	x8, [x21, #88]
    e874:	ldr	x1, [x21, #72]
    e878:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    e87c:	add	x9, x9, #0x6b7
    e880:	cmp	x8, #0x0
    e884:	csel	x0, x9, x8, eq  // eq = none
    e888:	bl	7060 <fputs@plt>
    e88c:	ldr	x8, [x21, #232]
    e890:	add	x0, sp, #0x8
    e894:	mov	w1, wzr
    e898:	add	x8, x8, #0x1
    e89c:	str	x8, [x21, #232]
    e8a0:	bl	7110 <scols_reset_iter@plt>
    e8a4:	mov	w24, wzr
    e8a8:	b	e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1978>
    e8ac:	mov	x0, x19
    e8b0:	bl	10c50 <scols_get_library_version@@SMARTCOLS_2.25+0x4bc>
    e8b4:	mov	x3, x0
    e8b8:	mov	x0, x21
    e8bc:	mov	x1, x26
    e8c0:	mov	x2, x20
    e8c4:	bl	f898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2948>
    e8c8:	mov	w22, wzr
    e8cc:	cbnz	w22, ebf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
    e8d0:	add	x1, sp, #0x8
    e8d4:	sub	x2, x29, #0x10
    e8d8:	mov	x0, x21
    e8dc:	bl	7b60 <scols_table_next_column@plt>
    e8e0:	cbnz	w0, ebf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
    e8e4:	ldur	x0, [x29, #-16]
    e8e8:	bl	7c00 <scols_column_is_hidden@plt>
    e8ec:	mov	w22, wzr
    e8f0:	cbnz	w0, e8cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x197c>
    e8f4:	ldur	x26, [x29, #-16]
    e8f8:	mov	x27, x26
    e8fc:	ldr	x8, [x27, #104]!
    e900:	cbz	x8, e8ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x195c>
    e904:	ldr	x1, [x26, #8]
    e908:	mov	x0, x20
    e90c:	bl	7db0 <scols_line_get_cell@plt>
    e910:	cbz	x21, e91c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19cc>
    e914:	ldrb	w8, [x21, #248]
    e918:	tbnz	w8, #1, e99c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a4c>
    e91c:	mov	x22, xzr
    e920:	ldr	x23, [x26, #16]
    e924:	stur	x23, [x29, #-8]
    e928:	ldr	x0, [x26, #104]
    e92c:	cbz	x0, ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    e930:	cbz	x23, e994 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a44>
    e934:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e938:	ldr	x8, [x8, #4024]
    e93c:	ldrb	w8, [x8]
    e940:	tbnz	w8, #5, e9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a9c>
    e944:	bl	7650 <strdup@plt>
    e948:	mov	x28, x0
    e94c:	cbz	x0, e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a80>
    e950:	mov	x0, x26
    e954:	bl	7500 <scols_column_is_customwrap@plt>
    e958:	cbz	w0, e9b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a68>
    e95c:	ldp	x8, x2, [x26, #152]
    e960:	mov	x0, x26
    e964:	mov	x1, x28
    e968:	blr	x8
    e96c:	cbz	x0, e9b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a68>
    e970:	sub	x25, x0, x28
    e974:	mov	x0, x28
    e978:	mov	x1, x25
    e97c:	mov	x2, xzr
    e980:	bl	164b0 <scols_init_debug@@SMARTCOLS_2.25+0x28dc>
    e984:	stur	x0, [x29, #-8]
    e988:	cmn	x25, #0x1
    e98c:	b.eq	e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a80>  // b.none
    e990:	b	ea44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af4>
    e994:	mov	w22, #0xffffffea            	// #-22
    e998:	b	e8cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x197c>
    e99c:	cbz	x0, e9a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a58>
    e9a0:	ldr	x22, [x0, #8]
    e9a4:	cbnz	x22, e920 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>
    e9a8:	ldr	x22, [x20, #24]
    e9ac:	cbnz	x22, e920 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>
    e9b0:	ldr	x22, [x26, #88]
    e9b4:	b	e920 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>
    e9b8:	sub	x1, x29, #0x8
    e9bc:	mov	x0, x28
    e9c0:	bl	16c7c <scols_init_debug@@SMARTCOLS_2.25+0x30a8>
    e9c4:	mov	x25, x0
    e9c8:	cmn	x25, #0x1
    e9cc:	b.ne	ea44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af4>  // b.any
    e9d0:	mov	x0, x28
    e9d4:	bl	7850 <free@plt>
    e9d8:	bl	7ca0 <__errno_location@plt>
    e9dc:	ldr	w8, [x0]
    e9e0:	neg	w22, w8
    e9e4:	cbnz	w8, e8cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x197c>
    e9e8:	b	ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    e9ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    e9f0:	ldr	x8, [x8, #4016]
    e9f4:	ldr	x25, [x8]
    e9f8:	bl	7390 <getpid@plt>
    e9fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ea00:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ea04:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ea08:	mov	w2, w0
    ea0c:	mov	x0, x25
    ea10:	add	x1, x1, #0x2eb
    ea14:	add	x3, x3, #0x2f9
    ea18:	add	x4, x4, #0x317
    ea1c:	bl	7dc0 <fprintf@plt>
    ea20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ea24:	mov	x0, x26
    ea28:	add	x1, x1, #0xcf0
    ea2c:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    ea30:	ldr	x0, [x26, #104]
    ea34:	bl	7650 <strdup@plt>
    ea38:	mov	x28, x0
    ea3c:	cbnz	x0, e950 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a00>
    ea40:	b	e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a80>
    ea44:	cbz	x25, ea70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b20>
    ea48:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ea4c:	ldr	x8, [x8, #4024]
    ea50:	ldrb	w8, [x8]
    ea54:	tbnz	w8, #5, eaa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b58>
    ea58:	ldr	x8, [x26, #112]
    ea5c:	subs	x8, x8, x25
    ea60:	b.ls	eb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bb4>  // b.plast
    ea64:	ldr	x9, [x26, #104]
    ea68:	add	x9, x9, x25
    ea6c:	stp	x9, x8, [x26, #104]
    ea70:	ldr	x1, [x21, #72]
    ea74:	cbz	x22, eb1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bcc>
    ea78:	mov	x0, x22
    ea7c:	bl	7060 <fputs@plt>
    ea80:	ldr	x1, [x21, #72]
    ea84:	mov	x0, x28
    ea88:	bl	7060 <fputs@plt>
    ea8c:	ldr	x3, [x21, #72]
    ea90:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ea94:	mov	w1, #0x4                   	// #4
    ea98:	mov	w2, #0x1                   	// #1
    ea9c:	add	x0, x0, #0x8d5
    eaa0:	bl	79a0 <fwrite@plt>
    eaa4:	b	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bd4>
    eaa8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    eaac:	ldr	x8, [x8, #4016]
    eab0:	ldr	x8, [x8]
    eab4:	str	x8, [sp]
    eab8:	bl	7390 <getpid@plt>
    eabc:	mov	w2, w0
    eac0:	ldr	x0, [sp]
    eac4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    eac8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    eacc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ead0:	add	x1, x1, #0x2eb
    ead4:	add	x3, x3, #0x2f9
    ead8:	add	x4, x4, #0x317
    eadc:	bl	7dc0 <fprintf@plt>
    eae0:	ldr	x2, [x26, #112]
    eae4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    eae8:	mov	x0, x26
    eaec:	add	x1, x1, #0xc3d
    eaf0:	mov	x3, x25
    eaf4:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    eaf8:	ldr	x8, [x26, #112]
    eafc:	subs	x8, x8, x25
    eb00:	b.hi	ea64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b14>  // b.pmore
    eb04:	ldr	x0, [x26, #120]
    eb08:	bl	7850 <free@plt>
    eb0c:	stp	xzr, xzr, [x27]
    eb10:	str	xzr, [x27, #16]
    eb14:	ldr	x1, [x21, #72]
    eb18:	cbnz	x22, ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b28>
    eb1c:	mov	x0, x28
    eb20:	bl	7060 <fputs@plt>
    eb24:	mov	x0, x28
    eb28:	bl	7850 <free@plt>
    eb2c:	mov	x0, x21
    eb30:	bl	7970 <scols_table_is_minout@plt>
    eb34:	cbz	w0, eb4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bfc>
    eb38:	mov	x0, x21
    eb3c:	mov	x1, x26
    eb40:	mov	x2, x20
    eb44:	bl	f79c <scols_table_get_termheight@@SMARTCOLS_2.31+0x284c>
    eb48:	cbnz	w0, ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    eb4c:	mov	x0, x21
    eb50:	bl	75b0 <scols_table_is_maxout@plt>
    eb54:	cbz	w0, ebd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c80>
    eb58:	ldur	x8, [x29, #-8]
    eb5c:	cmp	x8, x23
    eb60:	b.cs	eba8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c58>  // b.hs, b.nlast
    eb64:	sub	x22, x23, x8
    eb68:	b	eb7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c2c>
    eb6c:	ldr	x1, [x21, #72]
    eb70:	bl	7060 <fputs@plt>
    eb74:	subs	x22, x22, #0x1
    eb78:	b.eq	eba8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c58>  // b.none
    eb7c:	ldrb	w8, [x21, #248]
    eb80:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    eb84:	add	x0, x0, #0x18f
    eb88:	tbnz	w8, #3, eb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    eb8c:	ldr	x8, [x21, #176]
    eb90:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    eb94:	add	x9, x9, #0xd49
    eb98:	ldr	x8, [x8, #96]
    eb9c:	cmp	x8, #0x0
    eba0:	csel	x0, x9, x8, eq  // eq = none
    eba4:	b	eb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    eba8:	mov	x0, x26
    ebac:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    ebb0:	cbnz	w0, ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    ebb4:	ldp	x1, x8, [x21, #72]
    ebb8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ebbc:	add	x9, x9, #0xd49
    ebc0:	cmp	x8, #0x0
    ebc4:	csel	x0, x9, x8, eq  // eq = none
    ebc8:	bl	7060 <fputs@plt>
    ebcc:	b	ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    ebd0:	mov	x0, x26
    ebd4:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    ebd8:	cbz	w0, eb58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    ebdc:	ldur	x8, [x29, #-16]
    ebe0:	ldr	x8, [x8, #104]
    ebe4:	cmp	x8, #0x0
    ebe8:	csinc	w24, w24, wzr, eq  // eq = none
    ebec:	b	e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1978>
    ebf0:	cbnz	w22, ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf4>
    ebf4:	cbnz	w24, e860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1910>
    ebf8:	b	ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf4>
    ebfc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ec00:	ldr	x8, [x8, #4016]
    ec04:	ldr	x22, [x8]
    ec08:	bl	7390 <getpid@plt>
    ec0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec10:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec14:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec18:	mov	w2, w0
    ec1c:	mov	x0, x22
    ec20:	add	x1, x1, #0x2eb
    ec24:	add	x3, x3, #0x2f9
    ec28:	add	x4, x4, #0x360
    ec2c:	bl	7dc0 <fprintf@plt>
    ec30:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec34:	mov	x0, x20
    ec38:	add	x1, x1, #0xcf0
    ec3c:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    ec40:	b	e870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1920>
    ec44:	ldp	x20, x19, [sp, #128]
    ec48:	ldp	x22, x21, [sp, #112]
    ec4c:	ldp	x24, x23, [sp, #96]
    ec50:	ldp	x26, x25, [sp, #80]
    ec54:	ldp	x28, x27, [sp, #64]
    ec58:	ldp	x29, x30, [sp, #48]
    ec5c:	add	sp, sp, #0x90
    ec60:	ret
    ec64:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ec68:	ldr	x8, [x8, #4016]
    ec6c:	ldr	x22, [x8]
    ec70:	bl	7390 <getpid@plt>
    ec74:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec78:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec7c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec80:	mov	w2, w0
    ec84:	add	x1, x1, #0x2eb
    ec88:	add	x3, x3, #0x2f9
    ec8c:	add	x4, x4, #0x360
    ec90:	mov	x0, x22
    ec94:	bl	7dc0 <fprintf@plt>
    ec98:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ec9c:	add	x1, x1, #0xce2
    eca0:	mov	x0, x20
    eca4:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    eca8:	b	e7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    ecac:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ecb0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ecb4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ecb8:	add	x0, x0, #0x856
    ecbc:	add	x1, x1, #0x7c3
    ecc0:	add	x3, x3, #0xc88
    ecc4:	mov	w2, #0x290                 	// #656
    ecc8:	bl	7c90 <__assert_fail@plt>
    eccc:	sub	sp, sp, #0x40
    ecd0:	stp	x20, x19, [sp, #48]
    ecd4:	mov	x19, x1
    ecd8:	mov	x20, x0
    ecdc:	add	x0, sp, #0x8
    ece0:	mov	w1, wzr
    ece4:	stp	x29, x30, [sp, #32]
    ece8:	add	x29, sp, #0x20
    ecec:	bl	7110 <scols_reset_iter@plt>
    ecf0:	add	x2, sp, #0x8
    ecf4:	mov	x0, x20
    ecf8:	mov	x1, x19
    ecfc:	mov	x3, xzr
    ed00:	bl	e5b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
    ed04:	ldp	x20, x19, [sp, #48]
    ed08:	ldp	x29, x30, [sp, #32]
    ed0c:	mov	w0, wzr
    ed10:	add	sp, sp, #0x40
    ed14:	ret
    ed18:	stp	x29, x30, [sp, #-48]!
    ed1c:	str	x21, [sp, #16]
    ed20:	stp	x20, x19, [sp, #32]
    ed24:	mov	x29, sp
    ed28:	cbz	x0, edb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e60>
    ed2c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ed30:	ldr	x8, [x8, #4024]
    ed34:	mov	x19, x1
    ed38:	mov	x20, x0
    ed3c:	ldrb	w8, [x8]
    ed40:	tbnz	w8, #4, ed68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e18>
    ed44:	mov	x0, x20
    ed48:	mov	x3, x19
    ed4c:	ldp	x20, x19, [sp, #32]
    ed50:	ldr	x21, [sp, #16]
    ed54:	adrp	x2, e000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b0>
    ed58:	add	x2, x2, #0xdd0
    ed5c:	mov	x1, xzr
    ed60:	ldp	x29, x30, [sp], #48
    ed64:	b	13644 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
    ed68:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ed6c:	ldr	x8, [x8, #4016]
    ed70:	ldr	x21, [x8]
    ed74:	bl	7390 <getpid@plt>
    ed78:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ed7c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ed80:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ed84:	mov	w2, w0
    ed88:	add	x1, x1, #0x2eb
    ed8c:	add	x3, x3, #0x2f9
    ed90:	add	x4, x4, #0x3d0
    ed94:	mov	x0, x21
    ed98:	bl	7dc0 <fprintf@plt>
    ed9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    eda0:	add	x1, x1, #0xa4d
    eda4:	mov	x0, x20
    eda8:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    edac:	b	ed44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1df4>
    edb0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    edb4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    edb8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    edbc:	add	x0, x0, #0x455
    edc0:	add	x1, x1, #0x7c3
    edc4:	add	x3, x3, #0xa03
    edc8:	mov	w2, #0x3ad                 	// #941
    edcc:	bl	7c90 <__assert_fail@plt>
    edd0:	stp	x29, x30, [sp, #-48]!
    edd4:	stp	x22, x21, [sp, #16]
    edd8:	stp	x20, x19, [sp, #32]
    eddc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ede0:	ldr	x8, [x8, #4024]
    ede4:	mov	x21, x3
    ede8:	mov	x20, x1
    edec:	mov	x19, x0
    edf0:	ldrb	w8, [x8]
    edf4:	mov	x29, sp
    edf8:	tbnz	w8, #3, ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    edfc:	mov	x0, x19
    ee00:	bl	ff2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fdc>
    ee04:	mov	x0, x19
    ee08:	mov	x1, x20
    ee0c:	mov	x2, x21
    ee10:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1838>
    ee14:	cbz	x20, ee34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    ee18:	mov	x8, x20
    ee1c:	ldr	x9, [x8, #64]!
    ee20:	cmp	x9, x8
    ee24:	b.eq	ee34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>  // b.none
    ee28:	mov	x0, x19
    ee2c:	bl	fdb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e68>
    ee30:	b	efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>
    ee34:	mov	x0, x19
    ee38:	mov	x1, x20
    ee3c:	bl	13404 <scols_line_link_group@@SMARTCOLS_2.34+0x110>
    ee40:	mov	w21, w0
    ee44:	mov	x0, x19
    ee48:	bl	7960 <scols_table_is_json@plt>
    ee4c:	cbz	w0, ef18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fc8>
    ee50:	cbz	x19, ef10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fc0>
    ee54:	cbz	x20, efb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2064>
    ee58:	ldr	x8, [x20, #112]
    ee5c:	cbz	x8, ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    ee60:	ldr	x8, [x8, #72]
    ee64:	add	x9, x20, #0x50
    ee68:	cmp	x8, x9
    ee6c:	b.ne	efb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2064>  // b.any
    ee70:	mov	w1, #0x1                   	// #1
    ee74:	mov	x0, x19
    ee78:	mov	w2, w21
    ee7c:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    ee80:	b	eeac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f5c>
    ee84:	ldr	x8, [x20, #120]
    ee88:	cbnz	x8, efb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2064>
    ee8c:	ldr	x22, [x19, #168]
    ee90:	mov	x0, x19
    ee94:	mov	w2, w21
    ee98:	cmp	x22, x20
    ee9c:	cset	w1, eq  // eq = none
    eea0:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    eea4:	cmp	x22, x20
    eea8:	b.ne	efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>  // b.any
    eeac:	ldr	x8, [x20, #112]
    eeb0:	cbz	x8, efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>
    eeb4:	mov	x0, x19
    eeb8:	bl	fe8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f3c>
    eebc:	ldr	x20, [x20, #112]
    eec0:	mov	w21, wzr
    eec4:	cbnz	x20, ee54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f04>
    eec8:	b	efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>
    eecc:	ldr	x8, [x20, #112]
    eed0:	cbz	x8, efac <scols_table_get_termheight@@SMARTCOLS_2.31+0x205c>
    eed4:	ldr	x8, [x8, #72]
    eed8:	add	x9, x20, #0x50
    eedc:	cmp	x8, x9
    eee0:	b.ne	efb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2064>  // b.any
    eee4:	mov	w1, #0x1                   	// #1
    eee8:	mov	x0, xzr
    eeec:	mov	w2, w21
    eef0:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    eef4:	ldr	x8, [x20, #112]
    eef8:	cbz	x8, efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>
    eefc:	mov	x0, xzr
    ef00:	bl	fe8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f3c>
    ef04:	ldr	x20, [x20, #112]
    ef08:	mov	w21, wzr
    ef0c:	cbz	x20, efc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2074>
    ef10:	cbnz	x20, eecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f7c>
    ef14:	b	efb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2064>
    ef18:	cbz	x20, ef50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2000>
    ef1c:	ldr	x8, [x20, #112]
    ef20:	cbz	x8, ef34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fe4>
    ef24:	ldr	x8, [x8, #72]
    ef28:	add	x9, x20, #0x50
    ef2c:	cmp	x8, x9
    ef30:	b.eq	efa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2050>  // b.none
    ef34:	ldr	x8, [x20, #120]
    ef38:	cbz	x8, ef50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2000>
    ef3c:	ldr	x8, [x8, #40]
    ef40:	add	x9, x20, #0x50
    ef44:	cmp	x8, x9
    ef48:	cset	w1, eq  // eq = none
    ef4c:	b	efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2054>
    ef50:	mov	w1, wzr
    ef54:	b	efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2054>
    ef58:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    ef5c:	ldr	x8, [x8, #4016]
    ef60:	ldr	x22, [x8]
    ef64:	bl	7390 <getpid@plt>
    ef68:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ef6c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ef70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ef74:	mov	w2, w0
    ef78:	add	x1, x1, #0x2eb
    ef7c:	add	x3, x3, #0x2f9
    ef80:	add	x4, x4, #0x360
    ef84:	mov	x0, x22
    ef88:	bl	7dc0 <fprintf@plt>
    ef8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ef90:	add	x1, x1, #0xd06
    ef94:	mov	x0, x20
    ef98:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    ef9c:	b	edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eac>
    efa0:	mov	w1, #0x1                   	// #1
    efa4:	mov	x0, x19
    efa8:	b	efbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x206c>
    efac:	ldr	x8, [x20, #120]
    efb0:	cbz	x8, efd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2088>
    efb4:	mov	x0, x19
    efb8:	mov	w1, wzr
    efbc:	mov	w2, w21
    efc0:	bl	ffac <scols_table_get_termheight@@SMARTCOLS_2.31+0x305c>
    efc4:	ldp	x20, x19, [sp, #32]
    efc8:	ldp	x22, x21, [sp, #16]
    efcc:	mov	w0, wzr
    efd0:	ldp	x29, x30, [sp], #48
    efd4:	ret
    efd8:	mov	x0, xzr
    efdc:	b	efb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2068>
    efe0:	stp	x29, x30, [sp, #-32]!
    efe4:	str	x19, [sp, #16]
    efe8:	mov	x29, sp
    efec:	cbz	x0, f01c <scols_table_get_termheight@@SMARTCOLS_2.31+0x20cc>
    eff0:	mov	x19, x0
    eff4:	mov	x0, x1
    eff8:	bl	1098c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    effc:	ldrb	w8, [x19, #249]
    f000:	tbz	w8, #1, f01c <scols_table_get_termheight@@SMARTCOLS_2.31+0x20cc>
    f004:	mov	x0, x19
    f008:	mov	x1, xzr
    f00c:	bl	7760 <scols_table_set_symbols@plt>
    f010:	ldrh	w8, [x19, #248]
    f014:	and	w8, w8, #0xfffffdff
    f018:	strh	w8, [x19, #248]
    f01c:	ldr	x19, [sp, #16]
    f020:	ldp	x29, x30, [sp], #32
    f024:	ret
    f028:	sub	sp, sp, #0x70
    f02c:	stp	x29, x30, [sp, #32]
    f030:	str	x25, [sp, #48]
    f034:	stp	x24, x23, [sp, #64]
    f038:	stp	x22, x21, [sp, #80]
    f03c:	stp	x20, x19, [sp, #96]
    f040:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    f044:	ldr	x8, [x8, #4024]
    f048:	mov	x20, x1
    f04c:	mov	x19, x0
    f050:	add	x29, sp, #0x20
    f054:	ldrb	w8, [x8]
    f058:	tbnz	w8, #4, f088 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2138>
    f05c:	str	xzr, [x20]
    f060:	ldr	x8, [x19, #176]
    f064:	cbz	x8, f0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2188>
    f068:	ldrh	w8, [x19, #248]
    f06c:	and	w8, w8, #0xfffffdff
    f070:	ldr	w9, [x19, #224]
    f074:	strh	w8, [x19, #248]
    f078:	cbz	w9, f0fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x21ac>
    f07c:	tbnz	w8, #2, f160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>
    f080:	mov	w21, #0x2000                	// #8192
    f084:	b	f18c <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>
    f088:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    f08c:	ldr	x8, [x8, #4016]
    f090:	ldr	x21, [x8]
    f094:	bl	7390 <getpid@plt>
    f098:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f09c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f0a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f0a4:	mov	w2, w0
    f0a8:	add	x1, x1, #0x2eb
    f0ac:	add	x3, x3, #0x2f9
    f0b0:	add	x4, x4, #0x3d0
    f0b4:	mov	x0, x21
    f0b8:	bl	7dc0 <fprintf@plt>
    f0bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f0c0:	add	x1, x1, #0xa64
    f0c4:	mov	x0, x19
    f0c8:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    f0cc:	str	xzr, [x20]
    f0d0:	ldr	x8, [x19, #176]
    f0d4:	cbnz	x8, f068 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2118>
    f0d8:	mov	x0, x19
    f0dc:	bl	7ba0 <scols_table_set_default_symbols@plt>
    f0e0:	mov	w21, w0
    f0e4:	cbnz	w0, f358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2408>
    f0e8:	ldrh	w8, [x19, #248]
    f0ec:	orr	w8, w8, #0x200
    f0f0:	ldr	w9, [x19, #224]
    f0f4:	strh	w8, [x19, #248]
    f0f8:	cbnz	w9, f07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x212c>
    f0fc:	ldr	w9, [x19, #64]
    f100:	cmp	w9, #0x1
    f104:	b.eq	f128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d8>  // b.none
    f108:	cmp	w9, #0x2
    f10c:	b.ne	f140 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21f0>  // b.any
    f110:	mov	w9, #0x4                   	// #4
    f114:	and	w8, w8, #0xfffffffb
    f118:	orr	w8, w8, w9
    f11c:	strh	w8, [x19, #248]
    f120:	tbz	w8, #2, f080 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2130>
    f124:	b	f160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>
    f128:	mov	w9, wzr
    f12c:	and	w8, w8, #0xfffffffb
    f130:	orr	w8, w8, w9
    f134:	strh	w8, [x19, #248]
    f138:	tbz	w8, #2, f080 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2130>
    f13c:	b	f160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>
    f140:	mov	w0, #0x1                   	// #1
    f144:	bl	7a70 <isatty@plt>
    f148:	ldrh	w8, [x19, #248]
    f14c:	ubfiz	w9, w0, #2, #1
    f150:	and	w8, w8, #0xfffffffb
    f154:	orr	w8, w8, w9
    f158:	strh	w8, [x19, #248]
    f15c:	tbz	w8, #2, f080 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2130>
    f160:	mov	x0, x19
    f164:	bl	78b0 <scols_table_get_termwidth@plt>
    f168:	ldr	x8, [x19, #56]
    f16c:	mov	x21, x0
    f170:	cbz	x8, f18c <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>
    f174:	subs	x22, x21, x8
    f178:	b.ls	f18c <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>  // b.plast
    f17c:	mov	x0, x19
    f180:	mov	x1, x22
    f184:	bl	7340 <scols_table_set_termwidth@plt>
    f188:	mov	x21, x22
    f18c:	ldrh	w8, [x19, #248]
    f190:	tbz	w8, #2, f1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x225c>
    f194:	ldr	w9, [x19, #224]
    f198:	cbnz	w9, f1ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x225c>
    f19c:	mov	x0, x19
    f1a0:	bl	7100 <scols_table_is_tree@plt>
    f1a4:	cbz	w0, f1b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2264>
    f1a8:	ldrh	w8, [x19, #248]
    f1ac:	and	w8, w8, #0xffffff7f
    f1b0:	strh	w8, [x19, #248]
    f1b4:	mov	x0, x19
    f1b8:	bl	7100 <scols_table_is_tree@plt>
    f1bc:	cbz	w0, f2d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2384>
    f1c0:	ldr	x8, [x19, #176]
    f1c4:	ldr	x22, [x19, #32]
    f1c8:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f1cc:	add	x9, x9, #0x56d
    f1d0:	ldr	x8, [x8, #16]
    f1d4:	cmp	x8, #0x0
    f1d8:	csel	x0, x9, x8, eq  // eq = none
    f1dc:	bl	7030 <strlen@plt>
    f1e0:	mul	x24, x0, x22
    f1e4:	ldr	w8, [x19, #224]
    f1e8:	cmp	w8, #0x3
    f1ec:	b.eq	f2e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2394>  // b.none
    f1f0:	cmp	w8, #0x2
    f1f4:	b.eq	f2f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a0>  // b.none
    f1f8:	cmp	w8, #0x1
    f1fc:	b.ne	f208 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>  // b.any
    f200:	ldr	x8, [x19, #16]
    f204:	add	x24, x8, x24
    f208:	add	x0, sp, #0x8
    f20c:	mov	w1, wzr
    f210:	bl	7110 <scols_reset_iter@plt>
    f214:	b	f228 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22d8>
    f218:	mov	x25, xzr
    f21c:	add	x8, x25, x24
    f220:	cmp	x8, x21
    f224:	csel	x21, x8, x21, hi  // hi = pmore
    f228:	add	x1, sp, #0x8
    f22c:	add	x2, x29, #0x18
    f230:	mov	x0, x19
    f234:	bl	7a10 <scols_table_next_line@plt>
    f238:	cbnz	w0, f28c <scols_table_get_termheight@@SMARTCOLS_2.31+0x233c>
    f23c:	ldr	x22, [x29, #24]
    f240:	cbz	x22, f3a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2450>
    f244:	ldr	x8, [x22, #40]
    f248:	cbz	x8, f218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22c8>
    f24c:	mov	x23, xzr
    f250:	mov	x25, xzr
    f254:	b	f26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x231c>
    f258:	ldr	x8, [x22, #40]
    f25c:	add	x23, x23, #0x1
    f260:	add	x25, x0, x25
    f264:	cmp	x23, x8
    f268:	b.cs	f21c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22cc>  // b.hs, b.nlast
    f26c:	mov	x0, x22
    f270:	mov	x1, x23
    f274:	bl	7db0 <scols_line_get_cell@plt>
    f278:	cbz	x0, f258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2308>
    f27c:	bl	7260 <scols_cell_get_data@plt>
    f280:	cbz	x0, f258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2308>
    f284:	bl	7030 <strlen@plt>
    f288:	b	f258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2308>
    f28c:	add	x0, x21, #0x1
    f290:	bl	10824 <scols_get_library_version@@SMARTCOLS_2.25+0x90>
    f294:	str	x0, [x20]
    f298:	cbz	x0, f338 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e8>
    f29c:	cbz	x19, f2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2374>
    f2a0:	mov	x8, x19
    f2a4:	ldr	x9, [x8, #128]!
    f2a8:	cmp	x9, x8
    f2ac:	b.eq	f2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2374>  // b.none
    f2b0:	mov	x0, x19
    f2b4:	bl	7100 <scols_table_is_tree@plt>
    f2b8:	cbz	w0, f2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2374>
    f2bc:	mov	x0, x19
    f2c0:	bl	1236c <scols_get_library_version@@SMARTCOLS_2.25+0x1bd8>
    f2c4:	ldr	w8, [x19, #224]
    f2c8:	cbz	w8, f344 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23f4>
    f2cc:	mov	w21, wzr
    f2d0:	b	f380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2430>
    f2d4:	mov	x24, xzr
    f2d8:	ldr	w8, [x19, #224]
    f2dc:	cmp	w8, #0x3
    f2e0:	b.ne	f1f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22a0>  // b.any
    f2e4:	ldr	x8, [x19, #32]
    f2e8:	add	x8, x8, x8, lsl #1
    f2ec:	add	x24, x8, x24
    f2f0:	add	x0, sp, #0x8
    f2f4:	mov	w1, wzr
    f2f8:	bl	7110 <scols_reset_iter@plt>
    f2fc:	add	x1, sp, #0x8
    f300:	add	x2, x29, #0x18
    f304:	mov	x0, x19
    f308:	bl	7b60 <scols_table_next_column@plt>
    f30c:	cbnz	w0, f208 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
    f310:	ldr	x0, [x29, #24]
    f314:	bl	7c00 <scols_column_is_hidden@plt>
    f318:	cbnz	w0, f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x23ac>
    f31c:	ldr	x8, [x29, #24]
    f320:	add	x0, x8, #0xa8
    f324:	bl	7260 <scols_cell_get_data@plt>
    f328:	bl	7030 <strlen@plt>
    f32c:	add	x8, x24, x0
    f330:	add	x24, x8, #0x2
    f334:	b	f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x23ac>
    f338:	mov	w21, #0xfffffff4            	// #-12
    f33c:	cbnz	x19, f358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2408>
    f340:	b	f380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2430>
    f344:	ldr	x1, [x20]
    f348:	mov	x0, x19
    f34c:	bl	10d7c <scols_get_library_version@@SMARTCOLS_2.25+0x5e8>
    f350:	mov	w21, w0
    f354:	cbz	w0, f380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2430>
    f358:	ldr	x0, [x20]
    f35c:	bl	1098c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    f360:	ldrb	w8, [x19, #249]
    f364:	tbz	w8, #1, f380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2430>
    f368:	mov	x0, x19
    f36c:	mov	x1, xzr
    f370:	bl	7760 <scols_table_set_symbols@plt>
    f374:	ldrh	w8, [x19, #248]
    f378:	and	w8, w8, #0xfffffdff
    f37c:	strh	w8, [x19, #248]
    f380:	mov	w0, w21
    f384:	ldp	x20, x19, [sp, #96]
    f388:	ldp	x22, x21, [sp, #80]
    f38c:	ldp	x24, x23, [sp, #64]
    f390:	ldr	x25, [sp, #48]
    f394:	ldp	x29, x30, [sp, #32]
    f398:	add	sp, sp, #0x70
    f39c:	ret
    f3a0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f3a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f3a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f3ac:	add	x0, x0, #0x856
    f3b0:	add	x1, x1, #0x7c3
    f3b4:	add	x3, x3, #0xd1c
    f3b8:	mov	w2, #0x3b7                 	// #951
    f3bc:	bl	7c90 <__assert_fail@plt>
    f3c0:	stp	x29, x30, [sp, #-32]!
    f3c4:	ldr	x8, [x0, #216]
    f3c8:	str	x19, [sp, #16]
    f3cc:	mov	x29, sp
    f3d0:	ldr	x9, [x8, #104]
    f3d4:	add	x8, x0, #0xc8
    f3d8:	cmp	x9, x8
    f3dc:	b.eq	f400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b0>  // b.none
    f3e0:	ldr	x8, [x8]
    f3e4:	sub	x19, x8, #0xc8
    f3e8:	mov	x0, x19
    f3ec:	bl	7c00 <scols_column_is_hidden@plt>
    f3f0:	cbz	w0, f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c0>
    f3f4:	mov	x0, x19
    f3f8:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    f3fc:	cbz	w0, f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c0>
    f400:	mov	w0, #0x1                   	// #1
    f404:	ldr	x19, [sp, #16]
    f408:	ldp	x29, x30, [sp], #32
    f40c:	ret
    f410:	mov	w0, wzr
    f414:	ldr	x19, [sp, #16]
    f418:	ldp	x29, x30, [sp], #32
    f41c:	ret
    f420:	stp	x29, x30, [sp, #-96]!
    f424:	stp	x20, x19, [sp, #80]
    f428:	mov	x20, x0
    f42c:	mov	w0, #0x22                  	// #34
    f430:	stp	x28, x27, [sp, #16]
    f434:	stp	x26, x25, [sp, #32]
    f438:	stp	x24, x23, [sp, #48]
    f43c:	stp	x22, x21, [sp, #64]
    f440:	mov	x29, sp
    f444:	mov	w21, w2
    f448:	mov	x19, x1
    f44c:	bl	7250 <fputc@plt>
    f450:	cbz	x20, f688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f454:	ldrb	w8, [x20]
    f458:	cmn	w21, #0x1
    f45c:	b.eq	f570 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2620>  // b.none
    f460:	cbz	w8, f688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f464:	add	x27, x20, #0x1
    f468:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f46c:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f470:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f474:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f478:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f47c:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f480:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f484:	add	x20, x20, #0xbd7
    f488:	add	x28, x28, #0x7b7
    f48c:	add	x21, x21, #0xbc8
    f490:	add	x22, x22, #0xbcb
    f494:	add	x23, x23, #0xbce
    f498:	add	x24, x24, #0xbd1
    f49c:	add	x25, x25, #0xbd4
    f4a0:	b	f4c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2574>
    f4a4:	mov	w0, #0x5c                  	// #92
    f4a8:	mov	x1, x19
    f4ac:	bl	7250 <fputc@plt>
    f4b0:	mov	w0, w26
    f4b4:	mov	x1, x19
    f4b8:	bl	7250 <fputc@plt>
    f4bc:	ldrb	w8, [x27], #1
    f4c0:	cbz	w8, f688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f4c4:	and	w26, w8, #0xff
    f4c8:	cmp	w26, #0x5c
    f4cc:	b.eq	f4a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2554>  // b.none
    f4d0:	cmp	w26, #0x22
    f4d4:	b.eq	f4a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2554>  // b.none
    f4d8:	cmp	w26, #0x20
    f4dc:	sxtb	w0, w8
    f4e0:	b.cs	f4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2564>  // b.hs, b.nlast
    f4e4:	and	w8, w0, #0xff
    f4e8:	sub	w8, w8, #0x8
    f4ec:	cmp	w8, #0x5
    f4f0:	b.hi	f534 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25e4>  // b.pmore
    f4f4:	adr	x9, f504 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25b4>
    f4f8:	ldrb	w10, [x28, x8]
    f4fc:	add	x9, x9, x10, lsl #2
    f500:	br	x9
    f504:	mov	w1, #0x2                   	// #2
    f508:	mov	w2, #0x1                   	// #1
    f50c:	mov	x0, x21
    f510:	b	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2614>
    f514:	mov	w1, #0x2                   	// #2
    f518:	mov	w2, #0x1                   	// #1
    f51c:	mov	x0, x22
    f520:	b	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2614>
    f524:	mov	w1, #0x2                   	// #2
    f528:	mov	w2, #0x1                   	// #1
    f52c:	mov	x0, x23
    f530:	b	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2614>
    f534:	mov	x0, x19
    f538:	mov	x1, x20
    f53c:	mov	w2, w26
    f540:	bl	7dc0 <fprintf@plt>
    f544:	b	f4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x256c>
    f548:	mov	w1, #0x2                   	// #2
    f54c:	mov	w2, #0x1                   	// #1
    f550:	mov	x0, x24
    f554:	b	f564 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2614>
    f558:	mov	w1, #0x2                   	// #2
    f55c:	mov	w2, #0x1                   	// #1
    f560:	mov	x0, x25
    f564:	mov	x3, x19
    f568:	bl	79a0 <fwrite@plt>
    f56c:	b	f4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x256c>
    f570:	cbz	w8, f688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f574:	add	x27, x20, #0x1
    f578:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f57c:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f580:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f584:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f588:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f58c:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f590:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f594:	add	x20, x20, #0xbd7
    f598:	add	x28, x28, #0x7bd
    f59c:	add	x21, x21, #0xbc8
    f5a0:	add	x22, x22, #0xbcb
    f5a4:	add	x23, x23, #0xbce
    f5a8:	add	x24, x24, #0xbd1
    f5ac:	add	x25, x25, #0xbd4
    f5b0:	b	f5d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2684>
    f5b4:	mov	w0, #0x5c                  	// #92
    f5b8:	mov	x1, x19
    f5bc:	bl	7250 <fputc@plt>
    f5c0:	mov	w0, w26
    f5c4:	mov	x1, x19
    f5c8:	bl	7250 <fputc@plt>
    f5cc:	ldrb	w8, [x27], #1
    f5d0:	cbz	w8, f688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2738>
    f5d4:	and	w26, w8, #0xff
    f5d8:	cmp	w26, #0x5c
    f5dc:	b.eq	f5b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>  // b.none
    f5e0:	cmp	w26, #0x22
    f5e4:	b.eq	f5b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2664>  // b.none
    f5e8:	cmp	w26, #0x1f
    f5ec:	b.ls	f600 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>  // b.plast
    f5f0:	bl	72f0 <__ctype_tolower_loc@plt>
    f5f4:	ldr	x8, [x0]
    f5f8:	ldr	w0, [x8, w26, uxtw #2]
    f5fc:	b	f5c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2674>
    f600:	sub	w8, w26, #0x8
    f604:	cmp	w8, #0x5
    f608:	b.hi	f64c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26fc>  // b.pmore
    f60c:	adr	x9, f61c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26cc>
    f610:	ldrb	w10, [x28, x8]
    f614:	add	x9, x9, x10, lsl #2
    f618:	br	x9
    f61c:	mov	w1, #0x2                   	// #2
    f620:	mov	w2, #0x1                   	// #1
    f624:	mov	x0, x21
    f628:	b	f67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x272c>
    f62c:	mov	w1, #0x2                   	// #2
    f630:	mov	w2, #0x1                   	// #1
    f634:	mov	x0, x22
    f638:	b	f67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x272c>
    f63c:	mov	w1, #0x2                   	// #2
    f640:	mov	w2, #0x1                   	// #1
    f644:	mov	x0, x23
    f648:	b	f67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x272c>
    f64c:	mov	x0, x19
    f650:	mov	x1, x20
    f654:	mov	w2, w26
    f658:	bl	7dc0 <fprintf@plt>
    f65c:	b	f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x267c>
    f660:	mov	w1, #0x2                   	// #2
    f664:	mov	w2, #0x1                   	// #1
    f668:	mov	x0, x24
    f66c:	b	f67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x272c>
    f670:	mov	w1, #0x2                   	// #2
    f674:	mov	w2, #0x1                   	// #1
    f678:	mov	x0, x25
    f67c:	mov	x3, x19
    f680:	bl	79a0 <fwrite@plt>
    f684:	b	f5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x267c>
    f688:	mov	x1, x19
    f68c:	ldp	x20, x19, [sp, #80]
    f690:	ldp	x22, x21, [sp, #64]
    f694:	ldp	x24, x23, [sp, #48]
    f698:	ldp	x26, x25, [sp, #32]
    f69c:	ldp	x28, x27, [sp, #16]
    f6a0:	mov	w0, #0x22                  	// #34
    f6a4:	ldp	x29, x30, [sp], #96
    f6a8:	b	7250 <fputc@plt>
    f6ac:	stp	x29, x30, [sp, #-48]!
    f6b0:	stp	x22, x21, [sp, #16]
    f6b4:	stp	x20, x19, [sp, #32]
    f6b8:	mov	x19, x2
    f6bc:	mov	x21, x1
    f6c0:	mov	x20, x0
    f6c4:	mov	x29, sp
    f6c8:	cbz	x1, f710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f6cc:	ldrb	w8, [x21]
    f6d0:	cbz	w8, f70c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27bc>
    f6d4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    f6d8:	ldr	x8, [x8, #4024]
    f6dc:	ldrb	w8, [x8]
    f6e0:	tbnz	w8, #5, f734 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e4>
    f6e4:	cbz	x19, f77c <scols_table_get_termheight@@SMARTCOLS_2.31+0x282c>
    f6e8:	mov	x0, x21
    f6ec:	bl	7650 <strdup@plt>
    f6f0:	mov	x21, x0
    f6f4:	cbnz	x0, f710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f6f8:	mov	w0, #0xfffffff4            	// #-12
    f6fc:	ldp	x20, x19, [sp, #32]
    f700:	ldp	x22, x21, [sp, #16]
    f704:	ldp	x29, x30, [sp], #48
    f708:	ret
    f70c:	mov	x21, xzr
    f710:	ldr	x0, [x20, #120]
    f714:	bl	7850 <free@plt>
    f718:	mov	w0, wzr
    f71c:	stp	x19, x21, [x20, #112]
    f720:	str	x21, [x20, #104]
    f724:	ldp	x20, x19, [sp, #32]
    f728:	ldp	x22, x21, [sp, #16]
    f72c:	ldp	x29, x30, [sp], #48
    f730:	ret
    f734:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    f738:	ldr	x8, [x8, #4016]
    f73c:	ldr	x22, [x8]
    f740:	bl	7390 <getpid@plt>
    f744:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f748:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f74c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f750:	mov	w2, w0
    f754:	add	x1, x1, #0x2eb
    f758:	add	x3, x3, #0x2f9
    f75c:	add	x4, x4, #0x317
    f760:	mov	x0, x22
    f764:	bl	7dc0 <fprintf@plt>
    f768:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f76c:	add	x1, x1, #0xbe0
    f770:	mov	x0, x20
    f774:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    f778:	cbnz	x19, f6e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2798>
    f77c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f780:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f784:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f788:	add	x0, x0, #0xbf5
    f78c:	add	x1, x1, #0x7c3
    f790:	add	x3, x3, #0xbf8
    f794:	mov	w2, #0x156                 	// #342
    f798:	bl	7c90 <__assert_fail@plt>
    f79c:	sub	sp, sp, #0x50
    f7a0:	stp	x29, x30, [sp, #32]
    f7a4:	stp	x20, x19, [sp, #64]
    f7a8:	add	x29, sp, #0x20
    f7ac:	mov	x20, x0
    f7b0:	mov	w0, wzr
    f7b4:	str	x21, [sp, #48]
    f7b8:	str	x1, [x29, #24]
    f7bc:	cbz	x20, f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x288c>
    f7c0:	mov	x21, x1
    f7c4:	cbz	x1, f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x288c>
    f7c8:	mov	x0, x21
    f7cc:	mov	x19, x2
    f7d0:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    f7d4:	cbz	w0, f7f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28a0>
    f7d8:	mov	w0, #0x1                   	// #1
    f7dc:	ldp	x20, x19, [sp, #64]
    f7e0:	ldr	x21, [sp, #48]
    f7e4:	ldp	x29, x30, [sp, #32]
    f7e8:	add	sp, sp, #0x50
    f7ec:	ret
    f7f0:	cbz	x19, f890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2940>
    f7f4:	add	x0, sp, #0x8
    f7f8:	mov	w1, wzr
    f7fc:	bl	7110 <scols_reset_iter@plt>
    f800:	add	x1, sp, #0x8
    f804:	mov	x0, x20
    f808:	mov	x2, x21
    f80c:	bl	7450 <scols_table_set_columns_iter@plt>
    f810:	add	x1, sp, #0x8
    f814:	add	x2, x29, #0x18
    f818:	mov	x0, x20
    f81c:	bl	7b60 <scols_table_next_column@plt>
    f820:	add	x1, sp, #0x8
    f824:	add	x2, x29, #0x18
    f828:	mov	x0, x20
    f82c:	bl	7b60 <scols_table_next_column@plt>
    f830:	cbnz	w0, f7d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2888>
    f834:	b	f854 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2904>
    f838:	add	x1, sp, #0x8
    f83c:	add	x2, x29, #0x18
    f840:	mov	x0, x20
    f844:	bl	7b60 <scols_table_next_column@plt>
    f848:	mov	w8, w0
    f84c:	mov	w0, #0x1                   	// #1
    f850:	cbnz	w8, f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x288c>
    f854:	ldr	x0, [x29, #24]
    f858:	bl	7c00 <scols_column_is_hidden@plt>
    f85c:	cbnz	w0, f838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f860:	ldr	x0, [x29, #24]
    f864:	bl	7a30 <scols_column_is_tree@plt>
    f868:	cbnz	w0, f890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2940>
    f86c:	ldr	x8, [x29, #24]
    f870:	mov	x0, x19
    f874:	ldr	x1, [x8, #8]
    f878:	bl	7db0 <scols_line_get_cell@plt>
    f87c:	cbz	x0, f838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f880:	bl	7260 <scols_cell_get_data@plt>
    f884:	cbz	x0, f838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f888:	ldrb	w8, [x0]
    f88c:	cbz	w8, f838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f890:	mov	w0, wzr
    f894:	b	f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x288c>
    f898:	sub	sp, sp, #0x60
    f89c:	stp	x29, x30, [sp, #32]
    f8a0:	str	x23, [sp, #48]
    f8a4:	stp	x22, x21, [sp, #64]
    f8a8:	stp	x20, x19, [sp, #80]
    f8ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    f8b0:	ldr	x8, [x8, #4024]
    f8b4:	mov	x22, x3
    f8b8:	mov	x21, x2
    f8bc:	mov	x20, x1
    f8c0:	ldrb	w8, [x8]
    f8c4:	mov	x19, x0
    f8c8:	add	x29, sp, #0x20
    f8cc:	str	xzr, [sp]
    f8d0:	tbnz	w8, #5, facc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b7c>
    f8d4:	cbz	x21, f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    f8d8:	mov	x0, x20
    f8dc:	bl	7a30 <scols_column_is_tree@plt>
    f8e0:	cbz	w0, f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    f8e4:	ldr	x8, [x21, #112]
    f8e8:	cbz	x8, f9a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a58>
    f8ec:	mov	x0, x22
    f8f0:	bl	10824 <scols_get_library_version@@SMARTCOLS_2.25+0x90>
    f8f4:	cbz	x0, f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    f8f8:	mov	x22, x0
    f8fc:	mov	x0, x19
    f900:	mov	x1, x21
    f904:	mov	x2, x22
    f908:	bl	d5d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x680>
    f90c:	mov	x8, x21
    f910:	ldr	x9, [x8, #64]!
    f914:	cmp	x9, x8
    f918:	b.eq	f974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a24>  // b.none
    f91c:	add	x0, sp, #0x8
    f920:	mov	w1, wzr
    f924:	bl	7110 <scols_reset_iter@plt>
    f928:	add	x1, sp, #0x8
    f92c:	add	x2, x29, #0x18
    f930:	mov	x0, x19
    f934:	bl	7b60 <scols_table_next_column@plt>
    f938:	cbnz	w0, f974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a24>
    f93c:	ldr	x0, [x29, #24]
    f940:	bl	7c00 <scols_column_is_hidden@plt>
    f944:	cbnz	w0, f928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29d8>
    f948:	ldr	x8, [x29, #24]
    f94c:	ldr	x8, [x8, #104]
    f950:	cbz	x8, f928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29d8>
    f954:	ldr	x8, [x19, #176]
    f958:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f95c:	add	x9, x9, #0x56d
    f960:	mov	x0, x22
    f964:	ldr	x8, [x8, #16]
    f968:	cmp	x8, #0x0
    f96c:	csel	x1, x9, x8, eq  // eq = none
    f970:	bl	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    f974:	mov	x2, sp
    f978:	mov	x0, x19
    f97c:	mov	x1, x22
    f980:	mov	x3, xzr
    f984:	bl	10c5c <scols_get_library_version@@SMARTCOLS_2.25+0x4c8>
    f988:	cbz	x0, f99c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>
    f98c:	ldr	x8, [sp]
    f990:	cbz	x8, f99c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>
    f994:	ldr	x1, [x19, #72]
    f998:	bl	7060 <fputs@plt>
    f99c:	mov	x0, x22
    f9a0:	bl	1098c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    f9a4:	b	f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    f9a8:	mov	x8, x21
    f9ac:	ldr	x9, [x8, #64]!
    f9b0:	cmp	x9, x8
    f9b4:	b.eq	f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>  // b.none
    f9b8:	ldr	x8, [x19, #176]
    f9bc:	ldr	x1, [x19, #72]
    f9c0:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    f9c4:	add	x22, x22, #0x56d
    f9c8:	ldr	x8, [x8, #16]
    f9cc:	cmp	x8, #0x0
    f9d0:	csel	x0, x22, x8, eq  // eq = none
    f9d4:	bl	7060 <fputs@plt>
    f9d8:	ldr	x8, [x19, #176]
    f9dc:	ldr	x8, [x8, #16]
    f9e0:	cmp	x8, #0x0
    f9e4:	csel	x0, x22, x8, eq  // eq = none
    f9e8:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
    f9ec:	str	x0, [sp]
    f9f0:	mov	x0, x19
    f9f4:	bl	7970 <scols_table_is_minout@plt>
    f9f8:	cbz	w0, fa10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac0>
    f9fc:	mov	x0, x19
    fa00:	mov	x1, x20
    fa04:	mov	x2, x21
    fa08:	bl	f79c <scols_table_get_termheight@@SMARTCOLS_2.31+0x284c>
    fa0c:	cbnz	w0, fab4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b64>
    fa10:	mov	x0, x19
    fa14:	bl	75b0 <scols_table_is_maxout@plt>
    fa18:	cbz	w0, faa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b58>
    fa1c:	ldr	x8, [sp]
    fa20:	ldr	x9, [x20, #16]
    fa24:	cmp	x8, x9
    fa28:	b.cs	fa80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b30>  // b.hs, b.nlast
    fa2c:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
    fa30:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fa34:	add	x21, x21, #0x18f
    fa38:	add	x22, x22, #0xd49
    fa3c:	b	fa60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b10>
    fa40:	ldr	x1, [x19, #72]
    fa44:	bl	7060 <fputs@plt>
    fa48:	ldr	x8, [sp]
    fa4c:	add	x8, x8, #0x1
    fa50:	str	x8, [sp]
    fa54:	ldr	x9, [x20, #16]
    fa58:	cmp	x8, x9
    fa5c:	b.cs	fa80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b30>  // b.hs, b.nlast
    fa60:	ldrb	w8, [x19, #248]
    fa64:	mov	x0, x21
    fa68:	tbnz	w8, #3, fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2af0>
    fa6c:	ldr	x8, [x19, #176]
    fa70:	ldr	x8, [x8, #96]
    fa74:	cmp	x8, #0x0
    fa78:	csel	x0, x22, x8, eq  // eq = none
    fa7c:	b	fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2af0>
    fa80:	mov	x0, x20
    fa84:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    fa88:	cbnz	w0, fab4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b64>
    fa8c:	ldp	x1, x8, [x19, #72]
    fa90:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fa94:	add	x9, x9, #0xd49
    fa98:	cmp	x8, #0x0
    fa9c:	csel	x0, x9, x8, eq  // eq = none
    faa0:	bl	7060 <fputs@plt>
    faa4:	b	fab4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b64>
    faa8:	mov	x0, x20
    faac:	bl	f3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    fab0:	cbz	w0, fa1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2acc>
    fab4:	ldp	x20, x19, [sp, #80]
    fab8:	ldp	x22, x21, [sp, #64]
    fabc:	ldr	x23, [sp, #48]
    fac0:	ldp	x29, x30, [sp, #32]
    fac4:	add	sp, sp, #0x60
    fac8:	ret
    facc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
    fad0:	ldr	x8, [x8, #4016]
    fad4:	ldr	x23, [x8]
    fad8:	bl	7390 <getpid@plt>
    fadc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fae0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fae4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fae8:	mov	w2, w0
    faec:	add	x1, x1, #0x2eb
    faf0:	add	x3, x3, #0x2f9
    faf4:	add	x4, x4, #0x317
    faf8:	mov	x0, x23
    fafc:	bl	7dc0 <fprintf@plt>
    fb00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fb04:	add	x1, x1, #0xc73
    fb08:	mov	x0, x20
    fb0c:	bl	da24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>
    fb10:	cbnz	x21, f8d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2988>
    fb14:	b	f9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    fb18:	stp	x29, x30, [sp, #-48]!
    fb1c:	stp	x20, x19, [sp, #32]
    fb20:	ldr	w8, [x0, #216]
    fb24:	str	x21, [sp, #16]
    fb28:	mov	x29, sp
    fb2c:	tbnz	w8, #31, fb64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c14>
    fb30:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fb34:	mov	x19, x0
    fb38:	mov	w21, #0xffffffff            	// #-1
    fb3c:	add	x20, x20, #0xd47
    fb40:	ldr	x3, [x19, #72]
    fb44:	mov	w1, #0x3                   	// #3
    fb48:	mov	w2, #0x1                   	// #1
    fb4c:	mov	x0, x20
    fb50:	bl	79a0 <fwrite@plt>
    fb54:	ldr	w8, [x19, #216]
    fb58:	add	w21, w21, #0x1
    fb5c:	cmp	w21, w8
    fb60:	b.lt	fb40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bf0>  // b.tstop
    fb64:	ldp	x20, x19, [sp, #32]
    fb68:	ldr	x21, [sp, #16]
    fb6c:	ldp	x29, x30, [sp], #48
    fb70:	ret
    fb74:	stp	x29, x30, [sp, #-96]!
    fb78:	stp	x28, x27, [sp, #16]
    fb7c:	stp	x26, x25, [sp, #32]
    fb80:	stp	x24, x23, [sp, #48]
    fb84:	stp	x22, x21, [sp, #64]
    fb88:	stp	x20, x19, [sp, #80]
    fb8c:	mov	x29, sp
    fb90:	mov	x19, x0
    fb94:	str	wzr, [x0, #216]
    fb98:	bl	7960 <scols_table_is_json@plt>
    fb9c:	cbz	w0, fce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d94>
    fba0:	ldr	x1, [x19, #72]
    fba4:	mov	w0, #0x7b                  	// #123
    fba8:	bl	7250 <fputc@plt>
    fbac:	ldr	x8, [x19, #88]
    fbb0:	ldr	x1, [x19, #72]
    fbb4:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    fbb8:	add	x24, x24, #0x6b7
    fbbc:	cmp	x8, #0x0
    fbc0:	csel	x0, x24, x8, eq  // eq = none
    fbc4:	bl	7060 <fputs@plt>
    fbc8:	ldr	w8, [x19, #216]
    fbcc:	tbnz	w8, #31, fc00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb0>
    fbd0:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fbd4:	mov	w21, #0xffffffff            	// #-1
    fbd8:	add	x20, x20, #0xd47
    fbdc:	ldr	x3, [x19, #72]
    fbe0:	mov	w1, #0x3                   	// #3
    fbe4:	mov	w2, #0x1                   	// #1
    fbe8:	mov	x0, x20
    fbec:	bl	79a0 <fwrite@plt>
    fbf0:	ldr	w8, [x19, #216]
    fbf4:	add	w21, w21, #0x1
    fbf8:	cmp	w21, w8
    fbfc:	b.lt	fbdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8c>  // b.tstop
    fc00:	ldr	x20, [x19, #72]
    fc04:	ldr	x25, [x19, #8]
    fc08:	mov	w0, #0x22                  	// #34
    fc0c:	mov	x1, x20
    fc10:	bl	7250 <fputc@plt>
    fc14:	cbz	x25, fc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d4c>
    fc18:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fc1c:	mov	x28, #0x5                   	// #5
    fc20:	mov	w26, #0x4002                	// #16386
    fc24:	add	x21, x21, #0xbc1
    fc28:	mov	w27, #0x1                   	// #1
    fc2c:	movk	x28, #0x4400, lsl #48
    fc30:	b	fc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf8>
    fc34:	mov	x0, x20
    fc38:	mov	x1, x21
    fc3c:	mov	w2, w22
    fc40:	bl	7dc0 <fprintf@plt>
    fc44:	add	x25, x25, #0x1
    fc48:	ldrsb	w23, [x25]
    fc4c:	and	w22, w23, #0xff
    fc50:	sub	w8, w22, #0x22
    fc54:	cmp	w8, #0x3e
    fc58:	b.hi	fc68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d18>  // b.pmore
    fc5c:	lsl	x8, x27, x8
    fc60:	tst	x8, x28
    fc64:	b.ne	fc34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ce4>  // b.any
    fc68:	cbz	w22, fc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d4c>
    fc6c:	bl	77f0 <__ctype_b_loc@plt>
    fc70:	ldr	x8, [x0]
    fc74:	and	x9, x23, #0xff
    fc78:	ldrh	w8, [x8, x9, lsl #1]
    fc7c:	and	w8, w8, w26
    fc80:	cmp	w8, #0x4, lsl #12
    fc84:	b.ne	fc34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ce4>  // b.any
    fc88:	mov	w0, w23
    fc8c:	mov	x1, x20
    fc90:	bl	7250 <fputc@plt>
    fc94:	add	x25, x25, #0x1
    fc98:	b	fc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf8>
    fc9c:	mov	w0, #0x22                  	// #34
    fca0:	mov	x1, x20
    fca4:	bl	7250 <fputc@plt>
    fca8:	ldr	x3, [x19, #72]
    fcac:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fcb0:	add	x0, x0, #0xd55
    fcb4:	mov	w1, #0x3                   	// #3
    fcb8:	mov	w2, #0x1                   	// #1
    fcbc:	mov	w20, #0x1                   	// #1
    fcc0:	bl	79a0 <fwrite@plt>
    fcc4:	ldr	x8, [x19, #88]
    fcc8:	ldr	x1, [x19, #72]
    fccc:	cmp	x8, #0x0
    fcd0:	csel	x0, x24, x8, eq  // eq = none
    fcd4:	bl	7060 <fputs@plt>
    fcd8:	ldr	w8, [x19, #216]
    fcdc:	add	w8, w8, #0x1
    fce0:	stp	w8, w20, [x19, #216]
    fce4:	ldp	x20, x19, [sp, #80]
    fce8:	ldp	x22, x21, [sp, #64]
    fcec:	ldp	x24, x23, [sp, #48]
    fcf0:	ldp	x26, x25, [sp, #32]
    fcf4:	ldp	x28, x27, [sp, #16]
    fcf8:	ldp	x29, x30, [sp], #96
    fcfc:	ret
    fd00:	stp	x29, x30, [sp, #-48]!
    fd04:	stp	x20, x19, [sp, #32]
    fd08:	ldr	w8, [x0, #216]
    fd0c:	str	x21, [sp, #16]
    fd10:	mov	x29, sp
    fd14:	mov	x19, x0
    fd18:	sub	w8, w8, #0x1
    fd1c:	str	w8, [x0, #216]
    fd20:	bl	7960 <scols_table_is_json@plt>
    fd24:	cbz	w0, fda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e58>
    fd28:	ldr	w8, [x19, #216]
    fd2c:	tbnz	w8, #31, fd60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e10>
    fd30:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fd34:	mov	w21, #0xffffffff            	// #-1
    fd38:	add	x20, x20, #0xd47
    fd3c:	ldr	x3, [x19, #72]
    fd40:	mov	w1, #0x3                   	// #3
    fd44:	mov	w2, #0x1                   	// #1
    fd48:	mov	x0, x20
    fd4c:	bl	79a0 <fwrite@plt>
    fd50:	ldr	w8, [x19, #216]
    fd54:	add	w21, w21, #0x1
    fd58:	cmp	w21, w8
    fd5c:	b.lt	fd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dec>  // b.tstop
    fd60:	ldr	x1, [x19, #72]
    fd64:	mov	w0, #0x5d                  	// #93
    fd68:	bl	7250 <fputc@plt>
    fd6c:	ldr	x9, [x19, #88]
    fd70:	ldr	w8, [x19, #216]
    fd74:	ldr	x1, [x19, #72]
    fd78:	adrp	x10, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    fd7c:	add	x10, x10, #0x6b7
    fd80:	cmp	x9, #0x0
    fd84:	sub	w8, w8, #0x1
    fd88:	csel	x0, x10, x9, eq  // eq = none
    fd8c:	str	w8, [x19, #216]
    fd90:	bl	7060 <fputs@plt>
    fd94:	ldr	x1, [x19, #72]
    fd98:	mov	w0, #0x7d                  	// #125
    fd9c:	bl	7250 <fputc@plt>
    fda0:	mov	w8, #0x1                   	// #1
    fda4:	str	w8, [x19, #220]
    fda8:	ldp	x20, x19, [sp, #32]
    fdac:	ldr	x21, [sp, #16]
    fdb0:	ldp	x29, x30, [sp], #48
    fdb4:	ret
    fdb8:	stp	x29, x30, [sp, #-48]!
    fdbc:	stp	x22, x21, [sp, #16]
    fdc0:	stp	x20, x19, [sp, #32]
    fdc4:	mov	x29, sp
    fdc8:	mov	x19, x0
    fdcc:	bl	7960 <scols_table_is_json@plt>
    fdd0:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    fdd4:	add	x21, x21, #0x6b7
    fdd8:	cbz	w0, fe4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2efc>
    fddc:	ldr	x1, [x19, #72]
    fde0:	mov	w0, #0x2c                  	// #44
    fde4:	bl	7250 <fputc@plt>
    fde8:	ldr	x8, [x19, #88]
    fdec:	ldr	x1, [x19, #72]
    fdf0:	cmp	x8, #0x0
    fdf4:	csel	x0, x21, x8, eq  // eq = none
    fdf8:	bl	7060 <fputs@plt>
    fdfc:	ldr	w8, [x19, #216]
    fe00:	tbnz	w8, #31, fe34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ee4>
    fe04:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fe08:	mov	w22, #0xffffffff            	// #-1
    fe0c:	add	x20, x20, #0xd47
    fe10:	ldr	x3, [x19, #72]
    fe14:	mov	w1, #0x3                   	// #3
    fe18:	mov	w2, #0x1                   	// #1
    fe1c:	mov	x0, x20
    fe20:	bl	79a0 <fwrite@plt>
    fe24:	ldr	w8, [x19, #216]
    fe28:	add	w22, w22, #0x1
    fe2c:	cmp	w22, w8
    fe30:	b.lt	fe10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ec0>  // b.tstop
    fe34:	ldr	x3, [x19, #72]
    fe38:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fe3c:	add	x0, x0, #0xd4b
    fe40:	mov	w1, #0xd                   	// #13
    fe44:	mov	w2, #0x1                   	// #1
    fe48:	bl	79a0 <fwrite@plt>
    fe4c:	ldr	x8, [x19, #88]
    fe50:	ldr	x1, [x19, #72]
    fe54:	cmp	x8, #0x0
    fe58:	csel	x0, x21, x8, eq  // eq = none
    fe5c:	bl	7060 <fputs@plt>
    fe60:	ldr	w8, [x19, #216]
    fe64:	ldr	x9, [x19, #232]
    fe68:	mov	w10, #0x1                   	// #1
    fe6c:	add	w8, w8, #0x1
    fe70:	add	x9, x9, #0x1
    fe74:	stp	w8, w10, [x19, #216]
    fe78:	str	x9, [x19, #232]
    fe7c:	ldp	x20, x19, [sp, #32]
    fe80:	ldp	x22, x21, [sp, #16]
    fe84:	ldp	x29, x30, [sp], #48
    fe88:	ret
    fe8c:	stp	x29, x30, [sp, #-48]!
    fe90:	stp	x20, x19, [sp, #32]
    fe94:	ldr	w8, [x0, #216]
    fe98:	str	x21, [sp, #16]
    fe9c:	mov	x29, sp
    fea0:	mov	x19, x0
    fea4:	sub	w8, w8, #0x1
    fea8:	str	w8, [x0, #216]
    feac:	bl	7960 <scols_table_is_json@plt>
    feb0:	cbz	w0, ff1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fcc>
    feb4:	ldr	w8, [x19, #216]
    feb8:	tbnz	w8, #31, feec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f9c>
    febc:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fec0:	mov	w21, #0xffffffff            	// #-1
    fec4:	add	x20, x20, #0xd47
    fec8:	ldr	x3, [x19, #72]
    fecc:	mov	w1, #0x3                   	// #3
    fed0:	mov	w2, #0x1                   	// #1
    fed4:	mov	x0, x20
    fed8:	bl	79a0 <fwrite@plt>
    fedc:	ldr	w8, [x19, #216]
    fee0:	add	w21, w21, #0x1
    fee4:	cmp	w21, w8
    fee8:	b.lt	fec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f78>  // b.tstop
    feec:	ldr	x1, [x19, #72]
    fef0:	mov	w0, #0x5d                  	// #93
    fef4:	bl	7250 <fputc@plt>
    fef8:	ldr	x8, [x19, #88]
    fefc:	ldr	x1, [x19, #72]
    ff00:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
    ff04:	add	x9, x9, #0x6b7
    ff08:	cmp	x8, #0x0
    ff0c:	csel	x0, x9, x8, eq  // eq = none
    ff10:	bl	7060 <fputs@plt>
    ff14:	mov	w8, #0x1                   	// #1
    ff18:	str	w8, [x19, #220]
    ff1c:	ldp	x20, x19, [sp, #32]
    ff20:	ldr	x21, [sp, #16]
    ff24:	ldp	x29, x30, [sp], #48
    ff28:	ret
    ff2c:	stp	x29, x30, [sp, #-48]!
    ff30:	str	x21, [sp, #16]
    ff34:	stp	x20, x19, [sp, #32]
    ff38:	mov	x29, sp
    ff3c:	mov	x19, x0
    ff40:	bl	7960 <scols_table_is_json@plt>
    ff44:	cbz	w0, ff90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3040>
    ff48:	ldr	w8, [x19, #216]
    ff4c:	tbnz	w8, #31, ff80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3030>
    ff50:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    ff54:	mov	w21, #0xffffffff            	// #-1
    ff58:	add	x20, x20, #0xd47
    ff5c:	ldr	x3, [x19, #72]
    ff60:	mov	w1, #0x3                   	// #3
    ff64:	mov	w2, #0x1                   	// #1
    ff68:	mov	x0, x20
    ff6c:	bl	79a0 <fwrite@plt>
    ff70:	ldr	w8, [x19, #216]
    ff74:	add	w21, w21, #0x1
    ff78:	cmp	w21, w8
    ff7c:	b.lt	ff5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x300c>  // b.tstop
    ff80:	ldr	x1, [x19, #72]
    ff84:	mov	w0, #0x7b                  	// #123
    ff88:	bl	7250 <fputc@plt>
    ff8c:	str	wzr, [x19, #220]
    ff90:	ldr	w8, [x19, #216]
    ff94:	ldr	x21, [sp, #16]
    ff98:	add	w8, w8, #0x1
    ff9c:	str	w8, [x19, #216]
    ffa0:	ldp	x20, x19, [sp, #32]
    ffa4:	ldp	x29, x30, [sp], #48
    ffa8:	ret
    ffac:	stp	x29, x30, [sp, #-48]!
    ffb0:	stp	x22, x21, [sp, #16]
    ffb4:	stp	x20, x19, [sp, #32]
    ffb8:	ldr	w8, [x0, #216]
    ffbc:	mov	x29, sp
    ffc0:	mov	w21, w2
    ffc4:	mov	w20, w1
    ffc8:	sub	w8, w8, #0x1
    ffcc:	mov	x19, x0
    ffd0:	str	w8, [x0, #216]
    ffd4:	bl	7960 <scols_table_is_json@plt>
    ffd8:	cbz	w0, 10064 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3114>
    ffdc:	ldr	w8, [x19, #220]
    ffe0:	cbz	w8, 1001c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30cc>
    ffe4:	ldr	w8, [x19, #216]
    ffe8:	tbnz	w8, #31, 1001c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30cc>
    ffec:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
    fff0:	mov	w22, #0xffffffff            	// #-1
    fff4:	add	x21, x21, #0xd47
    fff8:	ldr	x3, [x19, #72]
    fffc:	mov	w1, #0x3                   	// #3
   10000:	mov	w2, #0x1                   	// #1
   10004:	mov	x0, x21
   10008:	bl	79a0 <fwrite@plt>
   1000c:	ldr	w8, [x19, #216]
   10010:	add	w22, w22, #0x1
   10014:	cmp	w22, w8
   10018:	b.lt	fff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30a8>  // b.tstop
   1001c:	ldr	x1, [x19, #72]
   10020:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10024:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10028:	add	x8, x8, #0xd59
   1002c:	add	x9, x9, #0xd5b
   10030:	cmp	w20, #0x0
   10034:	csel	x0, x9, x8, eq  // eq = none
   10038:	bl	7060 <fputs@plt>
   1003c:	ldrb	w8, [x19, #249]
   10040:	tbnz	w8, #5, 10098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3148>
   10044:	ldr	x8, [x19, #88]
   10048:	ldr	x1, [x19, #72]
   1004c:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   10050:	add	x9, x9, #0x6b7
   10054:	cmp	x8, #0x0
   10058:	csel	x0, x9, x8, eq  // eq = none
   1005c:	bl	7060 <fputs@plt>
   10060:	b	10098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3148>
   10064:	cbnz	w21, 10098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3148>
   10068:	ldrh	w8, [x19, #248]
   1006c:	tbnz	w8, #13, 10098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3148>
   10070:	ldr	x8, [x19, #88]
   10074:	ldr	x1, [x19, #72]
   10078:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1007c:	add	x9, x9, #0x6b7
   10080:	cmp	x8, #0x0
   10084:	csel	x0, x9, x8, eq  // eq = none
   10088:	bl	7060 <fputs@plt>
   1008c:	ldr	x8, [x19, #232]
   10090:	add	x8, x8, #0x1
   10094:	str	x8, [x19, #232]
   10098:	mov	w8, #0x1                   	// #1
   1009c:	str	w8, [x19, #220]
   100a0:	ldp	x20, x19, [sp, #32]
   100a4:	ldp	x22, x21, [sp, #16]
   100a8:	ldp	x29, x30, [sp], #48
   100ac:	ret

00000000000100b0 <scols_table_print_range@@SMARTCOLS_2.28>:
   100b0:	sub	sp, sp, #0x50
   100b4:	stp	x29, x30, [sp, #32]
   100b8:	add	x29, sp, #0x20
   100bc:	stp	x22, x21, [sp, #48]
   100c0:	stp	x20, x19, [sp, #64]
   100c4:	mov	x20, x2
   100c8:	mov	x21, x1
   100cc:	mov	x19, x0
   100d0:	stur	xzr, [x29, #-8]
   100d4:	bl	7100 <scols_table_is_tree@plt>
   100d8:	cbz	w0, 100e4 <scols_table_print_range@@SMARTCOLS_2.28+0x34>
   100dc:	mov	w22, #0xffffffea            	// #-22
   100e0:	b	10170 <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
   100e4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   100e8:	ldr	x8, [x8, #4024]
   100ec:	ldrb	w8, [x8]
   100f0:	tbnz	w8, #4, 10188 <scols_table_print_range@@SMARTCOLS_2.28+0xd8>
   100f4:	sub	x1, x29, #0x8
   100f8:	mov	x0, x19
   100fc:	bl	f028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20d8>
   10100:	mov	w22, w0
   10104:	cbnz	w0, 10170 <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
   10108:	cbz	x21, 1012c <scols_table_print_range@@SMARTCOLS_2.28+0x7c>
   1010c:	add	x8, x19, #0x70
   10110:	add	x9, x21, #0x30
   10114:	str	wzr, [sp, #16]
   10118:	stp	x9, x8, [sp]
   1011c:	ldr	x8, [x19, #112]
   10120:	cmp	x9, x8
   10124:	b.ne	1014c <scols_table_print_range@@SMARTCOLS_2.28+0x9c>  // b.any
   10128:	b	10138 <scols_table_print_range@@SMARTCOLS_2.28+0x88>
   1012c:	mov	x0, sp
   10130:	mov	w1, wzr
   10134:	bl	7110 <scols_reset_iter@plt>
   10138:	ldur	x1, [x29, #-8]
   1013c:	mov	x0, x19
   10140:	bl	daec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb9c>
   10144:	mov	w22, w0
   10148:	cbnz	w0, 10164 <scols_table_print_range@@SMARTCOLS_2.28+0xb4>
   1014c:	ldur	x1, [x29, #-8]
   10150:	mov	x2, sp
   10154:	mov	x0, x19
   10158:	mov	x3, x20
   1015c:	bl	e5b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
   10160:	mov	w22, w0
   10164:	ldur	x1, [x29, #-8]
   10168:	mov	x0, x19
   1016c:	bl	efe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2090>
   10170:	mov	w0, w22
   10174:	ldp	x20, x19, [sp, #64]
   10178:	ldp	x22, x21, [sp, #48]
   1017c:	ldp	x29, x30, [sp, #32]
   10180:	add	sp, sp, #0x50
   10184:	ret
   10188:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1018c:	ldr	x8, [x8, #4016]
   10190:	ldr	x22, [x8]
   10194:	bl	7390 <getpid@plt>
   10198:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1019c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   101a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   101a4:	mov	w2, w0
   101a8:	add	x1, x1, #0x2eb
   101ac:	add	x3, x3, #0x2f9
   101b0:	add	x4, x4, #0x3d0
   101b4:	mov	x0, x22
   101b8:	bl	7dc0 <fprintf@plt>
   101bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   101c0:	add	x1, x1, #0xd5e
   101c4:	mov	x0, x19
   101c8:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   101cc:	b	100f4 <scols_table_print_range@@SMARTCOLS_2.28+0x44>
   101d0:	sub	sp, sp, #0x120
   101d4:	stp	x29, x30, [sp, #240]
   101d8:	add	x29, sp, #0xf0
   101dc:	str	x28, [sp, #256]
   101e0:	stp	x20, x19, [sp, #272]
   101e4:	stp	x2, x3, [x29, #-112]
   101e8:	stp	x4, x5, [x29, #-96]
   101ec:	stp	x6, x7, [x29, #-80]
   101f0:	stp	q1, q2, [sp, #16]
   101f4:	stp	q3, q4, [sp, #48]
   101f8:	str	q0, [sp]
   101fc:	stp	q5, q6, [sp, #80]
   10200:	str	q7, [sp, #112]
   10204:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10208:	ldr	x20, [x20, #4016]
   1020c:	mov	x19, x1
   10210:	cbz	x0, 1023c <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
   10214:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10218:	ldr	x9, [x9, #4024]
   1021c:	ldrb	w9, [x9, #3]
   10220:	tbnz	w9, #0, 1023c <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
   10224:	mov	x8, x0
   10228:	ldr	x0, [x20]
   1022c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10230:	add	x1, x1, #0x310
   10234:	mov	x2, x8
   10238:	bl	7dc0 <fprintf@plt>
   1023c:	mov	x8, #0xffffffffffffffd0    	// #-48
   10240:	mov	x10, sp
   10244:	sub	x11, x29, #0x70
   10248:	movk	x8, #0xff80, lsl #32
   1024c:	add	x9, x29, #0x30
   10250:	add	x10, x10, #0x80
   10254:	add	x11, x11, #0x30
   10258:	stp	x10, x8, [x29, #-16]
   1025c:	stp	x9, x11, [x29, #-32]
   10260:	ldp	q0, q1, [x29, #-32]
   10264:	ldr	x0, [x20]
   10268:	sub	x2, x29, #0x40
   1026c:	mov	x1, x19
   10270:	stp	q0, q1, [x29, #-64]
   10274:	bl	7c70 <vfprintf@plt>
   10278:	ldr	x1, [x20]
   1027c:	mov	w0, #0xa                   	// #10
   10280:	bl	7250 <fputc@plt>
   10284:	ldp	x20, x19, [sp, #272]
   10288:	ldr	x28, [sp, #256]
   1028c:	ldp	x29, x30, [sp, #240]
   10290:	add	sp, sp, #0x120
   10294:	ret

0000000000010298 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   10298:	stp	x29, x30, [sp, #-64]!
   1029c:	str	x23, [sp, #16]
   102a0:	stp	x22, x21, [sp, #32]
   102a4:	stp	x20, x19, [sp, #48]
   102a8:	mov	x29, sp
   102ac:	cbz	x0, 10328 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x90>
   102b0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   102b4:	ldr	x8, [x8, #4024]
   102b8:	mov	x22, x3
   102bc:	mov	x20, x2
   102c0:	mov	x21, x1
   102c4:	ldrb	w8, [x8]
   102c8:	mov	x19, x0
   102cc:	tbnz	w8, #4, 10330 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x98>
   102d0:	add	x1, x29, #0x18
   102d4:	mov	x0, x22
   102d8:	bl	7d00 <open_memstream@plt>
   102dc:	cbz	x0, 10384 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xec>
   102e0:	mov	x22, x0
   102e4:	mov	x0, x19
   102e8:	bl	7330 <scols_table_get_stream@plt>
   102ec:	mov	x23, x0
   102f0:	mov	x0, x19
   102f4:	mov	x1, x22
   102f8:	bl	73e0 <scols_table_set_stream@plt>
   102fc:	mov	x0, x19
   10300:	mov	x1, x21
   10304:	mov	x2, x20
   10308:	bl	7380 <scols_table_print_range@plt>
   1030c:	mov	w20, w0
   10310:	mov	x0, x22
   10314:	bl	7370 <fclose@plt>
   10318:	mov	x0, x19
   1031c:	mov	x1, x23
   10320:	bl	73e0 <scols_table_set_stream@plt>
   10324:	b	10388 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xf0>
   10328:	mov	w20, #0xffffffea            	// #-22
   1032c:	b	10388 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xf0>
   10330:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10334:	ldr	x8, [x8, #4016]
   10338:	ldr	x23, [x8]
   1033c:	bl	7390 <getpid@plt>
   10340:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10344:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10348:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1034c:	mov	w2, w0
   10350:	add	x1, x1, #0x2eb
   10354:	add	x3, x3, #0x2f9
   10358:	add	x4, x4, #0x3d0
   1035c:	mov	x0, x23
   10360:	bl	7dc0 <fprintf@plt>
   10364:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10368:	add	x1, x1, #0xd76
   1036c:	mov	x0, x19
   10370:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   10374:	add	x1, x29, #0x18
   10378:	mov	x0, x22
   1037c:	bl	7d00 <open_memstream@plt>
   10380:	cbnz	x0, 102e0 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x48>
   10384:	mov	w20, #0xfffffff4            	// #-12
   10388:	mov	w0, w20
   1038c:	ldp	x20, x19, [sp, #48]
   10390:	ldp	x22, x21, [sp, #32]
   10394:	ldr	x23, [sp, #16]
   10398:	ldp	x29, x30, [sp], #64
   1039c:	ret

00000000000103a0 <scols_print_table@@SMARTCOLS_2.25>:
   103a0:	sub	sp, sp, #0x30
   103a4:	stp	x29, x30, [sp, #16]
   103a8:	add	x29, sp, #0x10
   103ac:	sub	x1, x29, #0x4
   103b0:	stp	x20, x19, [sp, #32]
   103b4:	mov	x19, x0
   103b8:	stur	wzr, [x29, #-4]
   103bc:	bl	103f0 <scols_print_table@@SMARTCOLS_2.25+0x50>
   103c0:	ldur	w8, [x29, #-4]
   103c4:	mov	w20, w0
   103c8:	orr	w8, w8, w0
   103cc:	cbnz	w8, 103dc <scols_print_table@@SMARTCOLS_2.25+0x3c>
   103d0:	ldr	x1, [x19, #72]
   103d4:	mov	w0, #0xa                   	// #10
   103d8:	bl	7250 <fputc@plt>
   103dc:	mov	w0, w20
   103e0:	ldp	x20, x19, [sp, #32]
   103e4:	ldp	x29, x30, [sp, #16]
   103e8:	add	sp, sp, #0x30
   103ec:	ret
   103f0:	sub	sp, sp, #0x40
   103f4:	stp	x29, x30, [sp, #16]
   103f8:	stp	x22, x21, [sp, #32]
   103fc:	stp	x20, x19, [sp, #48]
   10400:	add	x29, sp, #0x10
   10404:	str	xzr, [sp, #8]
   10408:	cbz	x0, 104bc <scols_print_table@@SMARTCOLS_2.25+0x11c>
   1040c:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10410:	ldr	x22, [x22, #4024]
   10414:	mov	x20, x1
   10418:	mov	x19, x0
   1041c:	ldrb	w8, [x22]
   10420:	tbnz	w8, #4, 104f4 <scols_print_table@@SMARTCOLS_2.25+0x154>
   10424:	cbz	x20, 1042c <scols_print_table@@SMARTCOLS_2.25+0x8c>
   10428:	str	wzr, [x20]
   1042c:	mov	x8, x19
   10430:	ldr	x9, [x8, #96]!
   10434:	cmp	x9, x8
   10438:	b.eq	104b4 <scols_print_table@@SMARTCOLS_2.25+0x114>  // b.none
   1043c:	mov	x8, x19
   10440:	ldr	x9, [x8, #112]!
   10444:	cmp	x9, x8
   10448:	b.eq	104d8 <scols_print_table@@SMARTCOLS_2.25+0x138>  // b.none
   1044c:	ldrh	w8, [x19, #248]
   10450:	add	x1, sp, #0x8
   10454:	mov	x0, x19
   10458:	and	w8, w8, #0xfffffeff
   1045c:	strh	w8, [x19, #248]
   10460:	bl	f028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20d8>
   10464:	mov	w21, w0
   10468:	cbnz	w0, 104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>
   1046c:	mov	x0, x19
   10470:	bl	fb74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c24>
   10474:	ldr	w8, [x19, #224]
   10478:	cbnz	w8, 10484 <scols_print_table@@SMARTCOLS_2.25+0xe4>
   1047c:	mov	x0, x19
   10480:	bl	d6bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x76c>
   10484:	ldr	x1, [sp, #8]
   10488:	mov	x0, x19
   1048c:	bl	daec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb9c>
   10490:	mov	w21, w0
   10494:	cbnz	w0, 105a0 <scols_print_table@@SMARTCOLS_2.25+0x200>
   10498:	mov	x0, x19
   1049c:	bl	7100 <scols_table_is_tree@plt>
   104a0:	ldr	x1, [sp, #8]
   104a4:	cbz	w0, 1058c <scols_print_table@@SMARTCOLS_2.25+0x1ec>
   104a8:	mov	x0, x19
   104ac:	bl	ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dc8>
   104b0:	b	10594 <scols_print_table@@SMARTCOLS_2.25+0x1f4>
   104b4:	ldrb	w8, [x22]
   104b8:	tbnz	w8, #4, 10540 <scols_print_table@@SMARTCOLS_2.25+0x1a0>
   104bc:	mov	w21, #0xffffffea            	// #-22
   104c0:	mov	w0, w21
   104c4:	ldp	x20, x19, [sp, #48]
   104c8:	ldp	x22, x21, [sp, #32]
   104cc:	ldp	x29, x30, [sp, #16]
   104d0:	add	sp, sp, #0x40
   104d4:	ret
   104d8:	ldrb	w8, [x22]
   104dc:	tbnz	w8, #4, 105b0 <scols_print_table@@SMARTCOLS_2.25+0x210>
   104e0:	mov	w21, wzr
   104e4:	cbz	x20, 104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>
   104e8:	mov	w8, #0x1                   	// #1
   104ec:	str	w8, [x20]
   104f0:	b	104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>
   104f4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   104f8:	ldr	x8, [x8, #4016]
   104fc:	ldr	x21, [x8]
   10500:	bl	7390 <getpid@plt>
   10504:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10508:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1050c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10510:	mov	w2, w0
   10514:	add	x1, x1, #0x2eb
   10518:	add	x3, x3, #0x2f9
   1051c:	add	x4, x4, #0x3d0
   10520:	mov	x0, x21
   10524:	bl	7dc0 <fprintf@plt>
   10528:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1052c:	add	x1, x1, #0xa6f
   10530:	mov	x0, x19
   10534:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   10538:	cbnz	x20, 10428 <scols_print_table@@SMARTCOLS_2.25+0x88>
   1053c:	b	1042c <scols_print_table@@SMARTCOLS_2.25+0x8c>
   10540:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10544:	ldr	x8, [x8, #4016]
   10548:	ldr	x20, [x8]
   1054c:	bl	7390 <getpid@plt>
   10550:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10554:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10558:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1055c:	mov	w2, w0
   10560:	add	x1, x1, #0x2eb
   10564:	add	x3, x3, #0x2f9
   10568:	add	x4, x4, #0x3d0
   1056c:	mov	x0, x20
   10570:	bl	7dc0 <fprintf@plt>
   10574:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10578:	add	x1, x1, #0xda2
   1057c:	mov	x0, x19
   10580:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   10584:	mov	w21, #0xffffffea            	// #-22
   10588:	b	104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>
   1058c:	mov	x0, x19
   10590:	bl	eccc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d7c>
   10594:	mov	w21, w0
   10598:	mov	x0, x19
   1059c:	bl	fd00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2db0>
   105a0:	ldr	x1, [sp, #8]
   105a4:	mov	x0, x19
   105a8:	bl	efe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2090>
   105ac:	b	104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>
   105b0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   105b4:	ldr	x8, [x8, #4016]
   105b8:	ldr	x21, [x8]
   105bc:	bl	7390 <getpid@plt>
   105c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   105c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   105c8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   105cc:	mov	w2, w0
   105d0:	add	x1, x1, #0x2eb
   105d4:	add	x3, x3, #0x2f9
   105d8:	add	x4, x4, #0x3d0
   105dc:	mov	x0, x21
   105e0:	bl	7dc0 <fprintf@plt>
   105e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   105e8:	add	x1, x1, #0xdb6
   105ec:	mov	x0, x19
   105f0:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   105f4:	mov	w21, wzr
   105f8:	cbnz	x20, 104e8 <scols_print_table@@SMARTCOLS_2.25+0x148>
   105fc:	b	104c0 <scols_print_table@@SMARTCOLS_2.25+0x120>

0000000000010600 <scols_print_table_to_string@@SMARTCOLS_2.25>:
   10600:	sub	sp, sp, #0x40
   10604:	stp	x29, x30, [sp, #16]
   10608:	stp	x22, x21, [sp, #32]
   1060c:	stp	x20, x19, [sp, #48]
   10610:	add	x29, sp, #0x10
   10614:	cbz	x0, 10684 <scols_print_table_to_string@@SMARTCOLS_2.25+0x84>
   10618:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1061c:	ldr	x8, [x8, #4024]
   10620:	mov	x20, x1
   10624:	mov	x19, x0
   10628:	ldrb	w8, [x8]
   1062c:	tbnz	w8, #4, 1068c <scols_print_table_to_string@@SMARTCOLS_2.25+0x8c>
   10630:	add	x1, sp, #0x8
   10634:	mov	x0, x20
   10638:	bl	7d00 <open_memstream@plt>
   1063c:	cbz	x0, 106e0 <scols_print_table_to_string@@SMARTCOLS_2.25+0xe0>
   10640:	mov	x20, x0
   10644:	mov	x0, x19
   10648:	bl	7330 <scols_table_get_stream@plt>
   1064c:	mov	x22, x0
   10650:	mov	x0, x19
   10654:	mov	x1, x20
   10658:	bl	73e0 <scols_table_set_stream@plt>
   1065c:	mov	x0, x19
   10660:	mov	x1, xzr
   10664:	bl	103f0 <scols_print_table@@SMARTCOLS_2.25+0x50>
   10668:	mov	w21, w0
   1066c:	mov	x0, x20
   10670:	bl	7370 <fclose@plt>
   10674:	mov	x0, x19
   10678:	mov	x1, x22
   1067c:	bl	73e0 <scols_table_set_stream@plt>
   10680:	b	106e4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xe4>
   10684:	mov	w21, #0xffffffea            	// #-22
   10688:	b	106e4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xe4>
   1068c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10690:	ldr	x8, [x8, #4016]
   10694:	ldr	x21, [x8]
   10698:	bl	7390 <getpid@plt>
   1069c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   106a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   106a4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   106a8:	mov	w2, w0
   106ac:	add	x1, x1, #0x2eb
   106b0:	add	x3, x3, #0x2f9
   106b4:	add	x4, x4, #0x3d0
   106b8:	mov	x0, x21
   106bc:	bl	7dc0 <fprintf@plt>
   106c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   106c4:	add	x1, x1, #0xd8f
   106c8:	mov	x0, x19
   106cc:	bl	101d0 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   106d0:	add	x1, sp, #0x8
   106d4:	mov	x0, x20
   106d8:	bl	7d00 <open_memstream@plt>
   106dc:	cbnz	x0, 10640 <scols_print_table_to_string@@SMARTCOLS_2.25+0x40>
   106e0:	mov	w21, #0xfffffff4            	// #-12
   106e4:	mov	w0, w21
   106e8:	ldp	x20, x19, [sp, #48]
   106ec:	ldp	x22, x21, [sp, #32]
   106f0:	ldp	x29, x30, [sp, #16]
   106f4:	add	sp, sp, #0x40
   106f8:	ret

00000000000106fc <scols_parse_version_string@@SMARTCOLS_2.25>:
   106fc:	stp	x29, x30, [sp, #-48]!
   10700:	stp	x22, x21, [sp, #16]
   10704:	stp	x20, x19, [sp, #32]
   10708:	mov	x29, sp
   1070c:	cbz	x0, 10774 <scols_parse_version_string@@SMARTCOLS_2.25+0x78>
   10710:	ldrb	w8, [x0]
   10714:	cbz	w8, 1075c <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
   10718:	mov	w19, wzr
   1071c:	add	x20, x0, #0x1
   10720:	mov	w21, #0xa                   	// #10
   10724:	b	10730 <scols_parse_version_string@@SMARTCOLS_2.25+0x34>
   10728:	ldrb	w8, [x20], #1
   1072c:	cbz	w8, 10760 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   10730:	and	w9, w8, #0xff
   10734:	cmp	w9, #0x2e
   10738:	b.eq	10728 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>  // b.none
   1073c:	sxtb	w22, w8
   10740:	bl	77f0 <__ctype_b_loc@plt>
   10744:	ldr	x8, [x0]
   10748:	ldrh	w8, [x8, w22, sxtw #1]
   1074c:	tbz	w8, #11, 10760 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   10750:	madd	w8, w19, w21, w22
   10754:	sub	w19, w8, #0x30
   10758:	b	10728 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>
   1075c:	mov	w19, wzr
   10760:	mov	w0, w19
   10764:	ldp	x20, x19, [sp, #32]
   10768:	ldp	x22, x21, [sp, #16]
   1076c:	ldp	x29, x30, [sp], #48
   10770:	ret
   10774:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10778:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1077c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10780:	add	x0, x0, #0xdc9
   10784:	add	x1, x1, #0xdd4
   10788:	add	x3, x3, #0xdef
   1078c:	mov	w2, #0x25                  	// #37
   10790:	bl	7c90 <__assert_fail@plt>

0000000000010794 <scols_get_library_version@@SMARTCOLS_2.25>:
   10794:	stp	x29, x30, [sp, #-16]!
   10798:	mov	x29, sp
   1079c:	cbz	x0, 107ac <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   107a0:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   107a4:	add	x8, x8, #0xe1c
   107a8:	str	x8, [x0]
   107ac:	bl	77f0 <__ctype_b_loc@plt>
   107b0:	ldr	x8, [x0]
   107b4:	ldrb	w8, [x8, #101]
   107b8:	tbnz	w8, #3, 107c8 <scols_get_library_version@@SMARTCOLS_2.25+0x34>
   107bc:	mov	w0, wzr
   107c0:	ldp	x29, x30, [sp], #16
   107c4:	ret
   107c8:	bl	77f0 <__ctype_b_loc@plt>
   107cc:	ldr	x8, [x0]
   107d0:	ldrb	w8, [x8, #103]
   107d4:	tbnz	w8, #3, 107e4 <scols_get_library_version@@SMARTCOLS_2.25+0x50>
   107d8:	mov	w0, #0x2                   	// #2
   107dc:	ldp	x29, x30, [sp], #16
   107e0:	ret
   107e4:	bl	77f0 <__ctype_b_loc@plt>
   107e8:	ldr	x8, [x0]
   107ec:	ldrb	w8, [x8, #107]
   107f0:	tbnz	w8, #3, 10800 <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   107f4:	mov	w0, #0x17                  	// #23
   107f8:	ldp	x29, x30, [sp], #16
   107fc:	ret
   10800:	bl	77f0 <__ctype_b_loc@plt>
   10804:	ldr	x8, [x0]
   10808:	mov	w9, #0x92f                 	// #2351
   1080c:	ldrb	w8, [x8, #99]
   10810:	tst	w8, #0x8
   10814:	mov	w8, #0xeb                  	// #235
   10818:	csel	w0, w8, w9, eq  // eq = none
   1081c:	ldp	x29, x30, [sp], #16
   10820:	ret
   10824:	stp	x29, x30, [sp, #-48]!
   10828:	stp	x20, x19, [sp, #32]
   1082c:	mov	x20, x0
   10830:	add	x0, x0, #0x28
   10834:	str	x21, [sp, #16]
   10838:	mov	x29, sp
   1083c:	bl	7400 <malloc@plt>
   10840:	mov	x19, x0
   10844:	cbz	x0, 10864 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>
   10848:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1084c:	ldr	x9, [x9, #4024]
   10850:	add	x8, x19, #0x28
   10854:	stp	x8, x8, [x19]
   10858:	stp	xzr, x20, [x19, #16]
   1085c:	ldrb	w9, [x9]
   10860:	tbnz	w9, #6, 10878 <scols_get_library_version@@SMARTCOLS_2.25+0xe4>
   10864:	mov	x0, x19
   10868:	ldp	x20, x19, [sp, #32]
   1086c:	ldr	x21, [sp, #16]
   10870:	ldp	x29, x30, [sp], #48
   10874:	ret
   10878:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1087c:	ldr	x8, [x8, #4016]
   10880:	ldr	x21, [x8]
   10884:	bl	7390 <getpid@plt>
   10888:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1088c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10890:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10894:	mov	w2, w0
   10898:	add	x1, x1, #0x2eb
   1089c:	add	x3, x3, #0x2f9
   108a0:	add	x4, x4, #0xe23
   108a4:	mov	x0, x21
   108a8:	bl	7dc0 <fprintf@plt>
   108ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   108b0:	add	x1, x1, #0xe28
   108b4:	mov	x0, x19
   108b8:	mov	x2, x20
   108bc:	bl	108c4 <scols_get_library_version@@SMARTCOLS_2.25+0x130>
   108c0:	b	10864 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>
   108c4:	sub	sp, sp, #0x120
   108c8:	stp	x29, x30, [sp, #240]
   108cc:	add	x29, sp, #0xf0
   108d0:	str	x28, [sp, #256]
   108d4:	stp	x20, x19, [sp, #272]
   108d8:	stp	x2, x3, [x29, #-112]
   108dc:	stp	x4, x5, [x29, #-96]
   108e0:	stp	x6, x7, [x29, #-80]
   108e4:	stp	q1, q2, [sp, #16]
   108e8:	stp	q3, q4, [sp, #48]
   108ec:	str	q0, [sp]
   108f0:	stp	q5, q6, [sp, #80]
   108f4:	str	q7, [sp, #112]
   108f8:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   108fc:	ldr	x20, [x20, #4016]
   10900:	mov	x19, x1
   10904:	cbz	x0, 10930 <scols_get_library_version@@SMARTCOLS_2.25+0x19c>
   10908:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1090c:	ldr	x9, [x9, #4024]
   10910:	ldrb	w9, [x9, #3]
   10914:	tbnz	w9, #0, 10930 <scols_get_library_version@@SMARTCOLS_2.25+0x19c>
   10918:	mov	x8, x0
   1091c:	ldr	x0, [x20]
   10920:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10924:	add	x1, x1, #0x310
   10928:	mov	x2, x8
   1092c:	bl	7dc0 <fprintf@plt>
   10930:	mov	x8, #0xffffffffffffffd0    	// #-48
   10934:	mov	x10, sp
   10938:	sub	x11, x29, #0x70
   1093c:	movk	x8, #0xff80, lsl #32
   10940:	add	x9, x29, #0x30
   10944:	add	x10, x10, #0x80
   10948:	add	x11, x11, #0x30
   1094c:	stp	x10, x8, [x29, #-16]
   10950:	stp	x9, x11, [x29, #-32]
   10954:	ldp	q0, q1, [x29, #-32]
   10958:	ldr	x0, [x20]
   1095c:	sub	x2, x29, #0x40
   10960:	mov	x1, x19
   10964:	stp	q0, q1, [x29, #-64]
   10968:	bl	7c70 <vfprintf@plt>
   1096c:	ldr	x1, [x20]
   10970:	mov	w0, #0xa                   	// #10
   10974:	bl	7250 <fputc@plt>
   10978:	ldp	x20, x19, [sp, #272]
   1097c:	ldr	x28, [sp, #256]
   10980:	ldp	x29, x30, [sp, #240]
   10984:	add	sp, sp, #0x120
   10988:	ret
   1098c:	cbz	x0, 109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x234>
   10990:	stp	x29, x30, [sp, #-32]!
   10994:	stp	x20, x19, [sp, #16]
   10998:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1099c:	ldr	x8, [x8, #4024]
   109a0:	mov	x19, x0
   109a4:	mov	x29, sp
   109a8:	ldrb	w8, [x8]
   109ac:	tbnz	w8, #6, 109cc <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   109b0:	ldr	x0, [x19, #16]
   109b4:	bl	7850 <free@plt>
   109b8:	mov	x0, x19
   109bc:	ldp	x20, x19, [sp, #16]
   109c0:	ldp	x29, x30, [sp], #32
   109c4:	b	7850 <free@plt>
   109c8:	ret
   109cc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   109d0:	ldr	x8, [x8, #4016]
   109d4:	ldr	x20, [x8]
   109d8:	bl	7390 <getpid@plt>
   109dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   109e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   109e4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   109e8:	mov	w2, w0
   109ec:	add	x1, x1, #0x2eb
   109f0:	add	x3, x3, #0x2f9
   109f4:	add	x4, x4, #0xe23
   109f8:	mov	x0, x20
   109fc:	bl	7dc0 <fprintf@plt>
   10a00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10a04:	add	x1, x1, #0x31b
   10a08:	mov	x0, x19
   10a0c:	bl	108c4 <scols_get_library_version@@SMARTCOLS_2.25+0x130>
   10a10:	b	109b0 <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
   10a14:	cbz	x0, 10a38 <scols_get_library_version@@SMARTCOLS_2.25+0x2a4>
   10a18:	mov	x8, x0
   10a1c:	ldr	x9, [x8]
   10a20:	mov	w0, wzr
   10a24:	strb	wzr, [x9]
   10a28:	ldr	x9, [x8]
   10a2c:	str	xzr, [x8, #32]
   10a30:	str	x9, [x8, #8]
   10a34:	ret
   10a38:	mov	w0, #0xffffffea            	// #-22
   10a3c:	ret
   10a40:	stp	x29, x30, [sp, #-48]!
   10a44:	str	x21, [sp, #16]
   10a48:	stp	x20, x19, [sp, #32]
   10a4c:	mov	x29, sp
   10a50:	cbz	x0, 10ab8 <scols_get_library_version@@SMARTCOLS_2.25+0x324>
   10a54:	mov	x20, x1
   10a58:	cbz	x1, 10acc <scols_get_library_version@@SMARTCOLS_2.25+0x338>
   10a5c:	ldrb	w8, [x20]
   10a60:	cbz	w8, 10acc <scols_get_library_version@@SMARTCOLS_2.25+0x338>
   10a64:	mov	x19, x0
   10a68:	mov	x0, x20
   10a6c:	bl	7030 <strlen@plt>
   10a70:	mov	x21, x0
   10a74:	ldr	x8, [x19, #24]
   10a78:	ldp	x9, x0, [x19]
   10a7c:	sub	x8, x8, x0
   10a80:	add	x8, x8, x9
   10a84:	cmp	x8, x21
   10a88:	b.ls	10ab8 <scols_get_library_version@@SMARTCOLS_2.25+0x324>  // b.plast
   10a8c:	add	x2, x21, #0x1
   10a90:	mov	x1, x20
   10a94:	bl	6f90 <memcpy@plt>
   10a98:	ldr	x8, [x19, #8]
   10a9c:	mov	w0, wzr
   10aa0:	add	x8, x8, x21
   10aa4:	str	x8, [x19, #8]
   10aa8:	ldp	x20, x19, [sp, #32]
   10aac:	ldr	x21, [sp, #16]
   10ab0:	ldp	x29, x30, [sp], #48
   10ab4:	ret
   10ab8:	mov	w0, #0xffffffea            	// #-22
   10abc:	ldp	x20, x19, [sp, #32]
   10ac0:	ldr	x21, [sp, #16]
   10ac4:	ldp	x29, x30, [sp], #48
   10ac8:	ret
   10acc:	mov	w0, wzr
   10ad0:	ldp	x20, x19, [sp, #32]
   10ad4:	ldr	x21, [sp, #16]
   10ad8:	ldp	x29, x30, [sp], #48
   10adc:	ret
   10ae0:	stp	x29, x30, [sp, #-48]!
   10ae4:	stp	x22, x21, [sp, #16]
   10ae8:	stp	x20, x19, [sp, #32]
   10aec:	mov	x29, sp
   10af0:	cbz	x1, 10b5c <scols_get_library_version@@SMARTCOLS_2.25+0x3c8>
   10af4:	mov	x21, x0
   10af8:	cbz	x0, 10b70 <scols_get_library_version@@SMARTCOLS_2.25+0x3dc>
   10afc:	mov	x19, x2
   10b00:	cbz	x2, 10b5c <scols_get_library_version@@SMARTCOLS_2.25+0x3c8>
   10b04:	mov	x20, x1
   10b08:	b	10b14 <scols_get_library_version@@SMARTCOLS_2.25+0x380>
   10b0c:	subs	x20, x20, #0x1
   10b10:	b.eq	10b5c <scols_get_library_version@@SMARTCOLS_2.25+0x3c8>  // b.none
   10b14:	ldrb	w8, [x19]
   10b18:	cbz	w8, 10b0c <scols_get_library_version@@SMARTCOLS_2.25+0x378>
   10b1c:	mov	x0, x19
   10b20:	bl	7030 <strlen@plt>
   10b24:	mov	x22, x0
   10b28:	ldr	x8, [x21, #24]
   10b2c:	ldp	x9, x0, [x21]
   10b30:	sub	x8, x8, x0
   10b34:	add	x8, x8, x9
   10b38:	cmp	x8, x22
   10b3c:	b.ls	10b70 <scols_get_library_version@@SMARTCOLS_2.25+0x3dc>  // b.plast
   10b40:	add	x2, x22, #0x1
   10b44:	mov	x1, x19
   10b48:	bl	6f90 <memcpy@plt>
   10b4c:	ldr	x8, [x21, #8]
   10b50:	add	x8, x8, x22
   10b54:	str	x8, [x21, #8]
   10b58:	b	10b0c <scols_get_library_version@@SMARTCOLS_2.25+0x378>
   10b5c:	mov	w0, wzr
   10b60:	ldp	x20, x19, [sp, #32]
   10b64:	ldp	x22, x21, [sp, #16]
   10b68:	ldp	x29, x30, [sp], #48
   10b6c:	ret
   10b70:	mov	w0, #0xffffffea            	// #-22
   10b74:	ldp	x20, x19, [sp, #32]
   10b78:	ldp	x22, x21, [sp, #16]
   10b7c:	ldp	x29, x30, [sp], #48
   10b80:	ret
   10b84:	stp	x29, x30, [sp, #-48]!
   10b88:	stp	x22, x21, [sp, #16]
   10b8c:	stp	x20, x19, [sp, #32]
   10b90:	mov	x29, sp
   10b94:	cbz	x0, 10c08 <scols_get_library_version@@SMARTCOLS_2.25+0x474>
   10b98:	ldr	x8, [x0]
   10b9c:	mov	x20, x1
   10ba0:	mov	x19, x0
   10ba4:	strb	wzr, [x8]
   10ba8:	ldr	x21, [x0]
   10bac:	str	xzr, [x0, #32]
   10bb0:	str	x21, [x0, #8]
   10bb4:	cbz	x1, 10c1c <scols_get_library_version@@SMARTCOLS_2.25+0x488>
   10bb8:	ldrb	w8, [x20]
   10bbc:	cbz	w8, 10c1c <scols_get_library_version@@SMARTCOLS_2.25+0x488>
   10bc0:	mov	x0, x20
   10bc4:	bl	7030 <strlen@plt>
   10bc8:	ldr	x8, [x19, #24]
   10bcc:	cmp	x8, x0
   10bd0:	b.ls	10c08 <scols_get_library_version@@SMARTCOLS_2.25+0x474>  // b.plast
   10bd4:	mov	x22, x0
   10bd8:	add	x2, x0, #0x1
   10bdc:	mov	x0, x21
   10be0:	mov	x1, x20
   10be4:	bl	6f90 <memcpy@plt>
   10be8:	ldr	x8, [x19, #8]
   10bec:	mov	w0, wzr
   10bf0:	add	x8, x8, x22
   10bf4:	str	x8, [x19, #8]
   10bf8:	ldp	x20, x19, [sp, #32]
   10bfc:	ldp	x22, x21, [sp, #16]
   10c00:	ldp	x29, x30, [sp], #48
   10c04:	ret
   10c08:	mov	w0, #0xffffffea            	// #-22
   10c0c:	ldp	x20, x19, [sp, #32]
   10c10:	ldp	x22, x21, [sp, #16]
   10c14:	ldp	x29, x30, [sp], #48
   10c18:	ret
   10c1c:	mov	w0, wzr
   10c20:	ldp	x20, x19, [sp, #32]
   10c24:	ldp	x22, x21, [sp, #16]
   10c28:	ldp	x29, x30, [sp], #48
   10c2c:	ret
   10c30:	cbz	x0, 10c40 <scols_get_library_version@@SMARTCOLS_2.25+0x4ac>
   10c34:	ldp	x9, x8, [x0]
   10c38:	sub	x8, x8, x9
   10c3c:	str	x8, [x0, #32]
   10c40:	ret
   10c44:	cbz	x0, 10c4c <scols_get_library_version@@SMARTCOLS_2.25+0x4b8>
   10c48:	ldr	x0, [x0]
   10c4c:	ret
   10c50:	cbz	x0, 10c58 <scols_get_library_version@@SMARTCOLS_2.25+0x4c4>
   10c54:	ldr	x0, [x0, #24]
   10c58:	ret
   10c5c:	stp	x29, x30, [sp, #-64]!
   10c60:	stp	x20, x19, [sp, #48]
   10c64:	mov	x19, x2
   10c68:	str	x23, [sp, #16]
   10c6c:	stp	x22, x21, [sp, #32]
   10c70:	mov	x29, sp
   10c74:	cbz	x1, 10d00 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   10c78:	ldr	x21, [x1]
   10c7c:	mov	x20, x1
   10c80:	cbz	x21, 10d00 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   10c84:	ldr	x2, [x20, #16]
   10c88:	mov	x22, x3
   10c8c:	mov	x23, x0
   10c90:	cbnz	x2, 10cb0 <scols_get_library_version@@SMARTCOLS_2.25+0x51c>
   10c94:	ldr	x0, [x20, #24]
   10c98:	bl	16b70 <scols_init_debug@@SMARTCOLS_2.25+0x2f9c>
   10c9c:	add	x0, x0, #0x1
   10ca0:	bl	7400 <malloc@plt>
   10ca4:	mov	x2, x0
   10ca8:	str	x0, [x20, #16]
   10cac:	cbz	x0, 10d00 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   10cb0:	ldrb	w8, [x23, #249]
   10cb4:	tbnz	w8, #4, 10cd0 <scols_get_library_version@@SMARTCOLS_2.25+0x53c>
   10cb8:	mov	x0, x21
   10cbc:	mov	x1, x19
   10cc0:	mov	x3, x22
   10cc4:	bl	166a4 <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
   10cc8:	cbnz	x0, 10cf0 <scols_get_library_version@@SMARTCOLS_2.25+0x55c>
   10ccc:	b	10d00 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   10cd0:	mov	x0, x21
   10cd4:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   10cd8:	str	x0, [x19]
   10cdc:	ldr	x0, [x20, #16]
   10ce0:	mov	x1, x21
   10ce4:	bl	79e0 <strcpy@plt>
   10ce8:	ldr	x0, [x20, #16]
   10cec:	cbz	x0, 10d00 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   10cf0:	ldr	x8, [x19]
   10cf4:	add	x8, x8, #0x1
   10cf8:	cmp	x8, #0x1
   10cfc:	b.hi	10d08 <scols_get_library_version@@SMARTCOLS_2.25+0x574>  // b.pmore
   10d00:	mov	x0, xzr
   10d04:	str	xzr, [x19]
   10d08:	ldp	x20, x19, [sp, #48]
   10d0c:	ldp	x22, x21, [sp, #32]
   10d10:	ldr	x23, [sp, #16]
   10d14:	ldp	x29, x30, [sp], #64
   10d18:	ret
   10d1c:	sub	sp, sp, #0x20
   10d20:	stp	x29, x30, [sp, #16]
   10d24:	add	x29, sp, #0x10
   10d28:	cbz	x0, 10d5c <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>
   10d2c:	mov	x8, x0
   10d30:	ldr	x0, [x0]
   10d34:	str	xzr, [sp, #8]
   10d38:	cbz	x0, 10d50 <scols_get_library_version@@SMARTCOLS_2.25+0x5bc>
   10d3c:	ldr	x1, [x8, #32]
   10d40:	cbz	x1, 10d6c <scols_get_library_version@@SMARTCOLS_2.25+0x5d8>
   10d44:	add	x2, sp, #0x8
   10d48:	bl	164b0 <scols_init_debug@@SMARTCOLS_2.25+0x28dc>
   10d4c:	ldr	x0, [sp, #8]
   10d50:	ldp	x29, x30, [sp, #16]
   10d54:	add	sp, sp, #0x20
   10d58:	ret
   10d5c:	str	xzr, [sp, #8]
   10d60:	ldp	x29, x30, [sp, #16]
   10d64:	add	sp, sp, #0x20
   10d68:	ret
   10d6c:	mov	x0, xzr
   10d70:	ldp	x29, x30, [sp, #16]
   10d74:	add	sp, sp, #0x20
   10d78:	ret
   10d7c:	sub	sp, sp, #0xb0
   10d80:	str	d8, [sp, #64]
   10d84:	stp	x29, x30, [sp, #80]
   10d88:	stp	x28, x27, [sp, #96]
   10d8c:	stp	x26, x25, [sp, #112]
   10d90:	stp	x24, x23, [sp, #128]
   10d94:	stp	x22, x21, [sp, #144]
   10d98:	stp	x20, x19, [sp, #160]
   10d9c:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   10da0:	ldr	x20, [x20, #4024]
   10da4:	mov	x22, x1
   10da8:	mov	x19, x0
   10dac:	add	x29, sp, #0x40
   10db0:	ldrb	w8, [x20]
   10db4:	tbnz	w8, #4, 11118 <scols_get_library_version@@SMARTCOLS_2.25+0x984>
   10db8:	ldr	x9, [x19, #80]
   10dbc:	ldrh	w8, [x19, #248]
   10dc0:	adrp	x10, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   10dc4:	add	x10, x10, #0xd49
   10dc8:	cmp	x9, #0x0
   10dcc:	orr	w8, w8, #0x10
   10dd0:	csel	x0, x10, x9, eq  // eq = none
   10dd4:	strh	w8, [x19, #248]
   10dd8:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   10ddc:	mov	x27, x0
   10de0:	cbz	x19, 10dfc <scols_get_library_version@@SMARTCOLS_2.25+0x668>
   10de4:	mov	x8, x19
   10de8:	ldr	x9, [x8, #128]!
   10dec:	cmp	x9, x8
   10df0:	b.eq	10dfc <scols_get_library_version@@SMARTCOLS_2.25+0x668>  // b.none
   10df4:	mov	w26, #0x1                   	// #1
   10df8:	b	10e00 <scols_get_library_version@@SMARTCOLS_2.25+0x66c>
   10dfc:	mov	w26, wzr
   10e00:	add	x0, sp, #0x8
   10e04:	mov	w1, wzr
   10e08:	bl	7110 <scols_reset_iter@plt>
   10e0c:	add	x1, sp, #0x8
   10e10:	add	x2, sp, #0x20
   10e14:	mov	x0, x19
   10e18:	bl	7b60 <scols_table_next_column@plt>
   10e1c:	cbz	w0, 10eb4 <scols_get_library_version@@SMARTCOLS_2.25+0x720>
   10e20:	mov	w25, wzr
   10e24:	mov	x23, xzr
   10e28:	mov	x21, xzr
   10e2c:	ldrb	w8, [x19, #248]
   10e30:	tbnz	w8, #2, 10e44 <scols_get_library_version@@SMARTCOLS_2.25+0x6b0>
   10e34:	ldrb	w8, [x20]
   10e38:	tbnz	w8, #4, 115fc <scols_get_library_version@@SMARTCOLS_2.25+0xe68>
   10e3c:	mov	w24, wzr
   10e40:	b	114a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd14>
   10e44:	ldr	x8, [x19, #40]
   10e48:	cmp	x23, x8
   10e4c:	b.ls	10f5c <scols_get_library_version@@SMARTCOLS_2.25+0x7c8>  // b.plast
   10e50:	mov	x0, x19
   10e54:	bl	75b0 <scols_table_is_maxout@plt>
   10e58:	cbz	w0, 10f5c <scols_get_library_version@@SMARTCOLS_2.25+0x7c8>
   10e5c:	ldrb	w8, [x20]
   10e60:	tbnz	w8, #4, 1168c <scols_get_library_version@@SMARTCOLS_2.25+0xef8>
   10e64:	add	x0, sp, #0x8
   10e68:	mov	w1, wzr
   10e6c:	bl	7110 <scols_reset_iter@plt>
   10e70:	ldr	x8, [x19, #40]
   10e74:	cmp	x23, x8
   10e78:	b.ls	10f54 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>  // b.plast
   10e7c:	add	x1, sp, #0x8
   10e80:	add	x2, sp, #0x20
   10e84:	mov	x0, x19
   10e88:	bl	7b60 <scols_table_next_column@plt>
   10e8c:	cbnz	w0, 10f54 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>
   10e90:	ldr	x0, [sp, #32]
   10e94:	bl	7c00 <scols_column_is_hidden@plt>
   10e98:	cbnz	w0, 10e70 <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   10e9c:	ldr	x8, [sp, #32]
   10ea0:	sub	x23, x23, #0x1
   10ea4:	ldr	x9, [x8, #24]
   10ea8:	sub	x9, x9, #0x1
   10eac:	str	x9, [x8, #24]
   10eb0:	b	10e70 <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   10eb4:	mov	x21, xzr
   10eb8:	mov	x23, xzr
   10ebc:	mov	w25, wzr
   10ec0:	b	10f1c <scols_get_library_version@@SMARTCOLS_2.25+0x788>
   10ec4:	mov	x0, x19
   10ec8:	mov	x2, x22
   10ecc:	bl	118f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1160>
   10ed0:	cbnz	w0, 11110 <scols_get_library_version@@SMARTCOLS_2.25+0x97c>
   10ed4:	ldr	x0, [sp, #32]
   10ed8:	bl	11c30 <scols_get_library_version@@SMARTCOLS_2.25+0x149c>
   10edc:	ldr	x8, [sp, #32]
   10ee0:	cmp	w0, #0x0
   10ee4:	csel	x9, x27, xzr, eq  // eq = none
   10ee8:	add	x10, x9, x21
   10eec:	ldp	x11, x12, [x8, #16]
   10ef0:	ldrb	w8, [x8, #224]
   10ef4:	add	x9, x9, x23
   10ef8:	add	x21, x10, x11
   10efc:	and	w8, w8, #0x1
   10f00:	add	x23, x9, x12
   10f04:	add	w25, w25, w8
   10f08:	add	x1, sp, #0x8
   10f0c:	add	x2, sp, #0x20
   10f10:	mov	x0, x19
   10f14:	bl	7b60 <scols_table_next_column@plt>
   10f18:	cbnz	w0, 10e2c <scols_get_library_version@@SMARTCOLS_2.25+0x698>
   10f1c:	ldr	x0, [sp, #32]
   10f20:	bl	7c00 <scols_column_is_hidden@plt>
   10f24:	cbnz	w0, 10f08 <scols_get_library_version@@SMARTCOLS_2.25+0x774>
   10f28:	ldr	x0, [sp, #32]
   10f2c:	bl	7a30 <scols_column_is_tree@plt>
   10f30:	ldr	x1, [sp, #32]
   10f34:	cmp	w26, #0x1
   10f38:	b.ne	10ec4 <scols_get_library_version@@SMARTCOLS_2.25+0x730>  // b.any
   10f3c:	cbz	w0, 10ec4 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   10f40:	ldrb	w8, [x1, #224]
   10f44:	mov	w26, #0x2                   	// #2
   10f48:	orr	w8, w8, #0x2
   10f4c:	strb	w8, [x1, #224]
   10f50:	b	10ec4 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
   10f54:	ldrb	w8, [x20]
   10f58:	tbnz	w8, #4, 116dc <scols_get_library_version@@SMARTCOLS_2.25+0xf48>
   10f5c:	cbz	w25, 10f98 <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   10f60:	ldr	x8, [x19, #40]
   10f64:	cmp	x21, x8
   10f68:	b.ls	10f98 <scols_get_library_version@@SMARTCOLS_2.25+0x804>  // b.plast
   10f6c:	ldrb	w8, [x20]
   10f70:	tbnz	w8, #4, 11644 <scols_get_library_version@@SMARTCOLS_2.25+0xeb0>
   10f74:	add	x0, sp, #0x8
   10f78:	mov	w1, wzr
   10f7c:	bl	7110 <scols_reset_iter@plt>
   10f80:	add	x1, sp, #0x8
   10f84:	add	x2, sp, #0x20
   10f88:	mov	x0, x19
   10f8c:	bl	7b60 <scols_table_next_column@plt>
   10f90:	cbz	w0, 11038 <scols_get_library_version@@SMARTCOLS_2.25+0x8a4>
   10f94:	mov	w25, #0x1                   	// #1
   10f98:	ldr	x8, [x19, #40]
   10f9c:	cmp	x21, x8
   10fa0:	b.cs	11088 <scols_get_library_version@@SMARTCOLS_2.25+0x8f4>  // b.hs, b.nlast
   10fa4:	cbz	w25, 11090 <scols_get_library_version@@SMARTCOLS_2.25+0x8fc>
   10fa8:	ldrb	w8, [x20]
   10fac:	tbnz	w8, #4, 1172c <scols_get_library_version@@SMARTCOLS_2.25+0xf98>
   10fb0:	add	x0, sp, #0x8
   10fb4:	mov	w1, wzr
   10fb8:	bl	7110 <scols_reset_iter@plt>
   10fbc:	add	x1, sp, #0x8
   10fc0:	add	x2, sp, #0x20
   10fc4:	mov	x0, x19
   10fc8:	bl	7b60 <scols_table_next_column@plt>
   10fcc:	cbnz	w0, 11090 <scols_get_library_version@@SMARTCOLS_2.25+0x8fc>
   10fd0:	ldr	x0, [sp, #32]
   10fd4:	ldrb	w8, [x0, #224]
   10fd8:	tbz	w8, #0, 10fbc <scols_get_library_version@@SMARTCOLS_2.25+0x828>
   10fdc:	bl	7c00 <scols_column_is_hidden@plt>
   10fe0:	cbnz	w0, 10fbc <scols_get_library_version@@SMARTCOLS_2.25+0x828>
   10fe4:	ldr	x8, [sp, #32]
   10fe8:	ldr	x22, [x19, #40]
   10fec:	ldr	x9, [x8, #16]
   10ff0:	subs	x10, x22, x21
   10ff4:	b.eq	1100c <scols_get_library_version@@SMARTCOLS_2.25+0x878>  // b.none
   10ff8:	ldr	x11, [x8, #32]
   10ffc:	add	x12, x9, x10
   11000:	sub	x13, x11, x9
   11004:	cmp	x12, x11
   11008:	csel	x10, x13, x10, hi  // hi = pmore
   1100c:	add	x21, x10, x21
   11010:	add	x9, x9, x10
   11014:	cmp	x21, x22
   11018:	str	x9, [x8, #16]
   1101c:	b.ne	10fbc <scols_get_library_version@@SMARTCOLS_2.25+0x828>  // b.any
   11020:	b	11094 <scols_get_library_version@@SMARTCOLS_2.25+0x900>
   11024:	add	x1, sp, #0x8
   11028:	add	x2, sp, #0x20
   1102c:	mov	x0, x19
   11030:	bl	7b60 <scols_table_next_column@plt>
   11034:	cbnz	w0, 10f98 <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   11038:	ldr	x0, [sp, #32]
   1103c:	ldrb	w8, [x0, #224]
   11040:	tbz	w8, #0, 11024 <scols_get_library_version@@SMARTCOLS_2.25+0x890>
   11044:	bl	7c00 <scols_column_is_hidden@plt>
   11048:	cbnz	w0, 11024 <scols_get_library_version@@SMARTCOLS_2.25+0x890>
   1104c:	ldr	x1, [sp, #32]
   11050:	mov	x0, x19
   11054:	mov	x2, x22
   11058:	ldr	x23, [x1, #16]
   1105c:	bl	118f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1160>
   11060:	cbnz	w0, 11110 <scols_get_library_version@@SMARTCOLS_2.25+0x97c>
   11064:	ldr	x8, [sp, #32]
   11068:	ldr	x8, [x8, #16]
   1106c:	cmp	x8, x23
   11070:	cset	w9, cs  // cs = hs, nlast
   11074:	subs	x8, x23, x8
   11078:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   1107c:	sub	w25, w25, w9
   11080:	sub	x21, x21, x8
   11084:	b	11024 <scols_get_library_version@@SMARTCOLS_2.25+0x890>
   11088:	mov	x22, x21
   1108c:	b	11194 <scols_get_library_version@@SMARTCOLS_2.25+0xa00>
   11090:	mov	x22, x21
   11094:	ldr	x8, [x19, #40]
   11098:	cmp	x22, x8
   1109c:	b.cs	11168 <scols_get_library_version@@SMARTCOLS_2.25+0x9d4>  // b.hs, b.nlast
   110a0:	mov	x0, x19
   110a4:	bl	75b0 <scols_table_is_maxout@plt>
   110a8:	cbz	w0, 11164 <scols_get_library_version@@SMARTCOLS_2.25+0x9d0>
   110ac:	ldrb	w8, [x20]
   110b0:	tbnz	w8, #4, 11774 <scols_get_library_version@@SMARTCOLS_2.25+0xfe0>
   110b4:	ldr	x8, [x19, #40]
   110b8:	cmp	x22, x8
   110bc:	b.cs	11194 <scols_get_library_version@@SMARTCOLS_2.25+0xa00>  // b.hs, b.nlast
   110c0:	add	x0, sp, #0x8
   110c4:	mov	w1, wzr
   110c8:	bl	7110 <scols_reset_iter@plt>
   110cc:	add	x1, sp, #0x8
   110d0:	add	x2, sp, #0x20
   110d4:	mov	x0, x19
   110d8:	bl	7b60 <scols_table_next_column@plt>
   110dc:	cbnz	w0, 110b4 <scols_get_library_version@@SMARTCOLS_2.25+0x920>
   110e0:	ldr	x0, [sp, #32]
   110e4:	bl	7c00 <scols_column_is_hidden@plt>
   110e8:	cbnz	w0, 110cc <scols_get_library_version@@SMARTCOLS_2.25+0x938>
   110ec:	ldr	x8, [sp, #32]
   110f0:	add	x22, x22, #0x1
   110f4:	ldr	x9, [x8, #16]
   110f8:	add	x9, x9, #0x1
   110fc:	str	x9, [x8, #16]
   11100:	ldr	x8, [x19, #40]
   11104:	cmp	x22, x8
   11108:	b.ne	110cc <scols_get_library_version@@SMARTCOLS_2.25+0x938>  // b.any
   1110c:	b	114a0 <scols_get_library_version@@SMARTCOLS_2.25+0xd0c>
   11110:	mov	w24, w0
   11114:	b	114a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd14>
   11118:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1111c:	ldr	x8, [x8, #4016]
   11120:	ldr	x21, [x8]
   11124:	bl	7390 <getpid@plt>
   11128:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1112c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11130:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11134:	mov	w2, w0
   11138:	add	x1, x1, #0x2eb
   1113c:	add	x3, x3, #0x2f9
   11140:	add	x4, x4, #0x3d0
   11144:	mov	x0, x21
   11148:	bl	7dc0 <fprintf@plt>
   1114c:	ldr	x2, [x19, #40]
   11150:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11154:	add	x1, x1, #0xe39
   11158:	mov	x0, x19
   1115c:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11160:	b	10db8 <scols_get_library_version@@SMARTCOLS_2.25+0x624>
   11164:	ldr	x8, [x19, #40]
   11168:	cmp	x22, x8
   1116c:	b.cs	11194 <scols_get_library_version@@SMARTCOLS_2.25+0xa00>  // b.hs, b.nlast
   11170:	ldr	x25, [x19, #104]
   11174:	ldrb	w8, [x20]
   11178:	sub	x21, x25, #0xc8
   1117c:	tbnz	w8, #4, 117bc <scols_get_library_version@@SMARTCOLS_2.25+0x1028>
   11180:	mov	x0, x21
   11184:	bl	7830 <scols_column_is_right@plt>
   11188:	ldr	x21, [x19, #40]
   1118c:	cbz	w0, 11810 <scols_get_library_version@@SMARTCOLS_2.25+0x107c>
   11190:	mov	x8, x21
   11194:	cmp	x22, x8
   11198:	b.ls	114a0 <scols_get_library_version@@SMARTCOLS_2.25+0xd0c>  // b.plast
   1119c:	str	x27, [sp]
   111a0:	adrp	x27, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   111a4:	ldr	x27, [x27, #4016]
   111a8:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   111ac:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   111b0:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   111b4:	mov	w23, #0x1                   	// #1
   111b8:	fmov	d8, #1.000000000000000000e+00
   111bc:	add	x24, x24, #0x2eb
   111c0:	add	x25, x25, #0x2f9
   111c4:	add	x26, x26, #0x3d0
   111c8:	ldrb	w8, [x20]
   111cc:	tbnz	w8, #4, 11460 <scols_get_library_version@@SMARTCOLS_2.25+0xccc>
   111d0:	add	x0, sp, #0x8
   111d4:	mov	w1, wzr
   111d8:	bl	7110 <scols_reset_iter@plt>
   111dc:	add	x1, sp, #0x8
   111e0:	add	x2, sp, #0x20
   111e4:	mov	x0, x19
   111e8:	bl	7b60 <scols_table_next_column@plt>
   111ec:	mov	x21, x22
   111f0:	cbz	w0, 11218 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>
   111f4:	ldr	x8, [x19, #40]
   111f8:	cmp	x22, x21
   111fc:	cinc	w23, w23, eq  // eq = none
   11200:	cmp	w23, #0x3
   11204:	b.hi	114e4 <scols_get_library_version@@SMARTCOLS_2.25+0xd50>  // b.pmore
   11208:	cmp	x21, x8
   1120c:	mov	x22, x21
   11210:	b.hi	111c8 <scols_get_library_version@@SMARTCOLS_2.25+0xa34>  // b.pmore
   11214:	b	114e4 <scols_get_library_version@@SMARTCOLS_2.25+0xd50>
   11218:	mov	x21, x22
   1121c:	b	11234 <scols_get_library_version@@SMARTCOLS_2.25+0xaa0>
   11220:	add	x1, sp, #0x8
   11224:	add	x2, sp, #0x20
   11228:	mov	x0, x19
   1122c:	bl	7b60 <scols_table_next_column@plt>
   11230:	cbnz	w0, 111f4 <scols_get_library_version@@SMARTCOLS_2.25+0xa60>
   11234:	ldrb	w8, [x20]
   11238:	tbnz	w8, #4, 112a0 <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>
   1123c:	ldr	x0, [sp, #32]
   11240:	bl	7c00 <scols_column_is_hidden@plt>
   11244:	cbnz	w0, 11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>
   11248:	ldr	x8, [x19, #40]
   1124c:	cmp	x21, x8
   11250:	b.ls	111f4 <scols_get_library_version@@SMARTCOLS_2.25+0xa60>  // b.plast
   11254:	ldr	x0, [sp, #32]
   11258:	ldp	x8, x9, [x0, #16]
   1125c:	cmp	x8, x9
   11260:	b.eq	11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>  // b.none
   11264:	bl	7a30 <scols_column_is_tree@plt>
   11268:	ldr	x8, [sp, #32]
   1126c:	cbz	w0, 1127c <scols_get_library_version@@SMARTCOLS_2.25+0xae8>
   11270:	ldr	x9, [x8, #48]
   11274:	cmp	x21, x9
   11278:	b.ls	11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>  // b.plast
   1127c:	ldr	x9, [x8, #16]
   11280:	cbz	x9, 11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>
   11284:	mov	x0, x8
   11288:	bl	7bc0 <scols_column_is_trunc@plt>
   1128c:	cbz	w0, 112ec <scols_get_library_version@@SMARTCOLS_2.25+0xb58>
   11290:	mov	w8, #0x1                   	// #1
   11294:	cmp	w23, #0x3
   11298:	b.ne	11310 <scols_get_library_version@@SMARTCOLS_2.25+0xb7c>  // b.any
   1129c:	b	113b0 <scols_get_library_version@@SMARTCOLS_2.25+0xc1c>
   112a0:	ldr	x28, [x27]
   112a4:	bl	7390 <getpid@plt>
   112a8:	mov	w2, w0
   112ac:	mov	x0, x28
   112b0:	mov	x1, x24
   112b4:	mov	x3, x25
   112b8:	mov	x4, x26
   112bc:	bl	7dc0 <fprintf@plt>
   112c0:	ldr	x0, [sp, #32]
   112c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   112c8:	add	x1, x1, #0xf6e
   112cc:	ldr	x2, [x0, #168]
   112d0:	ldr	x3, [x0, #16]
   112d4:	ldr	x4, [x0, #48]
   112d8:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   112dc:	ldr	x0, [sp, #32]
   112e0:	bl	7c00 <scols_column_is_hidden@plt>
   112e4:	cbnz	w0, 11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>
   112e8:	b	11248 <scols_get_library_version@@SMARTCOLS_2.25+0xab4>
   112ec:	ldr	x0, [sp, #32]
   112f0:	bl	7590 <scols_column_is_wrap@plt>
   112f4:	cbz	w0, 113a4 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   112f8:	ldr	x0, [sp, #32]
   112fc:	bl	7500 <scols_column_is_customwrap@plt>
   11300:	cmp	w0, #0x0
   11304:	cset	w8, eq  // eq = none
   11308:	cmp	w23, #0x3
   1130c:	b.eq	113b0 <scols_get_library_version@@SMARTCOLS_2.25+0xc1c>  // b.none
   11310:	cmp	w23, #0x2
   11314:	b.eq	11390 <scols_get_library_version@@SMARTCOLS_2.25+0xbfc>  // b.none
   11318:	cmp	w23, #0x1
   1131c:	b.ne	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.any
   11320:	cbz	w8, 113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>
   11324:	ldr	x8, [sp, #32]
   11328:	ldr	d0, [x8, #56]
   1132c:	fcmp	d0, #0.0
   11330:	b.ls	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.plast
   11334:	fcmp	d0, d8
   11338:	b.ge	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.tcont
   1133c:	ldr	d1, [x19, #40]
   11340:	ldr	x9, [x8, #16]
   11344:	ucvtf	d1, d1
   11348:	fmul	d0, d0, d1
   1134c:	fcvtzu	x10, d0
   11350:	cmp	x9, x10
   11354:	b.cc	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.lo, b.ul, b.last
   11358:	ldrb	w10, [x20]
   1135c:	tbz	w10, #4, 113d4 <scols_get_library_version@@SMARTCOLS_2.25+0xc40>
   11360:	ldr	x28, [x27]
   11364:	bl	7390 <getpid@plt>
   11368:	mov	w2, w0
   1136c:	mov	x0, x28
   11370:	mov	x1, x24
   11374:	mov	x3, x25
   11378:	mov	x4, x26
   1137c:	bl	7dc0 <fprintf@plt>
   11380:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11384:	mov	x0, x19
   11388:	add	x1, x1, #0xf96
   1138c:	b	11458 <scols_get_library_version@@SMARTCOLS_2.25+0xcc4>
   11390:	cbz	w8, 113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>
   11394:	ldrb	w8, [x20]
   11398:	tbnz	w8, #4, 113fc <scols_get_library_version@@SMARTCOLS_2.25+0xc68>
   1139c:	ldr	x8, [sp, #32]
   113a0:	b	113d0 <scols_get_library_version@@SMARTCOLS_2.25+0xc3c>
   113a4:	mov	w8, wzr
   113a8:	cmp	w23, #0x3
   113ac:	b.ne	11310 <scols_get_library_version@@SMARTCOLS_2.25+0xb7c>  // b.any
   113b0:	ldr	x8, [sp, #32]
   113b4:	ldr	d0, [x8, #56]
   113b8:	fcmp	d0, #0.0
   113bc:	b.ls	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.plast
   113c0:	fcmp	d0, d8
   113c4:	b.ge	113e0 <scols_get_library_version@@SMARTCOLS_2.25+0xc4c>  // b.tcont
   113c8:	ldrb	w9, [x20]
   113cc:	tbnz	w9, #4, 1142c <scols_get_library_version@@SMARTCOLS_2.25+0xc98>
   113d0:	ldr	x9, [x8, #16]
   113d4:	sub	x9, x9, #0x1
   113d8:	sub	x21, x21, #0x1
   113dc:	str	x9, [x8, #16]
   113e0:	ldr	x8, [sp, #32]
   113e4:	ldr	x9, [x8, #16]
   113e8:	cbnz	x9, 11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>
   113ec:	ldr	w9, [x8, #80]
   113f0:	orr	w9, w9, #0x20
   113f4:	str	w9, [x8, #80]
   113f8:	b	11220 <scols_get_library_version@@SMARTCOLS_2.25+0xa8c>
   113fc:	ldr	x28, [x27]
   11400:	bl	7390 <getpid@plt>
   11404:	mov	w2, w0
   11408:	mov	x0, x28
   1140c:	mov	x1, x24
   11410:	mov	x3, x25
   11414:	mov	x4, x26
   11418:	bl	7dc0 <fprintf@plt>
   1141c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11420:	mov	x0, x19
   11424:	add	x1, x1, #0xfb9
   11428:	b	11458 <scols_get_library_version@@SMARTCOLS_2.25+0xcc4>
   1142c:	ldr	x28, [x27]
   11430:	bl	7390 <getpid@plt>
   11434:	mov	w2, w0
   11438:	mov	x0, x28
   1143c:	mov	x1, x24
   11440:	mov	x3, x25
   11444:	mov	x4, x26
   11448:	bl	7dc0 <fprintf@plt>
   1144c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11450:	mov	x0, x19
   11454:	add	x1, x1, #0xfd7
   11458:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   1145c:	b	1139c <scols_get_library_version@@SMARTCOLS_2.25+0xc08>
   11460:	ldr	x21, [x27]
   11464:	bl	7390 <getpid@plt>
   11468:	mov	w2, w0
   1146c:	mov	x0, x21
   11470:	mov	x1, x24
   11474:	mov	x3, x25
   11478:	mov	x4, x26
   1147c:	bl	7dc0 <fprintf@plt>
   11480:	ldr	x4, [x19, #40]
   11484:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11488:	mov	x0, x19
   1148c:	add	x1, x1, #0xf3a
   11490:	mov	w2, w23
   11494:	mov	x3, x22
   11498:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   1149c:	b	111d0 <scols_get_library_version@@SMARTCOLS_2.25+0xa3c>
   114a0:	mov	w24, wzr
   114a4:	mov	x21, x22
   114a8:	ldrh	w8, [x19, #248]
   114ac:	and	w8, w8, #0xffffffef
   114b0:	strh	w8, [x19, #248]
   114b4:	ldrb	w8, [x20]
   114b8:	tbnz	w8, #4, 11578 <scols_get_library_version@@SMARTCOLS_2.25+0xde4>
   114bc:	mov	w0, w24
   114c0:	ldp	x20, x19, [sp, #160]
   114c4:	ldp	x22, x21, [sp, #144]
   114c8:	ldp	x24, x23, [sp, #128]
   114cc:	ldp	x26, x25, [sp, #112]
   114d0:	ldp	x28, x27, [sp, #96]
   114d4:	ldp	x29, x30, [sp, #80]
   114d8:	ldr	d8, [sp, #64]
   114dc:	add	sp, sp, #0xb0
   114e0:	ret
   114e4:	ldrb	w9, [x19, #249]
   114e8:	mov	w24, wzr
   114ec:	tbz	w9, #6, 114a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd14>
   114f0:	cmp	x21, x8
   114f4:	b.ls	114a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd14>  // b.plast
   114f8:	add	x0, sp, #0x8
   114fc:	mov	w1, #0x1                   	// #1
   11500:	bl	7110 <scols_reset_iter@plt>
   11504:	ldr	x22, [sp]
   11508:	add	x1, sp, #0x8
   1150c:	add	x2, sp, #0x20
   11510:	mov	x0, x19
   11514:	bl	7b60 <scols_table_next_column@plt>
   11518:	cbnz	w0, 10e3c <scols_get_library_version@@SMARTCOLS_2.25+0x6a8>
   1151c:	ldr	x0, [sp, #32]
   11520:	bl	7c00 <scols_column_is_hidden@plt>
   11524:	cbnz	w0, 11508 <scols_get_library_version@@SMARTCOLS_2.25+0xd74>
   11528:	ldr	x8, [x19, #40]
   1152c:	subs	x10, x8, x21
   11530:	b.cs	10e3c <scols_get_library_version@@SMARTCOLS_2.25+0x6a8>  // b.hs, b.nlast
   11534:	ldr	x9, [sp, #32]
   11538:	ldr	x11, [x9, #16]
   1153c:	ldr	w12, [x9, #80]
   11540:	sub	x13, x21, x11
   11544:	cmp	x13, x8
   11548:	b.cs	11564 <scols_get_library_version@@SMARTCOLS_2.25+0xdd0>  // b.hs, b.nlast
   1154c:	orr	w12, w12, #0x1
   11550:	add	x10, x10, x11
   11554:	str	w12, [x9, #80]
   11558:	str	x10, [x9, #16]
   1155c:	mov	x21, x8
   11560:	b	11508 <scols_get_library_version@@SMARTCOLS_2.25+0xd74>
   11564:	orr	w8, w12, #0x20
   11568:	sub	x10, x21, x22
   1156c:	str	w8, [x9, #80]
   11570:	sub	x21, x10, x11
   11574:	b	11508 <scols_get_library_version@@SMARTCOLS_2.25+0xd74>
   11578:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1157c:	ldr	x8, [x8, #4016]
   11580:	ldr	x22, [x8]
   11584:	bl	7390 <getpid@plt>
   11588:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1158c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11590:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11594:	mov	w2, w0
   11598:	add	x1, x1, #0x2eb
   1159c:	add	x3, x3, #0x2f9
   115a0:	add	x4, x4, #0x3d0
   115a4:	mov	x0, x22
   115a8:	bl	7dc0 <fprintf@plt>
   115ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   115b0:	add	x1, x1, #0xffd
   115b4:	mov	x0, x19
   115b8:	mov	x2, x21
   115bc:	mov	w3, w24
   115c0:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   115c4:	ldrb	w8, [x20]
   115c8:	tbz	w8, #4, 114bc <scols_get_library_version@@SMARTCOLS_2.25+0xd28>
   115cc:	sub	x0, x29, #0x18
   115d0:	mov	w1, wzr
   115d4:	bl	7110 <scols_reset_iter@plt>
   115d8:	sub	x1, x29, #0x18
   115dc:	add	x2, x29, #0x8
   115e0:	mov	x0, x19
   115e4:	bl	7b60 <scols_table_next_column@plt>
   115e8:	cbnz	w0, 114bc <scols_get_library_version@@SMARTCOLS_2.25+0xd28>
   115ec:	ldr	x1, [x29, #8]
   115f0:	mov	x0, x19
   115f4:	bl	11d94 <scols_get_library_version@@SMARTCOLS_2.25+0x1600>
   115f8:	b	115d8 <scols_get_library_version@@SMARTCOLS_2.25+0xe44>
   115fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11600:	ldr	x8, [x8, #4016]
   11604:	ldr	x22, [x8]
   11608:	bl	7390 <getpid@plt>
   1160c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11610:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11614:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11618:	mov	w2, w0
   1161c:	add	x1, x1, #0x2eb
   11620:	add	x3, x3, #0x2f9
   11624:	add	x4, x4, #0x3d0
   11628:	mov	x0, x22
   1162c:	bl	7dc0 <fprintf@plt>
   11630:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11634:	add	x1, x1, #0xe5d
   11638:	mov	x0, x19
   1163c:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11640:	b	10e3c <scols_get_library_version@@SMARTCOLS_2.25+0x6a8>
   11644:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11648:	ldr	x8, [x8, #4016]
   1164c:	ldr	x23, [x8]
   11650:	bl	7390 <getpid@plt>
   11654:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11658:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1165c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11660:	mov	w2, w0
   11664:	add	x1, x1, #0x2eb
   11668:	add	x3, x3, #0x2f9
   1166c:	add	x4, x4, #0x3d0
   11670:	mov	x0, x23
   11674:	bl	7dc0 <fprintf@plt>
   11678:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1167c:	add	x1, x1, #0xec3
   11680:	mov	x0, x19
   11684:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11688:	b	10f74 <scols_get_library_version@@SMARTCOLS_2.25+0x7e0>
   1168c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11690:	ldr	x8, [x8, #4016]
   11694:	ldr	x24, [x8]
   11698:	bl	7390 <getpid@plt>
   1169c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116a4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116a8:	mov	w2, w0
   116ac:	add	x1, x1, #0x2eb
   116b0:	add	x3, x3, #0x2f9
   116b4:	add	x4, x4, #0x3d0
   116b8:	mov	x0, x24
   116bc:	bl	7dc0 <fprintf@plt>
   116c0:	ldr	x3, [x19, #40]
   116c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116c8:	add	x1, x1, #0xe72
   116cc:	mov	x0, x19
   116d0:	mov	x2, x23
   116d4:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   116d8:	b	10e64 <scols_get_library_version@@SMARTCOLS_2.25+0x6d0>
   116dc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   116e0:	ldr	x8, [x8, #4016]
   116e4:	ldr	x24, [x8]
   116e8:	bl	7390 <getpid@plt>
   116ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116f0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   116f8:	mov	w2, w0
   116fc:	add	x1, x1, #0x2eb
   11700:	add	x3, x3, #0x2f9
   11704:	add	x4, x4, #0x3d0
   11708:	mov	x0, x24
   1170c:	bl	7dc0 <fprintf@plt>
   11710:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11714:	add	x1, x1, #0xea9
   11718:	mov	x0, x19
   1171c:	mov	x2, x23
   11720:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11724:	cbnz	w25, 10f60 <scols_get_library_version@@SMARTCOLS_2.25+0x7cc>
   11728:	b	10f98 <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   1172c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11730:	ldr	x8, [x8, #4016]
   11734:	ldr	x22, [x8]
   11738:	bl	7390 <getpid@plt>
   1173c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11740:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11744:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11748:	mov	w2, w0
   1174c:	add	x1, x1, #0x2eb
   11750:	add	x3, x3, #0x2f9
   11754:	add	x4, x4, #0x3d0
   11758:	mov	x0, x22
   1175c:	bl	7dc0 <fprintf@plt>
   11760:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11764:	add	x1, x1, #0xee3
   11768:	mov	x0, x19
   1176c:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11770:	b	10fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x81c>
   11774:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11778:	ldr	x8, [x8, #4016]
   1177c:	ldr	x21, [x8]
   11780:	bl	7390 <getpid@plt>
   11784:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11788:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1178c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11790:	mov	w2, w0
   11794:	add	x1, x1, #0x2eb
   11798:	add	x3, x3, #0x2f9
   1179c:	add	x4, x4, #0x3d0
   117a0:	mov	x0, x21
   117a4:	bl	7dc0 <fprintf@plt>
   117a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   117ac:	add	x1, x1, #0xf04
   117b0:	mov	x0, x19
   117b4:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   117b8:	b	110b4 <scols_get_library_version@@SMARTCOLS_2.25+0x920>
   117bc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   117c0:	ldr	x8, [x8, #4016]
   117c4:	ldr	x23, [x8]
   117c8:	bl	7390 <getpid@plt>
   117cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   117d0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   117d4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   117d8:	mov	w2, w0
   117dc:	add	x1, x1, #0x2eb
   117e0:	add	x3, x3, #0x2f9
   117e4:	add	x4, x4, #0x3d0
   117e8:	mov	x0, x23
   117ec:	bl	7dc0 <fprintf@plt>
   117f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   117f4:	add	x1, x1, #0xf1d
   117f8:	mov	x0, x19
   117fc:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11800:	mov	x0, x21
   11804:	bl	7830 <scols_column_is_right@plt>
   11808:	ldr	x21, [x19, #40]
   1180c:	cbnz	w0, 11190 <scols_get_library_version@@SMARTCOLS_2.25+0x9fc>
   11810:	subs	x8, x21, x22
   11814:	b.eq	11190 <scols_get_library_version@@SMARTCOLS_2.25+0x9fc>  // b.none
   11818:	ldur	x9, [x25, #-184]
   1181c:	mov	w24, wzr
   11820:	add	x8, x9, x8
   11824:	stur	x8, [x25, #-184]
   11828:	b	114a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd14>
   1182c:	sub	sp, sp, #0x120
   11830:	stp	x29, x30, [sp, #240]
   11834:	add	x29, sp, #0xf0
   11838:	str	x28, [sp, #256]
   1183c:	stp	x20, x19, [sp, #272]
   11840:	stp	x2, x3, [x29, #-112]
   11844:	stp	x4, x5, [x29, #-96]
   11848:	stp	x6, x7, [x29, #-80]
   1184c:	stp	q1, q2, [sp, #16]
   11850:	stp	q3, q4, [sp, #48]
   11854:	str	q0, [sp]
   11858:	stp	q5, q6, [sp, #80]
   1185c:	str	q7, [sp, #112]
   11860:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11864:	ldr	x20, [x20, #4016]
   11868:	mov	x19, x1
   1186c:	cbz	x0, 11898 <scols_get_library_version@@SMARTCOLS_2.25+0x1104>
   11870:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11874:	ldr	x9, [x9, #4024]
   11878:	ldrb	w9, [x9, #3]
   1187c:	tbnz	w9, #0, 11898 <scols_get_library_version@@SMARTCOLS_2.25+0x1104>
   11880:	mov	x8, x0
   11884:	ldr	x0, [x20]
   11888:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1188c:	add	x1, x1, #0x310
   11890:	mov	x2, x8
   11894:	bl	7dc0 <fprintf@plt>
   11898:	mov	x8, #0xffffffffffffffd0    	// #-48
   1189c:	mov	x10, sp
   118a0:	sub	x11, x29, #0x70
   118a4:	movk	x8, #0xff80, lsl #32
   118a8:	add	x9, x29, #0x30
   118ac:	add	x10, x10, #0x80
   118b0:	add	x11, x11, #0x30
   118b4:	stp	x10, x8, [x29, #-16]
   118b8:	stp	x9, x11, [x29, #-32]
   118bc:	ldp	q0, q1, [x29, #-32]
   118c0:	ldr	x0, [x20]
   118c4:	sub	x2, x29, #0x40
   118c8:	mov	x1, x19
   118cc:	stp	q0, q1, [x29, #-64]
   118d0:	bl	7c70 <vfprintf@plt>
   118d4:	ldr	x1, [x20]
   118d8:	mov	w0, #0xa                   	// #10
   118dc:	bl	7250 <fputc@plt>
   118e0:	ldp	x20, x19, [sp, #272]
   118e4:	ldr	x28, [sp, #256]
   118e8:	ldp	x29, x30, [sp, #240]
   118ec:	add	sp, sp, #0x120
   118f0:	ret
   118f4:	sub	sp, sp, #0x60
   118f8:	stp	x29, x30, [sp, #32]
   118fc:	stp	x24, x23, [sp, #48]
   11900:	stp	x22, x21, [sp, #64]
   11904:	stp	x20, x19, [sp, #80]
   11908:	add	x29, sp, #0x20
   1190c:	cbz	x0, 11bf0 <scols_get_library_version@@SMARTCOLS_2.25+0x145c>
   11910:	mov	x19, x1
   11914:	cbz	x1, 11c10 <scols_get_library_version@@SMARTCOLS_2.25+0x147c>
   11918:	mov	x23, x19
   1191c:	str	xzr, [x23, #16]!
   11920:	ldr	x8, [x23, #8]
   11924:	mov	x21, x2
   11928:	mov	x20, x0
   1192c:	cbz	x8, 11944 <scols_get_library_version@@SMARTCOLS_2.25+0x11b0>
   11930:	mov	w24, wzr
   11934:	mov	x0, x20
   11938:	bl	7100 <scols_table_is_tree@plt>
   1193c:	cbnz	w0, 119dc <scols_get_library_version@@SMARTCOLS_2.25+0x1248>
   11940:	b	11b00 <scols_get_library_version@@SMARTCOLS_2.25+0x136c>
   11944:	ldr	d0, [x19, #56]
   11948:	fmov	d1, #1.000000000000000000e+00
   1194c:	fcmp	d0, d1
   11950:	b.pl	1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>  // b.nfrst
   11954:	mov	x0, x20
   11958:	bl	75b0 <scols_table_is_maxout@plt>
   1195c:	cbz	w0, 1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11960:	ldrb	w8, [x20, #248]
   11964:	tbz	w8, #2, 1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11968:	ldr	d0, [x20, #40]
   1196c:	ldr	d1, [x19, #56]
   11970:	ucvtf	d0, d0
   11974:	fmul	d0, d1, d0
   11978:	fcvtzu	x8, d0
   1197c:	str	x8, [x19, #24]
   11980:	cbz	x8, 1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11984:	mov	x0, x19
   11988:	bl	11c30 <scols_get_library_version@@SMARTCOLS_2.25+0x149c>
   1198c:	cbnz	w0, 1199c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11990:	ldr	x8, [x19, #24]
   11994:	sub	x8, x8, #0x1
   11998:	str	x8, [x19, #24]
   1199c:	add	x22, x19, #0xa8
   119a0:	mov	x0, x22
   119a4:	bl	7260 <scols_cell_get_data@plt>
   119a8:	cbz	x0, 11ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x134c>
   119ac:	mov	x0, x22
   119b0:	bl	7260 <scols_cell_get_data@plt>
   119b4:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   119b8:	ldr	x8, [x19, #24]
   119bc:	mov	w24, wzr
   119c0:	cmp	x8, x0
   119c4:	csel	x8, x8, x0, hi  // hi = pmore
   119c8:	str	x8, [x19, #24]
   119cc:	cbz	x8, 11aec <scols_get_library_version@@SMARTCOLS_2.25+0x1358>
   119d0:	mov	x0, x20
   119d4:	bl	7100 <scols_table_is_tree@plt>
   119d8:	cbz	w0, 11b00 <scols_get_library_version@@SMARTCOLS_2.25+0x136c>
   119dc:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0x86c>
   119e0:	add	x2, x2, #0xc90
   119e4:	mov	x0, x20
   119e8:	mov	x1, x19
   119ec:	mov	x3, x21
   119f0:	bl	13644 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
   119f4:	mov	w22, w0
   119f8:	cbnz	w0, 11ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x140c>
   119fc:	mov	x0, x19
   11a00:	bl	7a30 <scols_column_is_tree@plt>
   11a04:	cbz	w0, 11a58 <scols_get_library_version@@SMARTCOLS_2.25+0x12c4>
   11a08:	mov	x8, x20
   11a0c:	ldr	x9, [x8, #128]!
   11a10:	cmp	x9, x8
   11a14:	b.eq	11a58 <scols_get_library_version@@SMARTCOLS_2.25+0x12c4>  // b.none
   11a18:	ldr	x8, [x20, #152]
   11a1c:	ldr	x9, [x19, #48]
   11a20:	ldr	x10, [x19, #32]
   11a24:	ldr	x11, [x19, #16]
   11a28:	ldr	w12, [x19, #72]
   11a2c:	add	x8, x8, #0x1
   11a30:	add	x9, x9, x8
   11a34:	add	x10, x10, x8
   11a38:	add	x11, x11, x8
   11a3c:	str	x9, [x19, #48]
   11a40:	str	x10, [x19, #32]
   11a44:	str	x11, [x19, #16]
   11a48:	cbz	w12, 11a58 <scols_get_library_version@@SMARTCOLS_2.25+0x12c4>
   11a4c:	ldr	x9, [x19, #64]
   11a50:	add	x8, x9, x8
   11a54:	str	x8, [x19, #64]
   11a58:	ldrsw	x8, [x19, #72]
   11a5c:	cbz	w8, 11a94 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>
   11a60:	ldr	x9, [x19, #40]
   11a64:	cbnz	x9, 11a94 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>
   11a68:	ldr	x10, [x19, #64]
   11a6c:	udiv	x9, x10, x8
   11a70:	cmp	x10, x8
   11a74:	str	x9, [x19, #40]
   11a78:	b.cc	11a94 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>  // b.lo, b.ul, b.last
   11a7c:	ldr	x8, [x19, #32]
   11a80:	cmp	x8, x9, lsl #1
   11a84:	b.ls	11a94 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>  // b.plast
   11a88:	ldrb	w8, [x19, #224]
   11a8c:	orr	w8, w8, #0x1
   11a90:	strb	w8, [x19, #224]
   11a94:	ldp	x8, x9, [x19, #16]
   11a98:	cmp	x8, x9
   11a9c:	b.cs	11aac <scols_get_library_version@@SMARTCOLS_2.25+0x1318>  // b.hs, b.nlast
   11aa0:	mov	x0, x19
   11aa4:	bl	7040 <scols_column_is_strict_width@plt>
   11aa8:	cbz	w0, 11b50 <scols_get_library_version@@SMARTCOLS_2.25+0x13bc>
   11aac:	ldr	d0, [x19, #56]
   11ab0:	fmov	d1, #1.000000000000000000e+00
   11ab4:	fcmp	d0, d1
   11ab8:	b.lt	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x13c4>  // b.tstop
   11abc:	ldr	x9, [x23]
   11ac0:	fcvtzu	x8, d0
   11ac4:	cmp	x9, x8
   11ac8:	b.cs	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x13c4>  // b.hs, b.nlast
   11acc:	ldr	x9, [x19, #24]
   11ad0:	cmp	x9, x8
   11ad4:	b.cs	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x13c4>  // b.hs, b.nlast
   11ad8:	str	x8, [x23]
   11adc:	b	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x13c4>
   11ae0:	ldr	x8, [x19, #24]
   11ae4:	mov	w24, #0x1                   	// #1
   11ae8:	cbnz	x8, 119d0 <scols_get_library_version@@SMARTCOLS_2.25+0x123c>
   11aec:	mov	w8, #0x1                   	// #1
   11af0:	str	x8, [x19, #24]
   11af4:	mov	x0, x20
   11af8:	bl	7100 <scols_table_is_tree@plt>
   11afc:	cbnz	w0, 119dc <scols_get_library_version@@SMARTCOLS_2.25+0x1248>
   11b00:	add	x0, sp, #0x8
   11b04:	mov	w1, wzr
   11b08:	bl	7110 <scols_reset_iter@plt>
   11b0c:	add	x1, sp, #0x8
   11b10:	mov	x2, sp
   11b14:	mov	x0, x20
   11b18:	bl	7a10 <scols_table_next_line@plt>
   11b1c:	cbnz	w0, 119fc <scols_get_library_version@@SMARTCOLS_2.25+0x1268>
   11b20:	ldr	x1, [sp]
   11b24:	mov	x0, x20
   11b28:	mov	x2, x19
   11b2c:	mov	x3, x21
   11b30:	bl	11c94 <scols_get_library_version@@SMARTCOLS_2.25+0x1500>
   11b34:	cbz	w0, 11b0c <scols_get_library_version@@SMARTCOLS_2.25+0x1378>
   11b38:	mov	w22, w0
   11b3c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11b40:	ldr	x8, [x8, #4024]
   11b44:	ldrb	w8, [x8]
   11b48:	tbnz	w8, #5, 11bb0 <scols_get_library_version@@SMARTCOLS_2.25+0x141c>
   11b4c:	b	11bbc <scols_get_library_version@@SMARTCOLS_2.25+0x1428>
   11b50:	ldr	x8, [x19, #24]
   11b54:	str	x8, [x19, #16]
   11b58:	mov	w22, wzr
   11b5c:	cbz	w24, 11ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x140c>
   11b60:	ldr	x8, [x19, #32]
   11b64:	cbnz	x8, 11ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x140c>
   11b68:	ldr	x8, [x19, #24]
   11b6c:	cmp	x8, #0x1
   11b70:	b.ne	11b9c <scols_get_library_version@@SMARTCOLS_2.25+0x1408>  // b.any
   11b74:	ldr	x8, [x23]
   11b78:	cmp	x8, #0x1
   11b7c:	b.hi	11bd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1444>  // b.pmore
   11b80:	mov	w22, wzr
   11b84:	stp	xzr, xzr, [x23]
   11b88:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11b8c:	ldr	x8, [x8, #4024]
   11b90:	ldrb	w8, [x8]
   11b94:	tbnz	w8, #5, 11bb0 <scols_get_library_version@@SMARTCOLS_2.25+0x141c>
   11b98:	b	11bbc <scols_get_library_version@@SMARTCOLS_2.25+0x1428>
   11b9c:	mov	w22, wzr
   11ba0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11ba4:	ldr	x8, [x8, #4024]
   11ba8:	ldrb	w8, [x8]
   11bac:	tbz	w8, #5, 11bbc <scols_get_library_version@@SMARTCOLS_2.25+0x1428>
   11bb0:	mov	x0, x20
   11bb4:	mov	x1, x19
   11bb8:	bl	11d94 <scols_get_library_version@@SMARTCOLS_2.25+0x1600>
   11bbc:	mov	w0, w22
   11bc0:	ldp	x20, x19, [sp, #80]
   11bc4:	ldp	x22, x21, [sp, #64]
   11bc8:	ldp	x24, x23, [sp, #48]
   11bcc:	ldp	x29, x30, [sp, #32]
   11bd0:	add	sp, sp, #0x60
   11bd4:	ret
   11bd8:	mov	w22, wzr
   11bdc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11be0:	ldr	x8, [x8, #4024]
   11be4:	ldrb	w8, [x8]
   11be8:	tbnz	w8, #5, 11bb0 <scols_get_library_version@@SMARTCOLS_2.25+0x141c>
   11bec:	b	11bbc <scols_get_library_version@@SMARTCOLS_2.25+0x1428>
   11bf0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11bf4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11bf8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11bfc:	add	x0, x0, #0x455
   11c00:	add	x1, x1, #0x20
   11c04:	add	x3, x3, #0x3d
   11c08:	mov	w2, #0x63                  	// #99
   11c0c:	bl	7c90 <__assert_fail@plt>
   11c10:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11c14:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11c18:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11c1c:	add	x0, x0, #0x75e
   11c20:	add	x1, x1, #0x20
   11c24:	add	x3, x3, #0x3d
   11c28:	mov	w2, #0x64                  	// #100
   11c2c:	bl	7c90 <__assert_fail@plt>
   11c30:	stp	x29, x30, [sp, #-32]!
   11c34:	ldr	x8, [x0, #216]
   11c38:	str	x19, [sp, #16]
   11c3c:	mov	x29, sp
   11c40:	ldr	x9, [x8, #104]
   11c44:	add	x8, x0, #0xc8
   11c48:	cmp	x9, x8
   11c4c:	b.eq	11c70 <scols_get_library_version@@SMARTCOLS_2.25+0x14dc>  // b.none
   11c50:	ldr	x8, [x8]
   11c54:	sub	x19, x8, #0xc8
   11c58:	mov	x0, x19
   11c5c:	bl	7c00 <scols_column_is_hidden@plt>
   11c60:	cbz	w0, 11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x14ec>
   11c64:	mov	x0, x19
   11c68:	bl	11c30 <scols_get_library_version@@SMARTCOLS_2.25+0x149c>
   11c6c:	cbz	w0, 11c80 <scols_get_library_version@@SMARTCOLS_2.25+0x14ec>
   11c70:	mov	w0, #0x1                   	// #1
   11c74:	ldr	x19, [sp, #16]
   11c78:	ldp	x29, x30, [sp], #32
   11c7c:	ret
   11c80:	mov	w0, wzr
   11c84:	ldr	x19, [sp, #16]
   11c88:	ldp	x29, x30, [sp], #32
   11c8c:	ret
   11c90:	b	11c94 <scols_get_library_version@@SMARTCOLS_2.25+0x1500>
   11c94:	stp	x29, x30, [sp, #-48]!
   11c98:	stp	x22, x21, [sp, #16]
   11c9c:	stp	x20, x19, [sp, #32]
   11ca0:	mov	x29, sp
   11ca4:	mov	x20, x3
   11ca8:	mov	x19, x2
   11cac:	bl	d018 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
   11cb0:	mov	w21, w0
   11cb4:	cbnz	w0, 11d80 <scols_get_library_version@@SMARTCOLS_2.25+0x15ec>
   11cb8:	mov	x0, x20
   11cbc:	bl	10c44 <scols_get_library_version@@SMARTCOLS_2.25+0x4b0>
   11cc0:	mov	x22, x0
   11cc4:	cbz	x0, 11cfc <scols_get_library_version@@SMARTCOLS_2.25+0x1568>
   11cc8:	mov	x0, x19
   11ccc:	bl	7500 <scols_column_is_customwrap@plt>
   11cd0:	cbz	w0, 11cec <scols_get_library_version@@SMARTCOLS_2.25+0x1558>
   11cd4:	ldr	x8, [x19, #144]
   11cd8:	ldr	x2, [x19, #160]
   11cdc:	mov	x0, x19
   11ce0:	mov	x1, x22
   11ce4:	blr	x8
   11ce8:	b	11cf4 <scols_get_library_version@@SMARTCOLS_2.25+0x1560>
   11cec:	mov	x0, x22
   11cf0:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   11cf4:	cmn	x0, #0x1
   11cf8:	csel	x22, xzr, x0, eq  // eq = none
   11cfc:	ldr	x8, [x19, #32]
   11d00:	ldrb	w9, [x19, #224]
   11d04:	cmp	x22, x8
   11d08:	csel	x8, x22, x8, hi  // hi = pmore
   11d0c:	str	x8, [x19, #32]
   11d10:	tbz	w9, #0, 11d28 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11d14:	ldr	x8, [x19, #40]
   11d18:	cbz	x8, 11d28 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11d1c:	lsl	x8, x8, #1
   11d20:	cmp	x22, x8
   11d24:	b.hi	11d80 <scols_get_library_version@@SMARTCOLS_2.25+0x15ec>  // b.pmore
   11d28:	mov	x0, x19
   11d2c:	bl	7b10 <scols_column_is_noextremes@plt>
   11d30:	cbz	w0, 11d4c <scols_get_library_version@@SMARTCOLS_2.25+0x15b8>
   11d34:	ldr	x8, [x19, #64]
   11d38:	ldr	w9, [x19, #72]
   11d3c:	add	x8, x8, x22
   11d40:	add	w9, w9, #0x1
   11d44:	str	x8, [x19, #64]
   11d48:	str	w9, [x19, #72]
   11d4c:	ldr	x8, [x19, #16]
   11d50:	mov	x0, x19
   11d54:	cmp	x22, x8
   11d58:	csel	x8, x22, x8, hi  // hi = pmore
   11d5c:	str	x8, [x19, #16]
   11d60:	bl	7a30 <scols_column_is_tree@plt>
   11d64:	cbz	w0, 11d80 <scols_get_library_version@@SMARTCOLS_2.25+0x15ec>
   11d68:	mov	x0, x20
   11d6c:	bl	10d1c <scols_get_library_version@@SMARTCOLS_2.25+0x588>
   11d70:	ldr	x8, [x19, #48]
   11d74:	cmp	x8, x0
   11d78:	csel	x8, x8, x0, hi  // hi = pmore
   11d7c:	str	x8, [x19, #48]
   11d80:	mov	w0, w21
   11d84:	ldp	x20, x19, [sp, #32]
   11d88:	ldp	x22, x21, [sp, #16]
   11d8c:	ldp	x29, x30, [sp], #48
   11d90:	ret
   11d94:	sub	sp, sp, #0x50
   11d98:	stp	x20, x19, [sp, #64]
   11d9c:	mov	x20, x0
   11da0:	mov	x0, x1
   11da4:	stp	x29, x30, [sp, #32]
   11da8:	str	x21, [sp, #48]
   11dac:	add	x29, sp, #0x20
   11db0:	mov	x19, x1
   11db4:	bl	7c00 <scols_column_is_hidden@plt>
   11db8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11dbc:	ldr	x8, [x8, #4024]
   11dc0:	ldr	w8, [x8]
   11dc4:	cbz	w0, 11e24 <scols_get_library_version@@SMARTCOLS_2.25+0x1690>
   11dc8:	tbz	w8, #5, 11e28 <scols_get_library_version@@SMARTCOLS_2.25+0x1694>
   11dcc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11dd0:	ldr	x8, [x8, #4016]
   11dd4:	ldr	x20, [x8]
   11dd8:	bl	7390 <getpid@plt>
   11ddc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11de0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11de4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11de8:	mov	w2, w0
   11dec:	add	x1, x1, #0x2eb
   11df0:	add	x3, x3, #0x2f9
   11df4:	add	x4, x4, #0x317
   11df8:	mov	x0, x20
   11dfc:	bl	7dc0 <fprintf@plt>
   11e00:	ldr	x2, [x19, #168]
   11e04:	mov	x0, x19
   11e08:	ldp	x20, x19, [sp, #64]
   11e0c:	ldr	x21, [sp, #48]
   11e10:	ldp	x29, x30, [sp, #32]
   11e14:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11e18:	add	x1, x1, #0xa1
   11e1c:	add	sp, sp, #0x50
   11e20:	b	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11e24:	tbnz	w8, #5, 11e3c <scols_get_library_version@@SMARTCOLS_2.25+0x16a8>
   11e28:	ldp	x20, x19, [sp, #64]
   11e2c:	ldr	x21, [sp, #48]
   11e30:	ldp	x29, x30, [sp, #32]
   11e34:	add	sp, sp, #0x50
   11e38:	ret
   11e3c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11e40:	ldr	x8, [x8, #4016]
   11e44:	ldr	x21, [x8]
   11e48:	bl	7390 <getpid@plt>
   11e4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11e50:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11e54:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11e58:	mov	w2, w0
   11e5c:	add	x1, x1, #0x2eb
   11e60:	add	x3, x3, #0x2f9
   11e64:	add	x4, x4, #0x317
   11e68:	mov	x0, x21
   11e6c:	bl	7dc0 <fprintf@plt>
   11e70:	ldr	d0, [x19, #56]
   11e74:	ldr	x2, [x19, #168]
   11e78:	ldp	x3, x4, [x19, #8]
   11e7c:	fmov	d1, #1.000000000000000000e+00
   11e80:	fcmp	d0, d1
   11e84:	b.gt	11e94 <scols_get_library_version@@SMARTCOLS_2.25+0x1700>
   11e88:	ldr	d1, [x20, #40]
   11e8c:	ucvtf	d1, d1
   11e90:	fmul	d0, d0, d1
   11e94:	ldrb	w9, [x19, #224]
   11e98:	ldr	w12, [x19, #80]
   11e9c:	ldp	x7, x6, [x19, #32]
   11ea0:	ldr	x8, [x19, #24]
   11ea4:	adrp	x10, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11ea8:	adrp	x11, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11eac:	add	x10, x10, #0x100
   11eb0:	add	x11, x11, #0x104
   11eb4:	adrp	x13, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11eb8:	adrp	x14, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   11ebc:	tst	w9, #0x1
   11ec0:	add	x13, x13, #0x108
   11ec4:	add	x14, x14, #0x1ad
   11ec8:	csel	x9, x11, x10, eq  // eq = none
   11ecc:	tst	w12, #0x1
   11ed0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11ed4:	fcvtzs	w5, d0
   11ed8:	csel	x10, x14, x13, eq  // eq = none
   11edc:	add	x1, x1, #0xb5
   11ee0:	mov	x0, x19
   11ee4:	stp	x9, x10, [sp, #8]
   11ee8:	str	x8, [sp]
   11eec:	bl	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   11ef0:	b	11e28 <scols_get_library_version@@SMARTCOLS_2.25+0x1694>
   11ef4:	cbz	x0, 11f04 <scols_get_library_version@@SMARTCOLS_2.25+0x1770>
   11ef8:	ldr	w8, [x0]
   11efc:	add	w8, w8, #0x1
   11f00:	str	w8, [x0]
   11f04:	ret
   11f08:	stp	x29, x30, [sp, #-96]!
   11f0c:	stp	x28, x27, [sp, #16]
   11f10:	stp	x26, x25, [sp, #32]
   11f14:	stp	x24, x23, [sp, #48]
   11f18:	stp	x22, x21, [sp, #64]
   11f1c:	stp	x20, x19, [sp, #80]
   11f20:	mov	x29, sp
   11f24:	cbz	x0, 11fec <scols_get_library_version@@SMARTCOLS_2.25+0x1858>
   11f28:	mov	x26, x0
   11f2c:	ldr	x27, [x26, #32]!
   11f30:	mov	x19, x0
   11f34:	cmp	x27, x26
   11f38:	b.eq	11fec <scols_get_library_version@@SMARTCOLS_2.25+0x1858>  // b.none
   11f3c:	adrp	x28, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11f40:	ldr	x28, [x28, #4024]
   11f44:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11f48:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11f4c:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   11f50:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   11f54:	add	x20, x20, #0x2eb
   11f58:	add	x21, x21, #0x2f9
   11f5c:	add	x22, x22, #0x120
   11f60:	add	x23, x23, #0x39e
   11f64:	b	11f80 <scols_get_library_version@@SMARTCOLS_2.25+0x17ec>
   11f68:	mov	x0, x24
   11f6c:	str	xzr, [x27, #40]
   11f70:	bl	75d0 <scols_unref_line@plt>
   11f74:	ldr	x27, [x26]
   11f78:	cmp	x27, x26
   11f7c:	b.eq	11fec <scols_get_library_version@@SMARTCOLS_2.25+0x1858>  // b.none
   11f80:	ldrb	w8, [x28]
   11f84:	sub	x24, x27, #0x50
   11f88:	tbnz	w8, #7, 11fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1820>
   11f8c:	ldp	x9, x8, [x27]
   11f90:	str	x8, [x9, #8]
   11f94:	str	x9, [x8]
   11f98:	ldr	x8, [x27, #40]
   11f9c:	stp	x27, x27, [x27]
   11fa0:	cbz	x8, 11f68 <scols_get_library_version@@SMARTCOLS_2.25+0x17d4>
   11fa4:	ldr	w9, [x8]
   11fa8:	add	w9, w9, #0x1
   11fac:	str	w9, [x8]
   11fb0:	b	11f68 <scols_get_library_version@@SMARTCOLS_2.25+0x17d4>
   11fb4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   11fb8:	ldr	x8, [x8, #4016]
   11fbc:	ldr	x25, [x8]
   11fc0:	bl	7390 <getpid@plt>
   11fc4:	mov	w2, w0
   11fc8:	mov	x0, x25
   11fcc:	mov	x1, x20
   11fd0:	mov	x3, x21
   11fd4:	mov	x4, x22
   11fd8:	bl	7dc0 <fprintf@plt>
   11fdc:	mov	x0, x19
   11fe0:	mov	x1, x23
   11fe4:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   11fe8:	b	11f8c <scols_get_library_version@@SMARTCOLS_2.25+0x17f8>
   11fec:	ldp	x20, x19, [sp, #80]
   11ff0:	ldp	x22, x21, [sp, #64]
   11ff4:	ldp	x24, x23, [sp, #48]
   11ff8:	ldp	x26, x25, [sp, #32]
   11ffc:	ldp	x28, x27, [sp, #16]
   12000:	ldp	x29, x30, [sp], #96
   12004:	ret
   12008:	sub	sp, sp, #0x120
   1200c:	stp	x29, x30, [sp, #240]
   12010:	add	x29, sp, #0xf0
   12014:	str	x28, [sp, #256]
   12018:	stp	x20, x19, [sp, #272]
   1201c:	stp	x2, x3, [x29, #-112]
   12020:	stp	x4, x5, [x29, #-96]
   12024:	stp	x6, x7, [x29, #-80]
   12028:	stp	q1, q2, [sp, #16]
   1202c:	stp	q3, q4, [sp, #48]
   12030:	str	q0, [sp]
   12034:	stp	q5, q6, [sp, #80]
   12038:	str	q7, [sp, #112]
   1203c:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12040:	ldr	x20, [x20, #4016]
   12044:	mov	x19, x1
   12048:	cbz	x0, 12074 <scols_get_library_version@@SMARTCOLS_2.25+0x18e0>
   1204c:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12050:	ldr	x9, [x9, #4024]
   12054:	ldrb	w9, [x9, #3]
   12058:	tbnz	w9, #0, 12074 <scols_get_library_version@@SMARTCOLS_2.25+0x18e0>
   1205c:	mov	x8, x0
   12060:	ldr	x0, [x20]
   12064:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12068:	add	x1, x1, #0x310
   1206c:	mov	x2, x8
   12070:	bl	7dc0 <fprintf@plt>
   12074:	mov	x8, #0xffffffffffffffd0    	// #-48
   12078:	mov	x10, sp
   1207c:	sub	x11, x29, #0x70
   12080:	movk	x8, #0xff80, lsl #32
   12084:	add	x9, x29, #0x30
   12088:	add	x10, x10, #0x80
   1208c:	add	x11, x11, #0x30
   12090:	stp	x10, x8, [x29, #-16]
   12094:	stp	x9, x11, [x29, #-32]
   12098:	ldp	q0, q1, [x29, #-32]
   1209c:	ldr	x0, [x20]
   120a0:	sub	x2, x29, #0x40
   120a4:	mov	x1, x19
   120a8:	stp	q0, q1, [x29, #-64]
   120ac:	bl	7c70 <vfprintf@plt>
   120b0:	ldr	x1, [x20]
   120b4:	mov	w0, #0xa                   	// #10
   120b8:	bl	7250 <fputc@plt>
   120bc:	ldp	x20, x19, [sp, #272]
   120c0:	ldr	x28, [sp, #256]
   120c4:	ldp	x29, x30, [sp, #240]
   120c8:	add	sp, sp, #0x120
   120cc:	ret
   120d0:	stp	x29, x30, [sp, #-96]!
   120d4:	stp	x28, x27, [sp, #16]
   120d8:	stp	x26, x25, [sp, #32]
   120dc:	stp	x24, x23, [sp, #48]
   120e0:	stp	x22, x21, [sp, #64]
   120e4:	stp	x20, x19, [sp, #80]
   120e8:	mov	x29, sp
   120ec:	cbz	x0, 121b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a24>
   120f0:	mov	x26, x0
   120f4:	ldr	x27, [x26, #16]!
   120f8:	mov	x19, x0
   120fc:	cmp	x27, x26
   12100:	b.eq	121b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a24>  // b.none
   12104:	adrp	x28, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12108:	ldr	x28, [x28, #4024]
   1210c:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12110:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12114:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12118:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1211c:	add	x20, x20, #0x2eb
   12120:	add	x21, x21, #0x2f9
   12124:	add	x22, x22, #0x120
   12128:	add	x23, x23, #0x126
   1212c:	b	12170 <scols_get_library_version@@SMARTCOLS_2.25+0x19dc>
   12130:	ldp	x9, x8, [x27]
   12134:	str	x8, [x9, #8]
   12138:	str	x9, [x8]
   1213c:	ldr	x0, [x27, #32]
   12140:	stp	x27, x27, [x27]
   12144:	bl	121d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a40>
   12148:	ldr	x8, [x27, #32]
   1214c:	mov	x0, x24
   12150:	ldr	x9, [x8, #8]
   12154:	add	x9, x9, #0x1
   12158:	str	x9, [x8, #8]
   1215c:	str	xzr, [x27, #32]
   12160:	bl	75d0 <scols_unref_line@plt>
   12164:	ldr	x27, [x26]
   12168:	cmp	x27, x26
   1216c:	b.eq	121b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a24>  // b.none
   12170:	ldrb	w8, [x28]
   12174:	sub	x24, x27, #0x60
   12178:	tbz	w8, #7, 12130 <scols_get_library_version@@SMARTCOLS_2.25+0x199c>
   1217c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12180:	ldr	x8, [x8, #4016]
   12184:	ldr	x25, [x8]
   12188:	bl	7390 <getpid@plt>
   1218c:	mov	w2, w0
   12190:	mov	x0, x25
   12194:	mov	x1, x20
   12198:	mov	x3, x21
   1219c:	mov	x4, x22
   121a0:	bl	7dc0 <fprintf@plt>
   121a4:	mov	x0, x19
   121a8:	mov	x1, x23
   121ac:	mov	x2, x24
   121b0:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   121b4:	b	12130 <scols_get_library_version@@SMARTCOLS_2.25+0x199c>
   121b8:	ldp	x20, x19, [sp, #80]
   121bc:	ldp	x22, x21, [sp, #64]
   121c0:	ldp	x24, x23, [sp, #48]
   121c4:	ldp	x26, x25, [sp, #32]
   121c8:	ldp	x28, x27, [sp, #16]
   121cc:	ldp	x29, x30, [sp], #96
   121d0:	ret
   121d4:	stp	x29, x30, [sp, #-96]!
   121d8:	stp	x28, x27, [sp, #16]
   121dc:	stp	x26, x25, [sp, #32]
   121e0:	stp	x24, x23, [sp, #48]
   121e4:	stp	x22, x21, [sp, #64]
   121e8:	stp	x20, x19, [sp, #80]
   121ec:	mov	x29, sp
   121f0:	cbz	x0, 122d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b3c>
   121f4:	ldr	w8, [x0]
   121f8:	mov	x19, x0
   121fc:	subs	w8, w8, #0x1
   12200:	str	w8, [x0]
   12204:	b.gt	122d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b3c>
   12208:	adrp	x26, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1220c:	ldr	x26, [x26, #4024]
   12210:	ldrb	w8, [x26]
   12214:	tbnz	w8, #7, 122ec <scols_get_library_version@@SMARTCOLS_2.25+0x1b58>
   12218:	mov	x27, x19
   1221c:	ldr	x28, [x27, #32]!
   12220:	cmp	x28, x27
   12224:	b.eq	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1bac>  // b.none
   12228:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1222c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12230:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12234:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12238:	add	x20, x20, #0x2eb
   1223c:	add	x21, x21, #0x2f9
   12240:	add	x22, x22, #0x120
   12244:	add	x23, x23, #0x39e
   12248:	b	12264 <scols_get_library_version@@SMARTCOLS_2.25+0x1ad0>
   1224c:	mov	x0, x24
   12250:	str	xzr, [x28, #40]
   12254:	bl	75d0 <scols_unref_line@plt>
   12258:	ldr	x28, [x27]
   1225c:	cmp	x28, x27
   12260:	b.eq	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1bac>  // b.none
   12264:	ldrb	w8, [x26]
   12268:	sub	x24, x28, #0x50
   1226c:	tbnz	w8, #7, 12298 <scols_get_library_version@@SMARTCOLS_2.25+0x1b04>
   12270:	ldp	x9, x8, [x28]
   12274:	str	x8, [x9, #8]
   12278:	str	x9, [x8]
   1227c:	ldr	x8, [x28, #40]
   12280:	stp	x28, x28, [x28]
   12284:	cbz	x8, 1224c <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>
   12288:	ldr	w9, [x8]
   1228c:	add	w9, w9, #0x1
   12290:	str	w9, [x8]
   12294:	b	1224c <scols_get_library_version@@SMARTCOLS_2.25+0x1ab8>
   12298:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1229c:	ldr	x8, [x8, #4016]
   122a0:	ldr	x25, [x8]
   122a4:	bl	7390 <getpid@plt>
   122a8:	mov	w2, w0
   122ac:	mov	x0, x25
   122b0:	mov	x1, x20
   122b4:	mov	x3, x21
   122b8:	mov	x4, x22
   122bc:	bl	7dc0 <fprintf@plt>
   122c0:	mov	x0, x19
   122c4:	mov	x1, x23
   122c8:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   122cc:	b	12270 <scols_get_library_version@@SMARTCOLS_2.25+0x1adc>
   122d0:	ldp	x20, x19, [sp, #80]
   122d4:	ldp	x22, x21, [sp, #64]
   122d8:	ldp	x24, x23, [sp, #48]
   122dc:	ldp	x26, x25, [sp, #32]
   122e0:	ldp	x28, x27, [sp, #16]
   122e4:	ldp	x29, x30, [sp], #96
   122e8:	ret
   122ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   122f0:	ldr	x8, [x8, #4016]
   122f4:	ldr	x20, [x8]
   122f8:	bl	7390 <getpid@plt>
   122fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12300:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12304:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12308:	mov	w2, w0
   1230c:	add	x1, x1, #0x2eb
   12310:	add	x3, x3, #0x2f9
   12314:	add	x4, x4, #0x120
   12318:	mov	x0, x20
   1231c:	bl	7dc0 <fprintf@plt>
   12320:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12324:	add	x1, x1, #0x31b
   12328:	mov	x0, x19
   1232c:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12330:	mov	x27, x19
   12334:	ldr	x28, [x27, #32]!
   12338:	cmp	x28, x27
   1233c:	b.ne	12228 <scols_get_library_version@@SMARTCOLS_2.25+0x1a94>  // b.any
   12340:	ldp	x8, x9, [x19, #48]
   12344:	mov	x0, x19
   12348:	str	x9, [x8, #8]
   1234c:	str	x8, [x9]
   12350:	ldp	x20, x19, [sp, #80]
   12354:	ldp	x22, x21, [sp, #64]
   12358:	ldp	x24, x23, [sp, #48]
   1235c:	ldp	x26, x25, [sp, #32]
   12360:	ldp	x28, x27, [sp, #16]
   12364:	ldp	x29, x30, [sp], #96
   12368:	b	7850 <free@plt>
   1236c:	sub	sp, sp, #0x40
   12370:	str	x19, [sp, #48]
   12374:	mov	x19, x0
   12378:	add	x0, sp, #0x8
   1237c:	mov	w1, wzr
   12380:	stp	x29, x30, [sp, #32]
   12384:	add	x29, sp, #0x20
   12388:	bl	7110 <scols_reset_iter@plt>
   1238c:	add	x1, sp, #0x8
   12390:	mov	x2, sp
   12394:	mov	x0, x19
   12398:	bl	a7d4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x230>
   1239c:	cbnz	w0, 123cc <scols_get_library_version@@SMARTCOLS_2.25+0x1c38>
   123a0:	ldr	x8, [sp]
   123a4:	mov	x9, x8
   123a8:	ldr	x10, [x9, #16]!
   123ac:	cmp	x10, x9
   123b0:	b.eq	1238c <scols_get_library_version@@SMARTCOLS_2.25+0x1bf8>  // b.none
   123b4:	ldr	x8, [x8, #16]
   123b8:	ldp	x10, x9, [x8]
   123bc:	str	x9, [x10, #8]
   123c0:	str	x10, [x9]
   123c4:	stp	x8, x8, [x8]
   123c8:	b	123a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1c0c>
   123cc:	add	x0, sp, #0x8
   123d0:	mov	w1, wzr
   123d4:	bl	7110 <scols_reset_iter@plt>
   123d8:	add	x1, sp, #0x8
   123dc:	add	x2, x29, #0x18
   123e0:	mov	x0, x19
   123e4:	bl	7a10 <scols_table_next_line@plt>
   123e8:	cbnz	w0, 12408 <scols_get_library_version@@SMARTCOLS_2.25+0x1c74>
   123ec:	ldr	x0, [x29, #24]
   123f0:	ldr	x8, [x0, #112]
   123f4:	cbnz	x8, 123d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c44>
   123f8:	ldr	x8, [x0, #120]
   123fc:	cbnz	x8, 123d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c44>
   12400:	bl	12418 <scols_get_library_version@@SMARTCOLS_2.25+0x1c84>
   12404:	b	123d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c44>
   12408:	ldr	x19, [sp, #48]
   1240c:	ldp	x29, x30, [sp, #32]
   12410:	add	sp, sp, #0x40
   12414:	ret
   12418:	sub	sp, sp, #0x40
   1241c:	stp	x29, x30, [sp, #32]
   12420:	stp	x20, x19, [sp, #48]
   12424:	ldr	x8, [x0, #128]
   12428:	mov	x19, x0
   1242c:	add	x29, sp, #0x20
   12430:	cbz	x8, 12460 <scols_get_library_version@@SMARTCOLS_2.25+0x1ccc>
   12434:	add	x9, x19, #0x60
   12438:	str	x9, [x19, #104]
   1243c:	ldr	x10, [x8, #24]
   12440:	add	x11, x8, #0x10
   12444:	str	x9, [x8, #24]
   12448:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1244c:	stp	x11, x10, [x19, #96]
   12450:	str	x9, [x10]
   12454:	ldr	x8, [x8, #4024]
   12458:	ldrb	w8, [x8]
   1245c:	tbnz	w8, #7, 12514 <scols_get_library_version@@SMARTCOLS_2.25+0x1d80>
   12460:	add	x0, sp, #0x8
   12464:	mov	w1, wzr
   12468:	bl	7110 <scols_reset_iter@plt>
   1246c:	add	x1, sp, #0x8
   12470:	mov	x2, sp
   12474:	mov	x0, x19
   12478:	bl	7e10 <scols_line_next_child@plt>
   1247c:	cbnz	w0, 1248c <scols_get_library_version@@SMARTCOLS_2.25+0x1cf8>
   12480:	ldr	x0, [sp]
   12484:	bl	12418 <scols_get_library_version@@SMARTCOLS_2.25+0x1c84>
   12488:	b	1246c <scols_get_library_version@@SMARTCOLS_2.25+0x1cd8>
   1248c:	ldr	x8, [x19, #128]
   12490:	cbz	x8, 124c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d34>
   12494:	ldr	x9, [x8, #24]
   12498:	add	x10, x19, #0x60
   1249c:	cmp	x9, x10
   124a0:	b.ne	124c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d34>  // b.any
   124a4:	ldr	x9, [x8, #8]
   124a8:	add	x8, x8, #0x10
   124ac:	mov	x10, x8
   124b0:	add	x9, x9, #0x1
   124b4:	ldr	x10, [x10]
   124b8:	sub	x9, x9, #0x1
   124bc:	cmp	x10, x8
   124c0:	b.ne	124b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d20>  // b.any
   124c4:	cbz	x9, 124d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d44>
   124c8:	ldp	x20, x19, [sp, #48]
   124cc:	ldp	x29, x30, [sp, #32]
   124d0:	add	sp, sp, #0x40
   124d4:	ret
   124d8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   124dc:	ldr	x8, [x8, #4024]
   124e0:	ldrb	w8, [x8]
   124e4:	tbnz	w8, #7, 12580 <scols_get_library_version@@SMARTCOLS_2.25+0x1dec>
   124e8:	add	x0, sp, #0x8
   124ec:	mov	w1, wzr
   124f0:	bl	7110 <scols_reset_iter@plt>
   124f4:	add	x1, sp, #0x8
   124f8:	mov	x2, sp
   124fc:	mov	x0, x19
   12500:	bl	9c00 <scols_line_next_child@@SMARTCOLS_2.25+0x84>
   12504:	cbnz	w0, 124c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d34>
   12508:	ldr	x0, [sp]
   1250c:	bl	12418 <scols_get_library_version@@SMARTCOLS_2.25+0x1c84>
   12510:	b	124f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d60>
   12514:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12518:	ldr	x8, [x8, #4016]
   1251c:	ldr	x20, [x8]
   12520:	bl	7390 <getpid@plt>
   12524:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12528:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1252c:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12530:	mov	w2, w0
   12534:	add	x1, x1, #0x2eb
   12538:	add	x3, x3, #0x2f9
   1253c:	add	x4, x4, #0x120
   12540:	mov	x0, x20
   12544:	bl	7dc0 <fprintf@plt>
   12548:	ldr	x0, [x19, #128]
   1254c:	mov	x4, #0xffffffffffffffff    	// #-1
   12550:	ldr	x3, [x0, #8]
   12554:	add	x8, x0, #0x10
   12558:	mov	x9, x8
   1255c:	ldr	x9, [x9]
   12560:	add	x4, x4, #0x1
   12564:	cmp	x9, x8
   12568:	b.ne	1255c <scols_get_library_version@@SMARTCOLS_2.25+0x1dc8>  // b.any
   1256c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12570:	add	x1, x1, #0x24e
   12574:	mov	x2, x19
   12578:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   1257c:	b	12460 <scols_get_library_version@@SMARTCOLS_2.25+0x1ccc>
   12580:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12584:	ldr	x8, [x8, #4016]
   12588:	ldr	x20, [x8]
   1258c:	bl	7390 <getpid@plt>
   12590:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12594:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12598:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1259c:	mov	w2, w0
   125a0:	add	x1, x1, #0x2eb
   125a4:	add	x3, x3, #0x2f9
   125a8:	add	x4, x4, #0x120
   125ac:	mov	x0, x20
   125b0:	bl	7dc0 <fprintf@plt>
   125b4:	ldr	x0, [x19, #128]
   125b8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   125bc:	add	x1, x1, #0x26e
   125c0:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   125c4:	b	124e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d54>
   125c8:	stp	x29, x30, [sp, #-64]!
   125cc:	stp	x24, x23, [sp, #16]
   125d0:	stp	x22, x21, [sp, #32]
   125d4:	stp	x20, x19, [sp, #48]
   125d8:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   125dc:	ldr	x23, [x23, #4024]
   125e0:	mov	x19, x1
   125e4:	mov	x20, x0
   125e8:	mov	x29, sp
   125ec:	ldrb	w8, [x23]
   125f0:	tbnz	w8, #3, 12704 <scols_get_library_version@@SMARTCOLS_2.25+0x1f70>
   125f4:	ldr	x8, [x20, #152]
   125f8:	cbz	x8, 12648 <scols_get_library_version@@SMARTCOLS_2.25+0x1eb4>
   125fc:	mov	x9, xzr
   12600:	mov	x24, xzr
   12604:	b	12614 <scols_get_library_version@@SMARTCOLS_2.25+0x1e80>
   12608:	add	x24, x24, #0x1
   1260c:	cmp	x24, x8
   12610:	b.cs	12648 <scols_get_library_version@@SMARTCOLS_2.25+0x1eb4>  // b.hs, b.nlast
   12614:	ldr	x10, [x20, #144]
   12618:	ldr	x22, [x10, x24, lsl #3]
   1261c:	cmp	x22, #0x0
   12620:	ccmp	x9, x22, #0x4, ne  // ne = any
   12624:	b.eq	12608 <scols_get_library_version@@SMARTCOLS_2.25+0x1e74>  // b.none
   12628:	mov	x0, x20
   1262c:	mov	x1, x19
   12630:	mov	x2, x22
   12634:	bl	127e0 <scols_get_library_version@@SMARTCOLS_2.25+0x204c>
   12638:	cbnz	w0, 12684 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>
   1263c:	ldr	x8, [x20, #152]
   12640:	mov	x9, x22
   12644:	b	12608 <scols_get_library_version@@SMARTCOLS_2.25+0x1e74>
   12648:	mov	w21, wzr
   1264c:	ldrb	w8, [x23]
   12650:	tbnz	w8, #3, 12690 <scols_get_library_version@@SMARTCOLS_2.25+0x1efc>
   12654:	cbnz	w21, 1266c <scols_get_library_version@@SMARTCOLS_2.25+0x1ed8>
   12658:	ldr	x2, [x19, #128]
   1265c:	cbz	x2, 12668 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed4>
   12660:	ldr	w8, [x2, #64]
   12664:	cbz	w8, 126e0 <scols_get_library_version@@SMARTCOLS_2.25+0x1f4c>
   12668:	mov	w21, wzr
   1266c:	mov	w0, w21
   12670:	ldp	x20, x19, [sp, #48]
   12674:	ldp	x22, x21, [sp, #32]
   12678:	ldp	x24, x23, [sp, #16]
   1267c:	ldp	x29, x30, [sp], #64
   12680:	ret
   12684:	mov	w21, w0
   12688:	ldrb	w8, [x23]
   1268c:	tbz	w8, #3, 12654 <scols_get_library_version@@SMARTCOLS_2.25+0x1ec0>
   12690:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12694:	ldr	x8, [x8, #4016]
   12698:	ldr	x22, [x8]
   1269c:	bl	7390 <getpid@plt>
   126a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   126a4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   126a8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   126ac:	mov	w2, w0
   126b0:	add	x1, x1, #0x2eb
   126b4:	add	x3, x3, #0x2f9
   126b8:	add	x4, x4, #0x360
   126bc:	mov	x0, x22
   126c0:	bl	7dc0 <fprintf@plt>
   126c4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   126c8:	add	x1, x1, #0x298
   126cc:	mov	x0, x19
   126d0:	mov	w2, w21
   126d4:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   126d8:	cbnz	w21, 1266c <scols_get_library_version@@SMARTCOLS_2.25+0x1ed8>
   126dc:	b	12658 <scols_get_library_version@@SMARTCOLS_2.25+0x1ec4>
   126e0:	ldrb	w8, [x23]
   126e4:	tbnz	w8, #3, 12794 <scols_get_library_version@@SMARTCOLS_2.25+0x2000>
   126e8:	mov	x0, x20
   126ec:	mov	x1, x19
   126f0:	ldp	x20, x19, [sp, #48]
   126f4:	ldp	x22, x21, [sp, #32]
   126f8:	ldp	x24, x23, [sp, #16]
   126fc:	ldp	x29, x30, [sp], #64
   12700:	b	127e0 <scols_get_library_version@@SMARTCOLS_2.25+0x204c>
   12704:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12708:	ldr	x22, [x22, #4016]
   1270c:	ldr	x21, [x22]
   12710:	bl	7390 <getpid@plt>
   12714:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12718:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1271c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12720:	mov	w2, w0
   12724:	add	x1, x1, #0x2eb
   12728:	add	x3, x3, #0x2f9
   1272c:	add	x4, x4, #0x360
   12730:	mov	x0, x21
   12734:	bl	7dc0 <fprintf@plt>
   12738:	ldp	x3, x2, [x19, #120]
   1273c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12740:	add	x1, x1, #0x139
   12744:	mov	x0, x19
   12748:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   1274c:	ldrb	w8, [x23]
   12750:	tbz	w8, #3, 125f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1e60>
   12754:	ldr	x21, [x22]
   12758:	bl	7390 <getpid@plt>
   1275c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12760:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12764:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12768:	mov	w2, w0
   1276c:	add	x1, x1, #0x2eb
   12770:	add	x3, x3, #0x2f9
   12774:	add	x4, x4, #0x360
   12778:	mov	x0, x21
   1277c:	bl	7dc0 <fprintf@plt>
   12780:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12784:	add	x1, x1, #0x27c
   12788:	mov	x0, x19
   1278c:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12790:	b	125f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1e60>
   12794:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12798:	ldr	x8, [x8, #4016]
   1279c:	ldr	x21, [x8]
   127a0:	bl	7390 <getpid@plt>
   127a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   127a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   127ac:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   127b0:	mov	w2, w0
   127b4:	add	x1, x1, #0x2eb
   127b8:	add	x3, x3, #0x2f9
   127bc:	add	x4, x4, #0x360
   127c0:	mov	x0, x21
   127c4:	bl	7dc0 <fprintf@plt>
   127c8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   127cc:	add	x1, x1, #0x16a
   127d0:	mov	x0, x19
   127d4:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   127d8:	ldr	x2, [x19, #128]
   127dc:	b	126e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f54>
   127e0:	stp	x29, x30, [sp, #-80]!
   127e4:	str	x25, [sp, #16]
   127e8:	stp	x24, x23, [sp, #32]
   127ec:	stp	x22, x21, [sp, #48]
   127f0:	stp	x20, x19, [sp, #64]
   127f4:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   127f8:	ldr	x23, [x23, #4024]
   127fc:	mov	x20, x2
   12800:	mov	x19, x1
   12804:	mov	x21, x0
   12808:	ldrb	w8, [x23]
   1280c:	mov	x29, sp
   12810:	tbnz	w8, #3, 1289c <scols_get_library_version@@SMARTCOLS_2.25+0x2108>
   12814:	ldr	w8, [x20, #64]
   12818:	ldr	x9, [x19, #128]
   1281c:	cbz	w8, 128f4 <scols_get_library_version@@SMARTCOLS_2.25+0x2160>
   12820:	cmp	x9, x20
   12824:	b.eq	12850 <scols_get_library_version@@SMARTCOLS_2.25+0x20bc>  // b.none
   12828:	ldr	x9, [x19, #120]
   1282c:	cmp	x9, x20
   12830:	b.eq	12874 <scols_get_library_version@@SMARTCOLS_2.25+0x20e0>  // b.none
   12834:	sub	w8, w8, #0x1
   12838:	cmp	w8, #0x7
   1283c:	b.cs	1288c <scols_get_library_version@@SMARTCOLS_2.25+0x20f8>  // b.hs, b.nlast
   12840:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12844:	add	x9, x9, #0x4e0
   12848:	ldr	w24, [x9, w8, sxtw #2]
   1284c:	b	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   12850:	ldr	x9, [x20, #16]
   12854:	add	x8, x19, #0x60
   12858:	cmp	x9, x8
   1285c:	b.eq	12894 <scols_get_library_version@@SMARTCOLS_2.25+0x2100>  // b.none
   12860:	ldr	x9, [x20, #24]
   12864:	cmp	x9, x8
   12868:	mov	w8, #0x2                   	// #2
   1286c:	cinc	w24, w8, eq  // eq = none
   12870:	b	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   12874:	ldr	x8, [x20, #40]
   12878:	add	x9, x19, #0x50
   1287c:	cmp	x8, x9
   12880:	mov	w8, #0x4                   	// #4
   12884:	cinc	w24, w8, eq  // eq = none
   12888:	b	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   1288c:	mov	w24, wzr
   12890:	b	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   12894:	mov	w24, #0x1                   	// #1
   12898:	b	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   1289c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   128a0:	ldr	x8, [x8, #4016]
   128a4:	ldr	x22, [x8]
   128a8:	bl	7390 <getpid@plt>
   128ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   128b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   128b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   128b8:	mov	w2, w0
   128bc:	add	x1, x1, #0x2eb
   128c0:	add	x3, x3, #0x2f9
   128c4:	add	x4, x4, #0x360
   128c8:	mov	x0, x22
   128cc:	bl	7dc0 <fprintf@plt>
   128d0:	ldr	x3, [x21, #152]
   128d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   128d8:	add	x1, x1, #0x2bc
   128dc:	mov	x0, x19
   128e0:	mov	x2, x20
   128e4:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   128e8:	ldr	w8, [x20, #64]
   128ec:	ldr	x9, [x19, #128]
   128f0:	cbnz	w8, 12820 <scols_get_library_version@@SMARTCOLS_2.25+0x208c>
   128f4:	cmp	x9, x20
   128f8:	mov	w24, wzr
   128fc:	b.ne	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>  // b.any
   12900:	cbz	x9, 12914 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   12904:	ldr	x8, [x20, #16]
   12908:	add	x9, x19, #0x60
   1290c:	cmp	x8, x9
   12910:	cset	w24, eq  // eq = none
   12914:	ldrb	w8, [x23]
   12918:	tbnz	w8, #3, 129d0 <scols_get_library_version@@SMARTCOLS_2.25+0x223c>
   1291c:	cbz	w24, 12a38 <scols_get_library_version@@SMARTCOLS_2.25+0x22a4>
   12920:	cmp	w24, #0x1
   12924:	b.ne	12994 <scols_get_library_version@@SMARTCOLS_2.25+0x2200>  // b.any
   12928:	ldr	w8, [x20, #64]
   1292c:	cbz	w8, 12a44 <scols_get_library_version@@SMARTCOLS_2.25+0x22b0>
   12930:	ldrb	w8, [x23]
   12934:	tbz	w8, #3, 12d5c <scols_get_library_version@@SMARTCOLS_2.25+0x25c8>
   12938:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1293c:	ldr	x8, [x8, #4016]
   12940:	ldr	x21, [x8]
   12944:	bl	7390 <getpid@plt>
   12948:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1294c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12950:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12954:	mov	w2, w0
   12958:	add	x1, x1, #0x2eb
   1295c:	add	x3, x3, #0x2f9
   12960:	add	x4, x4, #0x360
   12964:	mov	x0, x21
   12968:	bl	7dc0 <fprintf@plt>
   1296c:	ldr	w8, [x20, #64]
   12970:	tbnz	w8, #31, 12d60 <scols_get_library_version@@SMARTCOLS_2.25+0x25cc>
   12974:	cmp	w8, #0x8
   12978:	b.cs	12d80 <scols_get_library_version@@SMARTCOLS_2.25+0x25ec>  // b.hs, b.nlast
   1297c:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12980:	add	x9, x9, #0x650
   12984:	ldr	x2, [x9, x8, lsl #3]
   12988:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1298c:	add	x1, x1, #0x2fe
   12990:	b	12d54 <scols_get_library_version@@SMARTCOLS_2.25+0x25c0>
   12994:	ldr	w8, [x20, #64]
   12998:	cmp	w8, #0x5
   1299c:	b.eq	12cf4 <scols_get_library_version@@SMARTCOLS_2.25+0x2560>  // b.none
   129a0:	cmp	w8, #0x3
   129a4:	b.ne	12a44 <scols_get_library_version@@SMARTCOLS_2.25+0x22b0>  // b.any
   129a8:	cmp	w24, #0x8
   129ac:	b.cs	12ca4 <scols_get_library_version@@SMARTCOLS_2.25+0x2510>  // b.hs, b.nlast
   129b0:	mov	w8, #0xb1                  	// #177
   129b4:	lsr	w8, w8, w24
   129b8:	tbz	w8, #0, 12ca4 <scols_get_library_version@@SMARTCOLS_2.25+0x2510>
   129bc:	mov	w8, #0x3                   	// #3
   129c0:	orr	w9, w8, w24
   129c4:	cbnz	w9, 12a4c <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   129c8:	mov	w0, wzr
   129cc:	b	12b58 <scols_get_library_version@@SMARTCOLS_2.25+0x23c4>
   129d0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   129d4:	ldr	x8, [x8, #4016]
   129d8:	ldr	x22, [x8]
   129dc:	bl	7390 <getpid@plt>
   129e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   129e4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   129e8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   129ec:	mov	w2, w0
   129f0:	add	x1, x1, #0x2eb
   129f4:	add	x3, x3, #0x2f9
   129f8:	add	x4, x4, #0x360
   129fc:	mov	x0, x22
   12a00:	bl	7dc0 <fprintf@plt>
   12a04:	ldr	w8, [x20, #64]
   12a08:	tbnz	w8, #31, 12d60 <scols_get_library_version@@SMARTCOLS_2.25+0x25cc>
   12a0c:	cmp	w8, #0x8
   12a10:	b.cs	12d80 <scols_get_library_version@@SMARTCOLS_2.25+0x25ec>  // b.hs, b.nlast
   12a14:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12a18:	add	x9, x9, #0x650
   12a1c:	ldr	x2, [x9, x8, lsl #3]
   12a20:	ldr	x3, [x9, w24, uxtw #3]
   12a24:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12a28:	add	x1, x1, #0x2ea
   12a2c:	mov	x0, x19
   12a30:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12a34:	cbnz	w24, 12920 <scols_get_library_version@@SMARTCOLS_2.25+0x218c>
   12a38:	ldr	w8, [x20, #64]
   12a3c:	cmp	w8, #0x3
   12a40:	b.eq	129a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2214>  // b.none
   12a44:	orr	w9, w8, w24
   12a48:	cbz	w9, 129c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2234>
   12a4c:	ldp	x22, x25, [x21, #144]
   12a50:	cbz	w8, 12a78 <scols_get_library_version@@SMARTCOLS_2.25+0x22e4>
   12a54:	cbz	x22, 12a78 <scols_get_library_version@@SMARTCOLS_2.25+0x22e4>
   12a58:	cbz	x25, 12b4c <scols_get_library_version@@SMARTCOLS_2.25+0x23b8>
   12a5c:	ldr	x8, [x22]
   12a60:	cmp	x8, x20
   12a64:	b.eq	12b04 <scols_get_library_version@@SMARTCOLS_2.25+0x2370>  // b.none
   12a68:	subs	x25, x25, #0x1
   12a6c:	add	x22, x22, #0x8
   12a70:	b.ne	12a5c <scols_get_library_version@@SMARTCOLS_2.25+0x22c8>  // b.any
   12a74:	b	12b4c <scols_get_library_version@@SMARTCOLS_2.25+0x23b8>
   12a78:	cbz	x25, 12ab4 <scols_get_library_version@@SMARTCOLS_2.25+0x2320>
   12a7c:	add	x10, x22, x25, lsl #3
   12a80:	mov	x9, xzr
   12a84:	mov	x8, xzr
   12a88:	sub	x10, x10, #0x8
   12a8c:	mov	x11, x25
   12a90:	ldr	x12, [x10]
   12a94:	cmp	x12, #0x0
   12a98:	csinc	x9, xzr, x9, ne  // ne = any
   12a9c:	csel	x8, x10, x8, eq  // eq = none
   12aa0:	cmp	x9, #0x3
   12aa4:	b.eq	12b00 <scols_get_library_version@@SMARTCOLS_2.25+0x236c>  // b.none
   12aa8:	sub	x11, x11, #0x1
   12aac:	sub	x10, x10, #0x8
   12ab0:	cbnz	x11, 12a90 <scols_get_library_version@@SMARTCOLS_2.25+0x22fc>
   12ab4:	ldrb	w8, [x23]
   12ab8:	tbnz	w8, #4, 12bb8 <scols_get_library_version@@SMARTCOLS_2.25+0x2424>
   12abc:	mov	x8, x25
   12ac0:	lsl	x8, x8, #3
   12ac4:	add	x1, x8, #0x18
   12ac8:	mov	x0, x22
   12acc:	bl	7620 <realloc@plt>
   12ad0:	cbz	x0, 12b4c <scols_get_library_version@@SMARTCOLS_2.25+0x23b8>
   12ad4:	mov	x1, x0
   12ad8:	str	x0, [x21, #144]
   12adc:	cbz	x25, 12b2c <scols_get_library_version@@SMARTCOLS_2.25+0x2398>
   12ae0:	ldrb	w8, [x23]
   12ae4:	tbnz	w8, #4, 12c58 <scols_get_library_version@@SMARTCOLS_2.25+0x24c4>
   12ae8:	ldr	x8, [x21, #152]
   12aec:	add	x0, x1, #0x18
   12af0:	lsl	x2, x8, #3
   12af4:	bl	6fb0 <memmove@plt>
   12af8:	ldr	x22, [x21, #144]
   12afc:	b	12b34 <scols_get_library_version@@SMARTCOLS_2.25+0x23a0>
   12b00:	mov	x22, x8
   12b04:	cbz	x22, 12b4c <scols_get_library_version@@SMARTCOLS_2.25+0x23b8>
   12b08:	ldrb	w8, [x23]
   12b0c:	tbnz	w8, #7, 12c10 <scols_get_library_version@@SMARTCOLS_2.25+0x247c>
   12b10:	cmp	w24, #0x0
   12b14:	mov	w0, wzr
   12b18:	csel	x8, xzr, x20, eq  // eq = none
   12b1c:	stp	x8, x8, [x22]
   12b20:	str	x8, [x22, #16]
   12b24:	str	w24, [x20, #64]
   12b28:	b	12b58 <scols_get_library_version@@SMARTCOLS_2.25+0x23c4>
   12b2c:	ldr	x8, [x21, #152]
   12b30:	add	x22, x1, x8, lsl #3
   12b34:	stp	xzr, xzr, [x22]
   12b38:	str	xzr, [x22, #16]
   12b3c:	ldr	x8, [x21, #152]
   12b40:	add	x8, x8, #0x3
   12b44:	str	x8, [x21, #152]
   12b48:	cbnz	x22, 12b08 <scols_get_library_version@@SMARTCOLS_2.25+0x2374>
   12b4c:	ldrb	w8, [x23]
   12b50:	tbnz	w8, #3, 12b70 <scols_get_library_version@@SMARTCOLS_2.25+0x23dc>
   12b54:	mov	w0, #0xfffffff4            	// #-12
   12b58:	ldp	x20, x19, [sp, #64]
   12b5c:	ldp	x22, x21, [sp, #48]
   12b60:	ldp	x24, x23, [sp, #32]
   12b64:	ldr	x25, [sp, #16]
   12b68:	ldp	x29, x30, [sp], #80
   12b6c:	ret
   12b70:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12b74:	ldr	x8, [x8, #4016]
   12b78:	ldr	x20, [x8]
   12b7c:	bl	7390 <getpid@plt>
   12b80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12b84:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12b88:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12b8c:	mov	w2, w0
   12b90:	add	x1, x1, #0x2eb
   12b94:	add	x3, x3, #0x2f9
   12b98:	add	x4, x4, #0x360
   12b9c:	mov	x0, x20
   12ba0:	bl	7dc0 <fprintf@plt>
   12ba4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12ba8:	add	x1, x1, #0x35b
   12bac:	mov	x0, x19
   12bb0:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12bb4:	b	12b54 <scols_get_library_version@@SMARTCOLS_2.25+0x23c0>
   12bb8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12bbc:	ldr	x8, [x8, #4016]
   12bc0:	ldr	x22, [x8]
   12bc4:	bl	7390 <getpid@plt>
   12bc8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12bcc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12bd0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12bd4:	mov	w2, w0
   12bd8:	add	x1, x1, #0x2eb
   12bdc:	add	x3, x3, #0x2f9
   12be0:	add	x4, x4, #0x3d0
   12be4:	mov	x0, x22
   12be8:	bl	7dc0 <fprintf@plt>
   12bec:	ldr	x2, [x21, #152]
   12bf0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12bf4:	add	x1, x1, #0x461
   12bf8:	mov	w4, #0x1                   	// #1
   12bfc:	add	x3, x2, #0x3
   12c00:	mov	x0, x21
   12c04:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12c08:	ldp	x22, x8, [x21, #144]
   12c0c:	b	12ac0 <scols_get_library_version@@SMARTCOLS_2.25+0x232c>
   12c10:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12c14:	ldr	x8, [x8, #4016]
   12c18:	ldr	x19, [x8]
   12c1c:	bl	7390 <getpid@plt>
   12c20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12c24:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12c28:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12c2c:	mov	w2, w0
   12c30:	add	x1, x1, #0x2eb
   12c34:	add	x3, x3, #0x2f9
   12c38:	add	x4, x4, #0x120
   12c3c:	mov	x0, x19
   12c40:	bl	7dc0 <fprintf@plt>
   12c44:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12c48:	add	x1, x1, #0x4b4
   12c4c:	mov	x0, x20
   12c50:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12c54:	b	12b10 <scols_get_library_version@@SMARTCOLS_2.25+0x237c>
   12c58:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12c5c:	ldr	x8, [x8, #4016]
   12c60:	ldr	x22, [x8]
   12c64:	bl	7390 <getpid@plt>
   12c68:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12c6c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12c70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12c74:	mov	w2, w0
   12c78:	add	x1, x1, #0x2eb
   12c7c:	add	x3, x3, #0x2f9
   12c80:	add	x4, x4, #0x3d0
   12c84:	mov	x0, x22
   12c88:	bl	7dc0 <fprintf@plt>
   12c8c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12c90:	add	x1, x1, #0x49b
   12c94:	mov	x0, x21
   12c98:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12c9c:	ldr	x1, [x21, #144]
   12ca0:	b	12ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x2354>
   12ca4:	ldrb	w8, [x23]
   12ca8:	tbz	w8, #3, 12d5c <scols_get_library_version@@SMARTCOLS_2.25+0x25c8>
   12cac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12cb0:	ldr	x8, [x8, #4016]
   12cb4:	ldr	x20, [x8]
   12cb8:	bl	7390 <getpid@plt>
   12cbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12cc0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12cc4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12cc8:	mov	w2, w0
   12ccc:	add	x1, x1, #0x2eb
   12cd0:	add	x3, x3, #0x2f9
   12cd4:	add	x4, x4, #0x360
   12cd8:	mov	x0, x20
   12cdc:	bl	7dc0 <fprintf@plt>
   12ce0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12ce4:	add	x1, x1, #0x33b
   12ce8:	mov	x0, x19
   12cec:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12cf0:	bl	7720 <abort@plt>
   12cf4:	ldrb	w8, [x23]
   12cf8:	tbz	w8, #3, 12d5c <scols_get_library_version@@SMARTCOLS_2.25+0x25c8>
   12cfc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12d00:	ldr	x8, [x8, #4016]
   12d04:	ldr	x21, [x8]
   12d08:	bl	7390 <getpid@plt>
   12d0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12d10:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12d14:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12d18:	mov	w2, w0
   12d1c:	add	x1, x1, #0x2eb
   12d20:	add	x3, x3, #0x2f9
   12d24:	add	x4, x4, #0x360
   12d28:	mov	x0, x21
   12d2c:	bl	7dc0 <fprintf@plt>
   12d30:	ldr	w8, [x20, #64]
   12d34:	tbnz	w8, #31, 12d60 <scols_get_library_version@@SMARTCOLS_2.25+0x25cc>
   12d38:	cmp	w8, #0x8
   12d3c:	b.cs	12d80 <scols_get_library_version@@SMARTCOLS_2.25+0x25ec>  // b.hs, b.nlast
   12d40:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12d44:	add	x9, x9, #0x650
   12d48:	ldr	x2, [x9, x8, lsl #3]
   12d4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d50:	add	x1, x1, #0x31e
   12d54:	mov	x0, x19
   12d58:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12d5c:	bl	7720 <abort@plt>
   12d60:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d64:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d68:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d6c:	add	x0, x0, #0x3ec
   12d70:	add	x1, x1, #0x3f7
   12d74:	add	x3, x3, #0x413
   12d78:	mov	w2, #0x9c                  	// #156
   12d7c:	bl	7c90 <__assert_fail@plt>
   12d80:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d84:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d88:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12d8c:	add	x0, x0, #0x43a
   12d90:	add	x1, x1, #0x3f7
   12d94:	add	x3, x3, #0x413
   12d98:	mov	w2, #0x9d                  	// #157
   12d9c:	bl	7c90 <__assert_fail@plt>
   12da0:	sub	sp, sp, #0x70
   12da4:	stp	x29, x30, [sp, #32]
   12da8:	stp	x26, x25, [sp, #48]
   12dac:	stp	x24, x23, [sp, #64]
   12db0:	stp	x22, x21, [sp, #80]
   12db4:	stp	x20, x19, [sp, #96]
   12db8:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12dbc:	ldr	x25, [x25, #4024]
   12dc0:	mov	x19, x0
   12dc4:	add	x29, sp, #0x20
   12dc8:	ldrb	w8, [x25]
   12dcc:	tbnz	w8, #4, 12eb0 <scols_get_library_version@@SMARTCOLS_2.25+0x271c>
   12dd0:	add	x0, sp, #0x8
   12dd4:	mov	w1, wzr
   12dd8:	bl	7110 <scols_reset_iter@plt>
   12ddc:	add	x1, sp, #0x8
   12de0:	mov	x2, sp
   12de4:	mov	x0, x19
   12de8:	bl	a7d4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x230>
   12dec:	cbz	w0, 12e30 <scols_get_library_version@@SMARTCOLS_2.25+0x269c>
   12df0:	ldr	x0, [x19, #144]
   12df4:	cbz	x0, 12e10 <scols_get_library_version@@SMARTCOLS_2.25+0x267c>
   12df8:	ldrb	w8, [x25]
   12dfc:	tbnz	w8, #4, 12ef8 <scols_get_library_version@@SMARTCOLS_2.25+0x2764>
   12e00:	ldr	x8, [x19, #152]
   12e04:	mov	w1, wzr
   12e08:	lsl	x2, x8, #3
   12e0c:	bl	7520 <memset@plt>
   12e10:	str	xzr, [x19, #160]
   12e14:	ldp	x20, x19, [sp, #96]
   12e18:	ldp	x22, x21, [sp, #80]
   12e1c:	ldp	x24, x23, [sp, #64]
   12e20:	ldp	x26, x25, [sp, #48]
   12e24:	ldp	x29, x30, [sp, #32]
   12e28:	add	sp, sp, #0x70
   12e2c:	ret
   12e30:	adrp	x26, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12e34:	ldr	x26, [x26, #4016]
   12e38:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12e3c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12e40:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12e44:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12e48:	add	x20, x20, #0x2eb
   12e4c:	add	x21, x21, #0x2f9
   12e50:	add	x22, x22, #0x120
   12e54:	add	x23, x23, #0x195
   12e58:	b	12e78 <scols_get_library_version@@SMARTCOLS_2.25+0x26e4>
   12e5c:	ldr	x8, [sp]
   12e60:	add	x1, sp, #0x8
   12e64:	mov	x2, sp
   12e68:	mov	x0, x19
   12e6c:	str	wzr, [x8, #64]
   12e70:	bl	a7d4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x230>
   12e74:	cbnz	w0, 12df0 <scols_get_library_version@@SMARTCOLS_2.25+0x265c>
   12e78:	ldrb	w8, [x25]
   12e7c:	tbz	w8, #7, 12e5c <scols_get_library_version@@SMARTCOLS_2.25+0x26c8>
   12e80:	ldr	x24, [x26]
   12e84:	bl	7390 <getpid@plt>
   12e88:	mov	w2, w0
   12e8c:	mov	x0, x24
   12e90:	mov	x1, x20
   12e94:	mov	x3, x21
   12e98:	mov	x4, x22
   12e9c:	bl	7dc0 <fprintf@plt>
   12ea0:	ldr	x0, [sp]
   12ea4:	mov	x1, x23
   12ea8:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12eac:	b	12e5c <scols_get_library_version@@SMARTCOLS_2.25+0x26c8>
   12eb0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12eb4:	ldr	x8, [x8, #4016]
   12eb8:	ldr	x20, [x8]
   12ebc:	bl	7390 <getpid@plt>
   12ec0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12ec4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12ec8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12ecc:	mov	w2, w0
   12ed0:	add	x1, x1, #0x2eb
   12ed4:	add	x3, x3, #0x2f9
   12ed8:	add	x4, x4, #0x3d0
   12edc:	mov	x0, x20
   12ee0:	bl	7dc0 <fprintf@plt>
   12ee4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12ee8:	add	x1, x1, #0x181
   12eec:	mov	x0, x19
   12ef0:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12ef4:	b	12dd0 <scols_get_library_version@@SMARTCOLS_2.25+0x263c>
   12ef8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12efc:	ldr	x8, [x8, #4016]
   12f00:	ldr	x20, [x8]
   12f04:	bl	7390 <getpid@plt>
   12f08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12f0c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12f10:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12f14:	mov	w2, w0
   12f18:	add	x1, x1, #0x2eb
   12f1c:	add	x3, x3, #0x2f9
   12f20:	add	x4, x4, #0x3d0
   12f24:	mov	x0, x20
   12f28:	bl	7dc0 <fprintf@plt>
   12f2c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12f30:	add	x1, x1, #0x1a4
   12f34:	mov	x0, x19
   12f38:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   12f3c:	ldr	x0, [x19, #144]
   12f40:	b	12e00 <scols_get_library_version@@SMARTCOLS_2.25+0x266c>
   12f44:	ldr	x8, [x0, #152]
   12f48:	cbz	x8, 12f7c <scols_get_library_version@@SMARTCOLS_2.25+0x27e8>
   12f4c:	ldr	x9, [x0, #144]
   12f50:	sub	x9, x9, #0x8
   12f54:	b	12f60 <scols_get_library_version@@SMARTCOLS_2.25+0x27cc>
   12f58:	subs	x8, x8, #0x3
   12f5c:	b.eq	12f7c <scols_get_library_version@@SMARTCOLS_2.25+0x27e8>  // b.none
   12f60:	ldr	x0, [x9, x8, lsl #3]
   12f64:	cbz	x0, 12f58 <scols_get_library_version@@SMARTCOLS_2.25+0x27c4>
   12f68:	ldr	w10, [x0, #64]
   12f6c:	orr	w10, w10, #0x4
   12f70:	cmp	w10, #0x7
   12f74:	b.ne	12f58 <scols_get_library_version@@SMARTCOLS_2.25+0x27c4>  // b.any
   12f78:	ret
   12f7c:	mov	x0, xzr
   12f80:	ret

0000000000012f84 <scols_table_group_lines@@SMARTCOLS_2.34>:
   12f84:	stp	x29, x30, [sp, #-80]!
   12f88:	str	x25, [sp, #16]
   12f8c:	stp	x24, x23, [sp, #32]
   12f90:	stp	x22, x21, [sp, #48]
   12f94:	stp	x20, x19, [sp, #64]
   12f98:	mov	x29, sp
   12f9c:	cbz	x0, 1301c <scols_table_group_lines@@SMARTCOLS_2.34+0x98>
   12fa0:	mov	x21, x2
   12fa4:	cbz	x2, 1301c <scols_table_group_lines@@SMARTCOLS_2.34+0x98>
   12fa8:	mov	x19, x1
   12fac:	mov	x22, x0
   12fb0:	cbz	x1, 13034 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   12fb4:	ldr	x8, [x19, #128]
   12fb8:	cbz	x8, 13034 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   12fbc:	ldr	x9, [x21, #128]
   12fc0:	cbz	x9, 13158 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>
   12fc4:	cmp	x8, x9
   12fc8:	b.eq	13034 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>  // b.none
   12fcc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12fd0:	ldr	x8, [x8, #4024]
   12fd4:	ldrb	w8, [x8]
   12fd8:	tbz	w8, #7, 1302c <scols_table_group_lines@@SMARTCOLS_2.34+0xa8>
   12fdc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   12fe0:	ldr	x8, [x8, #4016]
   12fe4:	ldr	x19, [x8]
   12fe8:	bl	7390 <getpid@plt>
   12fec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12ff0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   12ff4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   12ff8:	mov	w2, w0
   12ffc:	add	x1, x1, #0x2eb
   13000:	add	x3, x3, #0x2f9
   13004:	add	x4, x4, #0x120
   13008:	mov	x0, x19
   1300c:	bl	7dc0 <fprintf@plt>
   13010:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13014:	add	x1, x1, #0x213
   13018:	b	131ec <scols_table_group_lines@@SMARTCOLS_2.34+0x268>
   1301c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13020:	ldr	x8, [x8, #4024]
   13024:	ldrb	w8, [x8]
   13028:	tbnz	w8, #7, 131b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x22c>
   1302c:	mov	w0, #0xffffffea            	// #-22
   13030:	b	13140 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   13034:	ldr	x20, [x21, #128]
   13038:	cbz	x20, 13044 <scols_table_group_lines@@SMARTCOLS_2.34+0xc0>
   1303c:	cbnz	x19, 130e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x160>
   13040:	b	1313c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   13044:	mov	w0, #0x1                   	// #1
   13048:	mov	w1, #0x48                  	// #72
   1304c:	bl	75a0 <calloc@plt>
   13050:	cbz	x0, 131a8 <scols_table_group_lines@@SMARTCOLS_2.34+0x224>
   13054:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13058:	ldr	x25, [x25, #4024]
   1305c:	mov	x20, x0
   13060:	mov	w24, #0x1                   	// #1
   13064:	mov	w8, #0x1                   	// #1
   13068:	ldrb	w9, [x25]
   1306c:	tbnz	w9, #7, 131fc <scols_table_group_lines@@SMARTCOLS_2.34+0x278>
   13070:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13074:	ldr	q0, [x9, #272]
   13078:	dup	v1.2d, x20
   1307c:	str	w24, [x20]
   13080:	add	x9, x20, #0x30
   13084:	add	v0.2d, v1.2d, v0.2d
   13088:	mov	v1.16b, v0.16b
   1308c:	fmov	x23, d0
   13090:	st2	{v0.2d, v1.2d}, [x23]
   13094:	ldr	x10, [x22, #136]
   13098:	add	x11, x22, #0x80
   1309c:	str	x9, [x22, #136]
   130a0:	stp	x11, x10, [x20, #48]
   130a4:	str	x9, [x10]
   130a8:	cbz	w8, 13250 <scols_table_group_lines@@SMARTCOLS_2.34+0x2cc>
   130ac:	mov	w9, #0x2                   	// #2
   130b0:	mov	x8, x23
   130b4:	str	x20, [x21, #128]
   130b8:	ldr	x10, [x20, #8]
   130bc:	str	w9, [x20]
   130c0:	add	x9, x21, #0x60
   130c4:	mov	x0, x21
   130c8:	add	x10, x10, #0x1
   130cc:	str	x9, [x20, #24]
   130d0:	str	x10, [x20, #8]
   130d4:	stp	x23, x8, [x21, #96]
   130d8:	str	x9, [x8]
   130dc:	bl	7910 <scols_ref_line@plt>
   130e0:	cbz	x19, 1313c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   130e4:	ldr	x8, [x19, #128]
   130e8:	cbnz	x8, 1313c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   130ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   130f0:	ldr	x8, [x8, #4024]
   130f4:	ldrb	w8, [x8]
   130f8:	tbnz	w8, #7, 132a8 <scols_table_group_lines@@SMARTCOLS_2.34+0x324>
   130fc:	str	x20, [x19, #128]
   13100:	ldr	x8, [x20, #8]
   13104:	ldr	w9, [x20]
   13108:	add	x10, x19, #0x60
   1310c:	mov	x0, x19
   13110:	add	x8, x8, #0x1
   13114:	add	w9, w9, #0x1
   13118:	str	x8, [x20, #8]
   1311c:	str	w9, [x20]
   13120:	str	x10, [x19, #104]
   13124:	ldr	x8, [x20, #24]
   13128:	add	x9, x20, #0x10
   1312c:	str	x10, [x20, #24]
   13130:	stp	x9, x8, [x19, #96]
   13134:	str	x10, [x8]
   13138:	bl	7910 <scols_ref_line@plt>
   1313c:	mov	w0, wzr
   13140:	ldp	x20, x19, [sp, #64]
   13144:	ldp	x22, x21, [sp, #48]
   13148:	ldp	x24, x23, [sp, #32]
   1314c:	ldr	x25, [sp, #16]
   13150:	ldp	x29, x30, [sp], #80
   13154:	ret
   13158:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1315c:	ldr	x8, [x8, #4024]
   13160:	ldrb	w8, [x8]
   13164:	tbz	w8, #7, 1302c <scols_table_group_lines@@SMARTCOLS_2.34+0xa8>
   13168:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1316c:	ldr	x8, [x8, #4016]
   13170:	ldr	x19, [x8]
   13174:	bl	7390 <getpid@plt>
   13178:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1317c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13180:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13184:	mov	w2, w0
   13188:	add	x1, x1, #0x2eb
   1318c:	add	x3, x3, #0x2f9
   13190:	add	x4, x4, #0x120
   13194:	mov	x0, x19
   13198:	bl	7dc0 <fprintf@plt>
   1319c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   131a0:	add	x1, x1, #0x1dc
   131a4:	b	131ec <scols_table_group_lines@@SMARTCOLS_2.34+0x268>
   131a8:	mov	w0, #0xfffffff4            	// #-12
   131ac:	b	13140 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   131b0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   131b4:	ldr	x8, [x8, #4016]
   131b8:	ldr	x19, [x8]
   131bc:	bl	7390 <getpid@plt>
   131c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   131c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   131c8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   131cc:	mov	w2, w0
   131d0:	add	x1, x1, #0x2eb
   131d4:	add	x3, x3, #0x2f9
   131d8:	add	x4, x4, #0x120
   131dc:	mov	x0, x19
   131e0:	bl	7dc0 <fprintf@plt>
   131e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   131e8:	add	x1, x1, #0x1b4
   131ec:	mov	x0, xzr
   131f0:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   131f4:	mov	w0, #0xffffffea            	// #-22
   131f8:	b	13140 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   131fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13200:	ldr	x8, [x8, #4016]
   13204:	ldr	x23, [x8]
   13208:	bl	7390 <getpid@plt>
   1320c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13210:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13214:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13218:	mov	w2, w0
   1321c:	add	x1, x1, #0x2eb
   13220:	add	x3, x3, #0x2f9
   13224:	add	x4, x4, #0x120
   13228:	mov	x0, x23
   1322c:	bl	7dc0 <fprintf@plt>
   13230:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13234:	add	x1, x1, #0x31d
   13238:	mov	x0, x20
   1323c:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   13240:	ldrb	w8, [x25]
   13244:	tst	w8, #0x80
   13248:	cset	w8, eq  // eq = none
   1324c:	b	13070 <scols_table_group_lines@@SMARTCOLS_2.34+0xec>
   13250:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13254:	ldr	x8, [x8, #4016]
   13258:	ldr	x22, [x8]
   1325c:	bl	7390 <getpid@plt>
   13260:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13264:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13268:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1326c:	mov	w2, w0
   13270:	add	x1, x1, #0x2eb
   13274:	add	x3, x3, #0x2f9
   13278:	add	x4, x4, #0x120
   1327c:	mov	x0, x22
   13280:	bl	7dc0 <fprintf@plt>
   13284:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13288:	add	x1, x1, #0x4d0
   1328c:	mov	x0, x20
   13290:	mov	x2, x21
   13294:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   13298:	ldr	w9, [x20]
   1329c:	ldr	x8, [x20, #24]
   132a0:	add	w9, w9, #0x1
   132a4:	b	130b4 <scols_table_group_lines@@SMARTCOLS_2.34+0x130>
   132a8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   132ac:	ldr	x8, [x8, #4016]
   132b0:	ldr	x21, [x8]
   132b4:	bl	7390 <getpid@plt>
   132b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   132bc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   132c0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   132c4:	mov	w2, w0
   132c8:	add	x1, x1, #0x2eb
   132cc:	add	x3, x3, #0x2f9
   132d0:	add	x4, x4, #0x120
   132d4:	mov	x0, x21
   132d8:	bl	7dc0 <fprintf@plt>
   132dc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   132e0:	add	x1, x1, #0x4d0
   132e4:	mov	x0, x20
   132e8:	mov	x2, x19
   132ec:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   132f0:	b	130fc <scols_table_group_lines@@SMARTCOLS_2.34+0x178>

00000000000132f4 <scols_line_link_group@@SMARTCOLS_2.34>:
   132f4:	stp	x29, x30, [sp, #-48]!
   132f8:	stp	x20, x19, [sp, #32]
   132fc:	mov	x19, x0
   13300:	mov	w0, #0xffffffea            	// #-22
   13304:	stp	x22, x21, [sp, #16]
   13308:	mov	x29, sp
   1330c:	cbz	x19, 1332c <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   13310:	mov	x20, x1
   13314:	cbz	x1, 1332c <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   13318:	ldr	x8, [x20, #128]
   1331c:	cbz	x8, 1334c <scols_line_link_group@@SMARTCOLS_2.34+0x58>
   13320:	ldr	x9, [x19, #112]
   13324:	cbz	x9, 1333c <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   13328:	mov	w0, #0xffffffea            	// #-22
   1332c:	ldp	x20, x19, [sp, #32]
   13330:	ldp	x22, x21, [sp, #16]
   13334:	ldp	x29, x30, [sp], #48
   13338:	ret
   1333c:	mov	x22, x19
   13340:	ldr	x9, [x22, #80]!
   13344:	cmp	x9, x22
   13348:	b.eq	13360 <scols_line_link_group@@SMARTCOLS_2.34+0x6c>  // b.none
   1334c:	mov	w0, #0xffffffea            	// #-22
   13350:	ldp	x20, x19, [sp, #32]
   13354:	ldp	x22, x21, [sp, #16]
   13358:	ldp	x29, x30, [sp], #48
   1335c:	ret
   13360:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13364:	ldr	x9, [x9, #4024]
   13368:	ldrb	w9, [x9]
   1336c:	tbnz	w9, #7, 133b8 <scols_line_link_group@@SMARTCOLS_2.34+0xc4>
   13370:	ldr	x9, [x8, #40]
   13374:	add	x10, x8, #0x20
   13378:	mov	x0, x19
   1337c:	str	x22, [x8, #40]
   13380:	stp	x10, x9, [x19, #80]
   13384:	str	x22, [x9]
   13388:	bl	7910 <scols_ref_line@plt>
   1338c:	ldr	x8, [x20, #128]
   13390:	mov	w0, wzr
   13394:	str	x8, [x19, #120]
   13398:	cbz	x8, 1332c <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   1339c:	ldr	w9, [x8]
   133a0:	add	w9, w9, #0x1
   133a4:	str	w9, [x8]
   133a8:	ldp	x20, x19, [sp, #32]
   133ac:	ldp	x22, x21, [sp, #16]
   133b0:	ldp	x29, x30, [sp], #48
   133b4:	ret
   133b8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   133bc:	ldr	x8, [x8, #4016]
   133c0:	ldr	x21, [x8]
   133c4:	bl	7390 <getpid@plt>
   133c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   133cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   133d0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   133d4:	mov	w2, w0
   133d8:	add	x1, x1, #0x2eb
   133dc:	add	x3, x3, #0x2f9
   133e0:	add	x4, x4, #0x120
   133e4:	mov	x0, x21
   133e8:	bl	7dc0 <fprintf@plt>
   133ec:	ldr	x0, [x20, #128]
   133f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   133f4:	add	x1, x1, #0x3ab
   133f8:	bl	12008 <scols_get_library_version@@SMARTCOLS_2.25+0x1874>
   133fc:	ldr	x8, [x20, #128]
   13400:	b	13370 <scols_line_link_group@@SMARTCOLS_2.34+0x7c>
   13404:	stp	x29, x30, [sp, #-32]!
   13408:	stp	x20, x19, [sp, #16]
   1340c:	ldrb	w8, [x0, #249]
   13410:	mov	x29, sp
   13414:	tbnz	w8, #2, 1342c <scols_line_link_group@@SMARTCOLS_2.34+0x138>
   13418:	mov	w8, wzr
   1341c:	ldp	x20, x19, [sp, #16]
   13420:	mov	w0, w8
   13424:	ldp	x29, x30, [sp], #32
   13428:	ret
   1342c:	ldr	x8, [x0, #160]
   13430:	cbz	x8, 13448 <scols_line_link_group@@SMARTCOLS_2.34+0x154>
   13434:	mov	w8, wzr
   13438:	ldp	x20, x19, [sp, #16]
   1343c:	mov	w0, w8
   13440:	ldp	x29, x30, [sp], #32
   13444:	ret
   13448:	mov	x19, x1
   1344c:	cbz	x1, 134ec <scols_line_link_group@@SMARTCOLS_2.34+0x1f8>
   13450:	mov	x8, x19
   13454:	ldr	x9, [x8, #64]!
   13458:	cmp	x9, x8
   1345c:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   13460:	ldr	x9, [x19, #112]
   13464:	cbnz	x9, 13470 <scols_line_link_group@@SMARTCOLS_2.34+0x17c>
   13468:	ldr	x8, [x19, #120]
   1346c:	cbz	x8, 13510 <scols_line_link_group@@SMARTCOLS_2.34+0x21c>
   13470:	ldr	x8, [x19, #128]
   13474:	cbz	x8, 13494 <scols_line_link_group@@SMARTCOLS_2.34+0x1a0>
   13478:	ldr	x10, [x8, #24]
   1347c:	add	x11, x19, #0x60
   13480:	cmp	x10, x11
   13484:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   13488:	ldr	x10, [x8, #32]!
   1348c:	cmp	x10, x8
   13490:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   13494:	cbz	x9, 134d4 <scols_line_link_group@@SMARTCOLS_2.34+0x1e0>
   13498:	ldr	x8, [x9, #72]
   1349c:	add	x10, x19, #0x50
   134a0:	cmp	x8, x10
   134a4:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   134a8:	b	134c4 <scols_line_link_group@@SMARTCOLS_2.34+0x1d0>
   134ac:	ldr	x11, [x10, #72]
   134b0:	add	x9, x9, #0x50
   134b4:	mov	w8, wzr
   134b8:	cmp	x11, x9
   134bc:	mov	x9, x10
   134c0:	b.ne	1341c <scols_line_link_group@@SMARTCOLS_2.34+0x128>  // b.any
   134c4:	ldr	x10, [x9, #112]
   134c8:	cbnz	x10, 134ac <scols_line_link_group@@SMARTCOLS_2.34+0x1b8>
   134cc:	ldr	x8, [x9, #120]
   134d0:	cbz	x8, 13568 <scols_line_link_group@@SMARTCOLS_2.34+0x274>
   134d4:	ldr	x8, [x19, #120]
   134d8:	cbz	x8, 134ec <scols_line_link_group@@SMARTCOLS_2.34+0x1f8>
   134dc:	ldr	x8, [x8, #40]
   134e0:	add	x9, x19, #0x50
   134e4:	cmp	x8, x9
   134e8:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   134ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   134f0:	ldr	x8, [x8, #4024]
   134f4:	ldrb	w8, [x8]
   134f8:	tbnz	w8, #3, 13520 <scols_line_link_group@@SMARTCOLS_2.34+0x22c>
   134fc:	mov	w8, #0x1                   	// #1
   13500:	ldp	x20, x19, [sp, #16]
   13504:	mov	w0, w8
   13508:	ldp	x29, x30, [sp], #32
   1350c:	ret
   13510:	ldr	x8, [x0, #168]
   13514:	cmp	x8, x19
   13518:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   1351c:	b	13470 <scols_line_link_group@@SMARTCOLS_2.34+0x17c>
   13520:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13524:	ldr	x8, [x8, #4016]
   13528:	ldr	x20, [x8]
   1352c:	bl	7390 <getpid@plt>
   13530:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13534:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13538:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1353c:	mov	w2, w0
   13540:	add	x1, x1, #0x2eb
   13544:	add	x3, x3, #0x2f9
   13548:	add	x4, x4, #0x360
   1354c:	mov	x0, x20
   13550:	bl	7dc0 <fprintf@plt>
   13554:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13558:	add	x1, x1, #0x4fc
   1355c:	mov	x0, x19
   13560:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13564:	b	134fc <scols_line_link_group@@SMARTCOLS_2.34+0x208>
   13568:	cbz	x0, 13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>
   1356c:	ldr	x8, [x0, #168]
   13570:	cmp	x8, x9
   13574:	b.ne	13434 <scols_line_link_group@@SMARTCOLS_2.34+0x140>  // b.any
   13578:	b	134d4 <scols_line_link_group@@SMARTCOLS_2.34+0x1e0>
   1357c:	sub	sp, sp, #0x120
   13580:	stp	x29, x30, [sp, #240]
   13584:	add	x29, sp, #0xf0
   13588:	str	x28, [sp, #256]
   1358c:	stp	x20, x19, [sp, #272]
   13590:	stp	x2, x3, [x29, #-112]
   13594:	stp	x4, x5, [x29, #-96]
   13598:	stp	x6, x7, [x29, #-80]
   1359c:	stp	q1, q2, [sp, #16]
   135a0:	stp	q3, q4, [sp, #48]
   135a4:	str	q0, [sp]
   135a8:	stp	q5, q6, [sp, #80]
   135ac:	str	q7, [sp, #112]
   135b0:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   135b4:	ldr	x20, [x20, #4016]
   135b8:	mov	x19, x1
   135bc:	cbz	x0, 135e8 <scols_line_link_group@@SMARTCOLS_2.34+0x2f4>
   135c0:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   135c4:	ldr	x9, [x9, #4024]
   135c8:	ldrb	w9, [x9, #3]
   135cc:	tbnz	w9, #0, 135e8 <scols_line_link_group@@SMARTCOLS_2.34+0x2f4>
   135d0:	mov	x8, x0
   135d4:	ldr	x0, [x20]
   135d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   135dc:	add	x1, x1, #0x310
   135e0:	mov	x2, x8
   135e4:	bl	7dc0 <fprintf@plt>
   135e8:	mov	x8, #0xffffffffffffffd0    	// #-48
   135ec:	mov	x10, sp
   135f0:	sub	x11, x29, #0x70
   135f4:	movk	x8, #0xff80, lsl #32
   135f8:	add	x9, x29, #0x30
   135fc:	add	x10, x10, #0x80
   13600:	add	x11, x11, #0x30
   13604:	stp	x10, x8, [x29, #-16]
   13608:	stp	x9, x11, [x29, #-32]
   1360c:	ldp	q0, q1, [x29, #-32]
   13610:	ldr	x0, [x20]
   13614:	sub	x2, x29, #0x40
   13618:	mov	x1, x19
   1361c:	stp	q0, q1, [x29, #-64]
   13620:	bl	7c70 <vfprintf@plt>
   13624:	ldr	x1, [x20]
   13628:	mov	w0, #0xa                   	// #10
   1362c:	bl	7250 <fputc@plt>
   13630:	ldp	x20, x19, [sp, #272]
   13634:	ldr	x28, [sp, #256]
   13638:	ldp	x29, x30, [sp, #240]
   1363c:	add	sp, sp, #0x120
   13640:	ret
   13644:	sub	sp, sp, #0x80
   13648:	stp	x29, x30, [sp, #32]
   1364c:	stp	x28, x27, [sp, #48]
   13650:	stp	x26, x25, [sp, #64]
   13654:	stp	x24, x23, [sp, #80]
   13658:	stp	x22, x21, [sp, #96]
   1365c:	stp	x20, x19, [sp, #112]
   13660:	add	x29, sp, #0x20
   13664:	cbz	x0, 13978 <scols_line_link_group@@SMARTCOLS_2.34+0x684>
   13668:	adrp	x24, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1366c:	ldr	x24, [x24, #4024]
   13670:	mov	x20, x3
   13674:	mov	x21, x2
   13678:	mov	x22, x1
   1367c:	ldrb	w8, [x24]
   13680:	mov	x19, x0
   13684:	tbnz	w8, #4, 13744 <scols_line_link_group@@SMARTCOLS_2.34+0x450>
   13688:	mov	x23, x19
   1368c:	str	xzr, [x23, #160]!
   13690:	ldrh	w8, [x23, #88]
   13694:	str	xzr, [x23, #8]
   13698:	and	w8, w8, #0xfffffbff
   1369c:	strh	w8, [x23, #88]
   136a0:	mov	x8, x23
   136a4:	ldr	x9, [x8, #-32]!
   136a8:	cmp	x9, x8
   136ac:	b.eq	136b8 <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>  // b.none
   136b0:	mov	x0, x19
   136b4:	bl	12da0 <scols_get_library_version@@SMARTCOLS_2.25+0x260c>
   136b8:	mov	x0, sp
   136bc:	mov	w1, wzr
   136c0:	bl	7110 <scols_reset_iter@plt>
   136c4:	b	136cc <scols_line_link_group@@SMARTCOLS_2.34+0x3d8>
   136c8:	str	x8, [x19, #168]
   136cc:	mov	x1, sp
   136d0:	sub	x2, x29, #0x8
   136d4:	mov	x0, x19
   136d8:	bl	7a10 <scols_table_next_line@plt>
   136dc:	cbnz	w0, 13714 <scols_line_link_group@@SMARTCOLS_2.34+0x420>
   136e0:	ldr	x8, [x19, #168]
   136e4:	cbz	x8, 136f4 <scols_line_link_group@@SMARTCOLS_2.34+0x400>
   136e8:	ldur	x8, [x29, #-8]
   136ec:	cbnz	x8, 13700 <scols_line_link_group@@SMARTCOLS_2.34+0x40c>
   136f0:	b	136c8 <scols_line_link_group@@SMARTCOLS_2.34+0x3d4>
   136f4:	ldur	x8, [x29, #-8]
   136f8:	str	x8, [x19, #168]
   136fc:	cbz	x8, 136c8 <scols_line_link_group@@SMARTCOLS_2.34+0x3d4>
   13700:	ldr	x9, [x8, #112]
   13704:	cbnz	x9, 136cc <scols_line_link_group@@SMARTCOLS_2.34+0x3d8>
   13708:	ldr	x9, [x8, #120]
   1370c:	cbnz	x9, 136cc <scols_line_link_group@@SMARTCOLS_2.34+0x3d8>
   13710:	b	136c8 <scols_line_link_group@@SMARTCOLS_2.34+0x3d4>
   13714:	mov	x0, sp
   13718:	mov	w1, wzr
   1371c:	bl	7110 <scols_reset_iter@plt>
   13720:	mov	x1, sp
   13724:	sub	x2, x29, #0x8
   13728:	mov	x0, x19
   1372c:	bl	7a10 <scols_table_next_line@plt>
   13730:	mov	w28, wzr
   13734:	cbnz	w0, 138f0 <scols_line_link_group@@SMARTCOLS_2.34+0x5fc>
   13738:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1373c:	add	x27, x27, #0x5db
   13740:	b	137ac <scols_line_link_group@@SMARTCOLS_2.34+0x4b8>
   13744:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13748:	ldr	x8, [x8, #4016]
   1374c:	ldr	x23, [x8]
   13750:	bl	7390 <getpid@plt>
   13754:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13758:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1375c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13760:	mov	w2, w0
   13764:	add	x1, x1, #0x2eb
   13768:	add	x3, x3, #0x2f9
   1376c:	add	x4, x4, #0x3d0
   13770:	mov	x0, x23
   13774:	bl	7dc0 <fprintf@plt>
   13778:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1377c:	add	x1, x1, #0x5cd
   13780:	mov	x0, x19
   13784:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13788:	b	13688 <scols_line_link_group@@SMARTCOLS_2.34+0x394>
   1378c:	ldrb	w8, [x24]
   13790:	tbnz	w8, #3, 1389c <scols_line_link_group@@SMARTCOLS_2.34+0x5a8>
   13794:	str	xzr, [x23]
   13798:	mov	x1, sp
   1379c:	sub	x2, x29, #0x8
   137a0:	mov	x0, x19
   137a4:	bl	7a10 <scols_table_next_line@plt>
   137a8:	cbnz	w0, 138ec <scols_line_link_group@@SMARTCOLS_2.34+0x5f8>
   137ac:	ldur	x1, [x29, #-8]
   137b0:	ldr	x8, [x1, #112]
   137b4:	cbnz	x8, 13798 <scols_line_link_group@@SMARTCOLS_2.34+0x4a4>
   137b8:	ldr	x8, [x1, #120]
   137bc:	cbnz	x8, 13798 <scols_line_link_group@@SMARTCOLS_2.34+0x4a4>
   137c0:	ldr	x8, [x19, #168]
   137c4:	cmp	x8, x1
   137c8:	b.ne	137d8 <scols_line_link_group@@SMARTCOLS_2.34+0x4e4>  // b.any
   137cc:	ldrh	w8, [x19, #248]
   137d0:	orr	w8, w8, #0x400
   137d4:	strh	w8, [x19, #248]
   137d8:	mov	x0, x19
   137dc:	mov	x2, x22
   137e0:	mov	x3, x21
   137e4:	mov	x4, x20
   137e8:	bl	13998 <scols_line_link_group@@SMARTCOLS_2.34+0x6a4>
   137ec:	cbnz	w0, 138e4 <scols_line_link_group@@SMARTCOLS_2.34+0x5f0>
   137f0:	ldr	x8, [x23]
   137f4:	cbz	x8, 13798 <scols_line_link_group@@SMARTCOLS_2.34+0x4a4>
   137f8:	mov	x0, x19
   137fc:	bl	12f44 <scols_get_library_version@@SMARTCOLS_2.25+0x27b0>
   13800:	ldrb	w8, [x24]
   13804:	mov	x28, x0
   13808:	tbnz	w8, #3, 13850 <scols_line_link_group@@SMARTCOLS_2.34+0x55c>
   1380c:	cbz	x28, 1378c <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   13810:	ldr	x8, [x23]
   13814:	add	x25, x28, #0x20
   13818:	mov	x26, x25
   1381c:	sub	x8, x8, #0x1
   13820:	str	x8, [x23]
   13824:	ldr	x26, [x26]
   13828:	cmp	x26, x25
   1382c:	b.eq	137f0 <scols_line_link_group@@SMARTCOLS_2.34+0x4fc>  // b.none
   13830:	sub	x1, x26, #0x50
   13834:	mov	x0, x19
   13838:	mov	x2, x22
   1383c:	mov	x3, x21
   13840:	mov	x4, x20
   13844:	bl	13998 <scols_line_link_group@@SMARTCOLS_2.34+0x6a4>
   13848:	cbz	w0, 13824 <scols_line_link_group@@SMARTCOLS_2.34+0x530>
   1384c:	b	138e4 <scols_line_link_group@@SMARTCOLS_2.34+0x5f0>
   13850:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13854:	ldr	x8, [x8, #4016]
   13858:	ldr	x26, [x8]
   1385c:	bl	7390 <getpid@plt>
   13860:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13864:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13868:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1386c:	mov	w2, w0
   13870:	mov	x0, x26
   13874:	add	x1, x1, #0x2eb
   13878:	add	x3, x3, #0x2f9
   1387c:	add	x4, x4, #0x360
   13880:	bl	7dc0 <fprintf@plt>
   13884:	ldur	x0, [x29, #-8]
   13888:	ldr	x2, [x23]
   1388c:	mov	x1, x27
   13890:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13894:	cbnz	x28, 13810 <scols_line_link_group@@SMARTCOLS_2.34+0x51c>
   13898:	b	1378c <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   1389c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   138a0:	ldr	x8, [x8, #4016]
   138a4:	ldr	x26, [x8]
   138a8:	bl	7390 <getpid@plt>
   138ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   138b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   138b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   138b8:	mov	w2, w0
   138bc:	mov	x0, x26
   138c0:	add	x1, x1, #0x2eb
   138c4:	add	x3, x3, #0x2f9
   138c8:	add	x4, x4, #0x360
   138cc:	bl	7dc0 <fprintf@plt>
   138d0:	ldur	x0, [x29, #-8]
   138d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   138d8:	add	x1, x1, #0x5fe
   138dc:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   138e0:	b	13794 <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   138e4:	mov	w28, w0
   138e8:	b	138f0 <scols_line_link_group@@SMARTCOLS_2.34+0x5fc>
   138ec:	mov	w28, wzr
   138f0:	ldrh	w8, [x19, #248]
   138f4:	str	xzr, [x19, #160]
   138f8:	and	w8, w8, #0xfffffbff
   138fc:	strh	w8, [x19, #248]
   13900:	ldrb	w8, [x24]
   13904:	tbnz	w8, #4, 1392c <scols_line_link_group@@SMARTCOLS_2.34+0x638>
   13908:	mov	w0, w28
   1390c:	ldp	x20, x19, [sp, #112]
   13910:	ldp	x22, x21, [sp, #96]
   13914:	ldp	x24, x23, [sp, #80]
   13918:	ldp	x26, x25, [sp, #64]
   1391c:	ldp	x28, x27, [sp, #48]
   13920:	ldp	x29, x30, [sp, #32]
   13924:	add	sp, sp, #0x80
   13928:	ret
   1392c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13930:	ldr	x8, [x8, #4016]
   13934:	ldr	x20, [x8]
   13938:	bl	7390 <getpid@plt>
   1393c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13940:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13944:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13948:	mov	w2, w0
   1394c:	add	x1, x1, #0x2eb
   13950:	add	x3, x3, #0x2f9
   13954:	add	x4, x4, #0x3d0
   13958:	mov	x0, x20
   1395c:	bl	7dc0 <fprintf@plt>
   13960:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13964:	add	x1, x1, #0x625
   13968:	mov	x0, x19
   1396c:	mov	w2, w28
   13970:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13974:	b	13908 <scols_line_link_group@@SMARTCOLS_2.34+0x614>
   13978:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1397c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13980:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13984:	add	x0, x0, #0x455
   13988:	add	x1, x1, #0x50a
   1398c:	add	x3, x3, #0x522
   13990:	mov	w2, #0x5c                  	// #92
   13994:	bl	7c90 <__assert_fail@plt>
   13998:	stp	x29, x30, [sp, #-96]!
   1399c:	str	x27, [sp, #16]
   139a0:	stp	x26, x25, [sp, #32]
   139a4:	stp	x24, x23, [sp, #48]
   139a8:	stp	x22, x21, [sp, #64]
   139ac:	stp	x20, x19, [sp, #80]
   139b0:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   139b4:	ldr	x25, [x25, #4024]
   139b8:	mov	x20, x4
   139bc:	mov	x21, x3
   139c0:	mov	x22, x2
   139c4:	ldrb	w8, [x25]
   139c8:	mov	x19, x1
   139cc:	mov	x23, x0
   139d0:	mov	x29, sp
   139d4:	tbnz	w8, #3, 13b40 <scols_line_link_group@@SMARTCOLS_2.34+0x84c>
   139d8:	cbz	x19, 139f4 <scols_line_link_group@@SMARTCOLS_2.34+0x700>
   139dc:	ldr	x8, [x19, #128]
   139e0:	cbz	x8, 139f4 <scols_line_link_group@@SMARTCOLS_2.34+0x700>
   139e4:	ldr	x9, [x8, #24]
   139e8:	add	x10, x19, #0x60
   139ec:	cmp	x9, x10
   139f0:	b.eq	13a90 <scols_line_link_group@@SMARTCOLS_2.34+0x79c>  // b.none
   139f4:	cbz	x23, 13a1c <scols_line_link_group@@SMARTCOLS_2.34+0x728>
   139f8:	mov	x8, x23
   139fc:	ldr	x9, [x8, #128]!
   13a00:	cmp	x9, x8
   13a04:	b.eq	13a1c <scols_line_link_group@@SMARTCOLS_2.34+0x728>  // b.none
   13a08:	mov	x0, x23
   13a0c:	mov	x1, x19
   13a10:	bl	125c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e34>
   13a14:	mov	w24, w0
   13a18:	cbnz	w0, 13ac0 <scols_line_link_group@@SMARTCOLS_2.34+0x7cc>
   13a1c:	mov	x0, x23
   13a20:	mov	x1, x19
   13a24:	mov	x2, x22
   13a28:	mov	x3, x20
   13a2c:	blr	x21
   13a30:	mov	w24, w0
   13a34:	cbz	x19, 13ac0 <scols_line_link_group@@SMARTCOLS_2.34+0x7cc>
   13a38:	cbnz	w24, 13ac0 <scols_line_link_group@@SMARTCOLS_2.34+0x7cc>
   13a3c:	mov	x26, x19
   13a40:	ldr	x8, [x26, #64]!
   13a44:	cmp	x8, x26
   13a48:	b.eq	13abc <scols_line_link_group@@SMARTCOLS_2.34+0x7c8>  // b.none
   13a4c:	ldrb	w8, [x25]
   13a50:	tbnz	w8, #3, 13b8c <scols_line_link_group@@SMARTCOLS_2.34+0x898>
   13a54:	mov	x27, x26
   13a58:	ldr	x27, [x27]
   13a5c:	cmp	x27, x26
   13a60:	b.eq	13ae8 <scols_line_link_group@@SMARTCOLS_2.34+0x7f4>  // b.none
   13a64:	sub	x1, x27, #0x50
   13a68:	mov	x0, x23
   13a6c:	mov	x2, x22
   13a70:	mov	x3, x21
   13a74:	mov	x4, x20
   13a78:	bl	13998 <scols_line_link_group@@SMARTCOLS_2.34+0x6a4>
   13a7c:	cbz	w0, 13a58 <scols_line_link_group@@SMARTCOLS_2.34+0x764>
   13a80:	mov	w24, w0
   13a84:	ldrb	w8, [x25]
   13a88:	tbz	w8, #3, 13ac8 <scols_line_link_group@@SMARTCOLS_2.34+0x7d4>
   13a8c:	b	13af4 <scols_line_link_group@@SMARTCOLS_2.34+0x800>
   13a90:	ldr	x9, [x8, #32]!
   13a94:	cmp	x9, x8
   13a98:	b.eq	139f4 <scols_line_link_group@@SMARTCOLS_2.34+0x700>  // b.none
   13a9c:	ldr	x8, [x23, #160]
   13aa0:	add	x8, x8, #0x1
   13aa4:	str	x8, [x23, #160]
   13aa8:	mov	x8, x23
   13aac:	ldr	x9, [x8, #128]!
   13ab0:	cmp	x9, x8
   13ab4:	b.ne	13a08 <scols_line_link_group@@SMARTCOLS_2.34+0x714>  // b.any
   13ab8:	b	13a1c <scols_line_link_group@@SMARTCOLS_2.34+0x728>
   13abc:	mov	w24, wzr
   13ac0:	ldrb	w8, [x25]
   13ac4:	tbnz	w8, #3, 13af4 <scols_line_link_group@@SMARTCOLS_2.34+0x800>
   13ac8:	mov	w0, w24
   13acc:	ldp	x20, x19, [sp, #80]
   13ad0:	ldp	x22, x21, [sp, #64]
   13ad4:	ldp	x24, x23, [sp, #48]
   13ad8:	ldp	x26, x25, [sp, #32]
   13adc:	ldr	x27, [sp, #16]
   13ae0:	ldp	x29, x30, [sp], #96
   13ae4:	ret
   13ae8:	mov	w24, wzr
   13aec:	ldrb	w8, [x25]
   13af0:	tbz	w8, #3, 13ac8 <scols_line_link_group@@SMARTCOLS_2.34+0x7d4>
   13af4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13af8:	ldr	x8, [x8, #4016]
   13afc:	ldr	x20, [x8]
   13b00:	bl	7390 <getpid@plt>
   13b04:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b10:	mov	w2, w0
   13b14:	add	x1, x1, #0x2eb
   13b18:	add	x3, x3, #0x2f9
   13b1c:	add	x4, x4, #0x360
   13b20:	mov	x0, x20
   13b24:	bl	7dc0 <fprintf@plt>
   13b28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13b2c:	add	x1, x1, #0x653
   13b30:	mov	x0, x19
   13b34:	mov	w2, w24
   13b38:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13b3c:	b	13ac8 <scols_line_link_group@@SMARTCOLS_2.34+0x7d4>
   13b40:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13b44:	ldr	x8, [x8, #4016]
   13b48:	ldr	x24, [x8]
   13b4c:	bl	7390 <getpid@plt>
   13b50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b54:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b58:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13b5c:	mov	w2, w0
   13b60:	add	x1, x1, #0x2eb
   13b64:	add	x3, x3, #0x2f9
   13b68:	add	x4, x4, #0x360
   13b6c:	mov	x0, x24
   13b70:	bl	7dc0 <fprintf@plt>
   13b74:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13b78:	add	x1, x1, #0x639
   13b7c:	mov	x0, x19
   13b80:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13b84:	cbnz	x19, 139dc <scols_line_link_group@@SMARTCOLS_2.34+0x6e8>
   13b88:	b	139f4 <scols_line_link_group@@SMARTCOLS_2.34+0x700>
   13b8c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13b90:	ldr	x8, [x8, #4016]
   13b94:	ldr	x24, [x8]
   13b98:	bl	7390 <getpid@plt>
   13b9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13ba0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13ba4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13ba8:	mov	w2, w0
   13bac:	add	x1, x1, #0x2eb
   13bb0:	add	x3, x3, #0x2f9
   13bb4:	add	x4, x4, #0x360
   13bb8:	mov	x0, x24
   13bbc:	bl	7dc0 <fprintf@plt>
   13bc0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13bc4:	add	x1, x1, #0x644
   13bc8:	mov	x0, x19
   13bcc:	bl	1357c <scols_line_link_group@@SMARTCOLS_2.34+0x288>
   13bd0:	b	13a54 <scols_line_link_group@@SMARTCOLS_2.34+0x760>

0000000000013bd4 <scols_init_debug@@SMARTCOLS_2.25>:
   13bd4:	sub	sp, sp, #0x70
   13bd8:	stp	x29, x30, [sp, #16]
   13bdc:	stp	x28, x27, [sp, #32]
   13be0:	stp	x26, x25, [sp, #48]
   13be4:	stp	x24, x23, [sp, #64]
   13be8:	stp	x22, x21, [sp, #80]
   13bec:	stp	x20, x19, [sp, #96]
   13bf0:	adrp	x26, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13bf4:	ldr	x26, [x26, #4024]
   13bf8:	add	x29, sp, #0x10
   13bfc:	ldr	w8, [x26]
   13c00:	cbnz	w8, 13ef4 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   13c04:	cbz	w0, 13cec <scols_init_debug@@SMARTCOLS_2.25+0x118>
   13c08:	str	w0, [x26]
   13c0c:	bl	7200 <getuid@plt>
   13c10:	mov	w19, w0
   13c14:	bl	7160 <geteuid@plt>
   13c18:	cmp	w19, w0
   13c1c:	b.ne	13e90 <scols_init_debug@@SMARTCOLS_2.25+0x2bc>  // b.any
   13c20:	bl	7880 <getgid@plt>
   13c24:	mov	w19, w0
   13c28:	bl	7120 <getegid@plt>
   13c2c:	cmp	w19, w0
   13c30:	b.ne	13e90 <scols_init_debug@@SMARTCOLS_2.25+0x2bc>  // b.any
   13c34:	ldr	w9, [x26]
   13c38:	orr	w8, w9, #0x2
   13c3c:	cmp	w9, #0x4
   13c40:	str	w8, [x26]
   13c44:	b.cc	13ef0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>  // b.lo, b.ul, b.last
   13c48:	add	x0, sp, #0x8
   13c4c:	str	xzr, [sp, #8]
   13c50:	bl	7860 <scols_get_library_version@plt>
   13c54:	ldr	w8, [x26]
   13c58:	tbz	w8, #1, 13ef0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   13c5c:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13c60:	ldr	x20, [x20, #4016]
   13c64:	ldr	x19, [x20]
   13c68:	bl	7390 <getpid@plt>
   13c6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13c70:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13c74:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13c78:	mov	w2, w0
   13c7c:	add	x1, x1, #0x2eb
   13c80:	add	x3, x3, #0x2f9
   13c84:	add	x4, x4, #0x6f7
   13c88:	mov	x0, x19
   13c8c:	bl	7dc0 <fprintf@plt>
   13c90:	ldr	w1, [x26]
   13c94:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13c98:	add	x0, x0, #0x6b9
   13c9c:	bl	14048 <scols_init_debug@@SMARTCOLS_2.25+0x474>
   13ca0:	ldr	w8, [x26]
   13ca4:	tbz	w8, #1, 13ef0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   13ca8:	ldr	x19, [x20]
   13cac:	bl	7390 <getpid@plt>
   13cb0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13cb4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13cb8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13cbc:	mov	w2, w0
   13cc0:	add	x1, x1, #0x2eb
   13cc4:	add	x3, x3, #0x2f9
   13cc8:	add	x4, x4, #0x6f7
   13ccc:	mov	x0, x19
   13cd0:	bl	7dc0 <fprintf@plt>
   13cd4:	ldr	x1, [sp, #8]
   13cd8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13cdc:	add	x0, x0, #0x6d4
   13ce0:	bl	14048 <scols_init_debug@@SMARTCOLS_2.25+0x474>
   13ce4:	ldr	w8, [x26]
   13ce8:	b	13ef0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   13cec:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13cf0:	add	x0, x0, #0x66d
   13cf4:	bl	7cc0 <getenv@plt>
   13cf8:	cbz	x0, 13e88 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   13cfc:	add	x1, sp, #0x8
   13d00:	mov	w2, wzr
   13d04:	mov	x20, x0
   13d08:	bl	7020 <strtoul@plt>
   13d0c:	ldr	x8, [sp, #8]
   13d10:	mov	x19, x0
   13d14:	cbz	x8, 13ee0 <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   13d18:	ldrb	w9, [x8]
   13d1c:	cbz	w9, 13ecc <scols_init_debug@@SMARTCOLS_2.25+0x2f8>
   13d20:	mov	x0, x20
   13d24:	bl	7650 <strdup@plt>
   13d28:	cbz	x0, 13e88 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   13d2c:	adrp	x21, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   13d30:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13d34:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13d38:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13d3c:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13d40:	mov	x28, x0
   13d44:	mov	w19, wzr
   13d48:	add	x21, x21, #0x239
   13d4c:	add	x22, x22, #0x6e8
   13d50:	add	x25, x25, #0x690
   13d54:	add	x23, x23, #0x706
   13d58:	add	x24, x24, #0xc83
   13d5c:	mov	x20, x0
   13d60:	add	x2, sp, #0x8
   13d64:	mov	x0, x20
   13d68:	mov	x1, x21
   13d6c:	bl	73b0 <strtok_r@plt>
   13d70:	cbz	x0, 13e7c <scols_init_debug@@SMARTCOLS_2.25+0x2a8>
   13d74:	ldr	x20, [sp, #8]
   13d78:	mov	x1, x22
   13d7c:	mov	x27, x0
   13d80:	bl	77c0 <strcmp@plt>
   13d84:	cbz	w0, 13e18 <scols_init_debug@@SMARTCOLS_2.25+0x244>
   13d88:	mov	x0, x27
   13d8c:	mov	x1, x23
   13d90:	bl	77c0 <strcmp@plt>
   13d94:	cbz	w0, 13e20 <scols_init_debug@@SMARTCOLS_2.25+0x24c>
   13d98:	mov	x0, x27
   13d9c:	mov	x1, x24
   13da0:	bl	77c0 <strcmp@plt>
   13da4:	cbz	w0, 13e2c <scols_init_debug@@SMARTCOLS_2.25+0x258>
   13da8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13dac:	mov	x0, x27
   13db0:	add	x1, x1, #0x730
   13db4:	bl	77c0 <strcmp@plt>
   13db8:	cbz	w0, 13e38 <scols_init_debug@@SMARTCOLS_2.25+0x264>
   13dbc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13dc0:	mov	x0, x27
   13dc4:	add	x1, x1, #0x744
   13dc8:	bl	77c0 <strcmp@plt>
   13dcc:	cbz	w0, 13e44 <scols_init_debug@@SMARTCOLS_2.25+0x270>
   13dd0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13dd4:	mov	x0, x27
   13dd8:	add	x1, x1, #0x17b
   13ddc:	bl	77c0 <strcmp@plt>
   13de0:	cbz	w0, 13e50 <scols_init_debug@@SMARTCOLS_2.25+0x27c>
   13de4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13de8:	mov	x0, x27
   13dec:	add	x1, x1, #0x4e7
   13df0:	bl	77c0 <strcmp@plt>
   13df4:	cbz	w0, 13e5c <scols_init_debug@@SMARTCOLS_2.25+0x288>
   13df8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   13dfc:	mov	x0, x27
   13e00:	add	x1, x1, #0x1c1
   13e04:	bl	77c0 <strcmp@plt>
   13e08:	cbnz	w0, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0x298>
   13e0c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e10:	add	x8, x8, #0x738
   13e14:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e18:	mov	x8, x25
   13e1c:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e20:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e24:	add	x8, x8, #0x6a8
   13e28:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e2c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e30:	add	x8, x8, #0x6c0
   13e34:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e38:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e3c:	add	x8, x8, #0x6d8
   13e40:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e44:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e48:	add	x8, x8, #0x6f0
   13e4c:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e50:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e54:	add	x8, x8, #0x708
   13e58:	b	13e64 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13e5c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e60:	add	x8, x8, #0x720
   13e64:	ldr	w8, [x8, #8]
   13e68:	orr	w19, w8, w19
   13e6c:	mov	w8, #0xffff                	// #65535
   13e70:	cmp	w19, w8
   13e74:	b.ne	13d60 <scols_init_debug@@SMARTCOLS_2.25+0x18c>  // b.any
   13e78:	mov	w19, #0xffff                	// #65535
   13e7c:	mov	x0, x28
   13e80:	bl	7850 <free@plt>
   13e84:	b	13ee0 <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   13e88:	str	wzr, [x26]
   13e8c:	b	13ee8 <scols_init_debug@@SMARTCOLS_2.25+0x314>
   13e90:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13e94:	ldr	w8, [x26]
   13e98:	ldr	x9, [x9, #4016]
   13e9c:	orr	w8, w8, #0x1000000
   13ea0:	ldr	x19, [x9]
   13ea4:	str	w8, [x26]
   13ea8:	bl	7390 <getpid@plt>
   13eac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13eb0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13eb4:	mov	w2, w0
   13eb8:	add	x1, x1, #0x680
   13ebc:	add	x3, x3, #0x2f9
   13ec0:	mov	x0, x19
   13ec4:	bl	7dc0 <fprintf@plt>
   13ec8:	b	13c34 <scols_init_debug@@SMARTCOLS_2.25+0x60>
   13ecc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13ed0:	add	x1, x1, #0x6e8
   13ed4:	mov	x0, x8
   13ed8:	bl	77c0 <strcmp@plt>
   13edc:	cbz	w0, 14040 <scols_init_debug@@SMARTCOLS_2.25+0x46c>
   13ee0:	str	w19, [x26]
   13ee4:	cbnz	w19, 13c0c <scols_init_debug@@SMARTCOLS_2.25+0x38>
   13ee8:	mov	w8, #0x2                   	// #2
   13eec:	str	w8, [x26]
   13ef0:	tbnz	w8, #0, 13f14 <scols_init_debug@@SMARTCOLS_2.25+0x340>
   13ef4:	ldp	x20, x19, [sp, #96]
   13ef8:	ldp	x22, x21, [sp, #80]
   13efc:	ldp	x24, x23, [sp, #64]
   13f00:	ldp	x26, x25, [sp, #48]
   13f04:	ldp	x28, x27, [sp, #32]
   13f08:	ldp	x29, x30, [sp, #16]
   13f0c:	add	sp, sp, #0x70
   13f10:	ret
   13f14:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   13f18:	ldr	x20, [x20, #4016]
   13f1c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f20:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f24:	add	x1, x1, #0x77b
   13f28:	ldr	x0, [x20]
   13f2c:	add	x2, x2, #0x66d
   13f30:	bl	7dc0 <fprintf@plt>
   13f34:	ldr	x0, [x20]
   13f38:	adrp	x19, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f3c:	add	x19, x19, #0x7ac
   13f40:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f44:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f48:	add	x2, x2, #0x6e8
   13f4c:	add	x4, x4, #0x6ec
   13f50:	mov	w3, #0xffff                	// #65535
   13f54:	mov	x1, x19
   13f58:	bl	7dc0 <fprintf@plt>
   13f5c:	ldr	x0, [x20]
   13f60:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f64:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f68:	add	x2, x2, #0x706
   13f6c:	add	x4, x4, #0x70b
   13f70:	mov	w3, #0x40                  	// #64
   13f74:	mov	x1, x19
   13f78:	bl	7dc0 <fprintf@plt>
   13f7c:	ldr	x0, [x20]
   13f80:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   13f84:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13f88:	add	x2, x2, #0xc83
   13f8c:	add	x4, x4, #0x71f
   13f90:	mov	w3, #0x4                   	// #4
   13f94:	mov	x1, x19
   13f98:	bl	7dc0 <fprintf@plt>
   13f9c:	ldr	x0, [x20]
   13fa0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fa4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fa8:	add	x2, x2, #0x730
   13fac:	add	x4, x4, #0x734
   13fb0:	mov	w3, #0x20                  	// #32
   13fb4:	mov	x1, x19
   13fb8:	bl	7dc0 <fprintf@plt>
   13fbc:	ldr	x0, [x20]
   13fc0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fc4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fc8:	add	x2, x2, #0x744
   13fcc:	add	x4, x4, #0x73f
   13fd0:	mov	w3, #0x1                   	// #1
   13fd4:	mov	x1, x19
   13fd8:	bl	7dc0 <fprintf@plt>
   13fdc:	ldr	x0, [x20]
   13fe0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fe4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   13fe8:	add	x2, x2, #0x17b
   13fec:	add	x4, x4, #0x749
   13ff0:	mov	w3, #0x80                  	// #128
   13ff4:	mov	x1, x19
   13ff8:	bl	7dc0 <fprintf@plt>
   13ffc:	ldr	x0, [x20]
   14000:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   14004:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14008:	add	x2, x2, #0x4e7
   1400c:	add	x4, x4, #0x75e
   14010:	mov	w3, #0x8                   	// #8
   14014:	mov	x1, x19
   14018:	bl	7dc0 <fprintf@plt>
   1401c:	ldr	x0, [x20]
   14020:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14024:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14028:	add	x2, x2, #0x1c1
   1402c:	add	x4, x4, #0x76f
   14030:	mov	w3, #0x10                  	// #16
   14034:	mov	x1, x19
   14038:	bl	7dc0 <fprintf@plt>
   1403c:	b	13ef4 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   14040:	mov	w0, #0xffff                	// #65535
   14044:	b	13c08 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   14048:	sub	sp, sp, #0x120
   1404c:	stp	x29, x30, [sp, #256]
   14050:	add	x29, sp, #0x100
   14054:	stp	x28, x19, [sp, #272]
   14058:	stp	x1, x2, [x29, #-120]
   1405c:	stp	x3, x4, [x29, #-104]
   14060:	stp	x5, x6, [x29, #-88]
   14064:	stur	x7, [x29, #-72]
   14068:	stp	q0, q1, [sp]
   1406c:	stp	q2, q3, [sp, #32]
   14070:	stp	q4, q5, [sp, #64]
   14074:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   14078:	ldr	x19, [x19, #4016]
   1407c:	mov	x9, #0xffffffffffffffc8    	// #-56
   14080:	mov	x10, sp
   14084:	sub	x11, x29, #0x78
   14088:	movk	x9, #0xff80, lsl #32
   1408c:	add	x12, x29, #0x20
   14090:	add	x10, x10, #0x80
   14094:	add	x11, x11, #0x38
   14098:	stp	x10, x9, [x29, #-16]
   1409c:	stp	x12, x11, [x29, #-32]
   140a0:	mov	x8, x0
   140a4:	ldr	x0, [x19]
   140a8:	ldp	q0, q1, [x29, #-32]
   140ac:	sub	x2, x29, #0x40
   140b0:	mov	x1, x8
   140b4:	stp	q6, q7, [sp, #96]
   140b8:	stp	q0, q1, [x29, #-64]
   140bc:	bl	7c70 <vfprintf@plt>
   140c0:	ldr	x1, [x19]
   140c4:	mov	w0, #0xa                   	// #10
   140c8:	bl	7250 <fputc@plt>
   140cc:	ldp	x28, x19, [sp, #272]
   140d0:	ldp	x29, x30, [sp, #256]
   140d4:	add	sp, sp, #0x120
   140d8:	ret
   140dc:	sub	sp, sp, #0x90
   140e0:	mov	w1, w0
   140e4:	mov	x2, sp
   140e8:	mov	w0, wzr
   140ec:	stp	x29, x30, [sp, #128]
   140f0:	add	x29, sp, #0x80
   140f4:	bl	7af0 <__fxstat@plt>
   140f8:	ldr	w8, [sp, #16]
   140fc:	cmp	w0, #0x0
   14100:	ldp	x29, x30, [sp, #128]
   14104:	cset	w9, eq  // eq = none
   14108:	and	w8, w8, #0xf000
   1410c:	cmp	w8, #0x6, lsl #12
   14110:	cset	w8, eq  // eq = none
   14114:	and	w0, w9, w8
   14118:	add	sp, sp, #0x90
   1411c:	ret
   14120:	sub	sp, sp, #0x50
   14124:	mov	w1, #0x400                 	// #1024
   14128:	mov	w2, wzr
   1412c:	stp	x29, x30, [sp, #16]
   14130:	str	x23, [sp, #32]
   14134:	stp	x22, x21, [sp, #48]
   14138:	stp	x20, x19, [sp, #64]
   1413c:	add	x29, sp, #0x10
   14140:	mov	w19, w0
   14144:	mov	w20, #0x400                 	// #1024
   14148:	bl	72d0 <lseek@plt>
   1414c:	mov	x21, xzr
   14150:	tbnz	x0, #63, 141a4 <scols_init_debug@@SMARTCOLS_2.25+0x5d0>
   14154:	mov	w22, #0x400                 	// #1024
   14158:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
   1415c:	sub	x1, x29, #0x4
   14160:	mov	w2, #0x1                   	// #1
   14164:	mov	w0, w19
   14168:	bl	7a50 <read@plt>
   1416c:	cmp	x0, #0x0
   14170:	b.le	141d0 <scols_init_debug@@SMARTCOLS_2.25+0x5fc>
   14174:	cmn	x22, #0x1
   14178:	b.eq	1422c <scols_init_debug@@SMARTCOLS_2.25+0x658>  // b.none
   1417c:	lsl	x8, x22, #1
   14180:	cmp	x22, x23
   14184:	csinv	x20, x8, xzr, ls  // ls = plast
   14188:	mov	w0, w19
   1418c:	mov	x1, x20
   14190:	mov	w2, wzr
   14194:	bl	72d0 <lseek@plt>
   14198:	mov	x21, x22
   1419c:	mov	x22, x20
   141a0:	tbz	x0, #63, 1415c <scols_init_debug@@SMARTCOLS_2.25+0x588>
   141a4:	mov	x22, x20
   141a8:	b	141d0 <scols_init_debug@@SMARTCOLS_2.25+0x5fc>
   141ac:	add	x1, x29, #0x18
   141b0:	mov	w2, #0x1                   	// #1
   141b4:	mov	w0, w19
   141b8:	bl	7a50 <read@plt>
   141bc:	cmp	x0, #0x0
   141c0:	cset	w8, gt
   141c4:	cmp	x8, #0x0
   141c8:	csel	x22, x20, x22, eq  // eq = none
   141cc:	csel	x21, x21, x20, eq  // eq = none
   141d0:	sub	x8, x22, #0x1
   141d4:	cmp	x21, x8
   141d8:	b.cs	14200 <scols_init_debug@@SMARTCOLS_2.25+0x62c>  // b.hs, b.nlast
   141dc:	add	x8, x21, x22
   141e0:	lsr	x20, x8, #1
   141e4:	mov	w0, w19
   141e8:	mov	x1, x20
   141ec:	mov	w2, wzr
   141f0:	bl	72d0 <lseek@plt>
   141f4:	tbz	x0, #63, 141ac <scols_init_debug@@SMARTCOLS_2.25+0x5d8>
   141f8:	mov	x8, xzr
   141fc:	b	141c4 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>
   14200:	mov	w0, w19
   14204:	mov	x1, xzr
   14208:	mov	w2, wzr
   1420c:	bl	72d0 <lseek@plt>
   14210:	tbnz	x0, #63, 14224 <scols_init_debug@@SMARTCOLS_2.25+0x650>
   14214:	add	x1, x29, #0x1c
   14218:	mov	w2, #0x1                   	// #1
   1421c:	mov	w0, w19
   14220:	bl	7a50 <read@plt>
   14224:	add	x0, x21, #0x1
   14228:	b	14230 <scols_init_debug@@SMARTCOLS_2.25+0x65c>
   1422c:	mov	x0, #0xffffffffffffffff    	// #-1
   14230:	ldp	x20, x19, [sp, #64]
   14234:	ldp	x22, x21, [sp, #48]
   14238:	ldr	x23, [sp, #32]
   1423c:	ldp	x29, x30, [sp, #16]
   14240:	add	sp, sp, #0x50
   14244:	ret
   14248:	sub	sp, sp, #0xa0
   1424c:	stp	x20, x19, [sp, #144]
   14250:	mov	x19, x1
   14254:	mov	w1, #0x1272                	// #4722
   14258:	movk	w1, #0x8008, lsl #16
   1425c:	mov	x2, x19
   14260:	stp	x29, x30, [sp, #128]
   14264:	add	x29, sp, #0x80
   14268:	mov	w20, w0
   1426c:	bl	7e00 <ioctl@plt>
   14270:	tbnz	w0, #31, 14288 <scols_init_debug@@SMARTCOLS_2.25+0x6b4>
   14274:	mov	w0, wzr
   14278:	ldp	x20, x19, [sp, #144]
   1427c:	ldp	x29, x30, [sp, #128]
   14280:	add	sp, sp, #0xa0
   14284:	ret
   14288:	mov	x2, sp
   1428c:	mov	w1, #0x1260                	// #4704
   14290:	mov	w0, w20
   14294:	bl	7e00 <ioctl@plt>
   14298:	tbnz	w0, #31, 142ac <scols_init_debug@@SMARTCOLS_2.25+0x6d8>
   1429c:	ldr	x8, [sp]
   142a0:	mov	w0, wzr
   142a4:	lsl	x8, x8, #9
   142a8:	b	14318 <scols_init_debug@@SMARTCOLS_2.25+0x744>
   142ac:	mov	w1, #0x204                 	// #516
   142b0:	mov	x2, sp
   142b4:	movk	w1, #0x8020, lsl #16
   142b8:	mov	w0, w20
   142bc:	bl	7e00 <ioctl@plt>
   142c0:	tbnz	w0, #31, 142d4 <scols_init_debug@@SMARTCOLS_2.25+0x700>
   142c4:	ldr	w8, [sp]
   142c8:	mov	w0, wzr
   142cc:	lsl	x8, x8, #9
   142d0:	b	14318 <scols_init_debug@@SMARTCOLS_2.25+0x744>
   142d4:	mov	x2, sp
   142d8:	mov	w0, wzr
   142dc:	mov	w1, w20
   142e0:	bl	7af0 <__fxstat@plt>
   142e4:	ldr	w8, [sp, #16]
   142e8:	and	w8, w8, #0xf000
   142ec:	cbnz	w0, 14300 <scols_init_debug@@SMARTCOLS_2.25+0x72c>
   142f0:	cmp	w8, #0x8, lsl #12
   142f4:	b.ne	14300 <scols_init_debug@@SMARTCOLS_2.25+0x72c>  // b.any
   142f8:	ldr	x8, [sp, #48]
   142fc:	b	14314 <scols_init_debug@@SMARTCOLS_2.25+0x740>
   14300:	cmp	w8, #0x6, lsl #12
   14304:	b.ne	1432c <scols_init_debug@@SMARTCOLS_2.25+0x758>  // b.any
   14308:	mov	w0, w20
   1430c:	bl	14120 <scols_init_debug@@SMARTCOLS_2.25+0x54c>
   14310:	mov	x8, x0
   14314:	mov	w0, wzr
   14318:	str	x8, [x19]
   1431c:	ldp	x20, x19, [sp, #144]
   14320:	ldp	x29, x30, [sp, #128]
   14324:	add	sp, sp, #0xa0
   14328:	ret
   1432c:	mov	w0, #0xffffffff            	// #-1
   14330:	ldp	x20, x19, [sp, #144]
   14334:	ldp	x29, x30, [sp, #128]
   14338:	add	sp, sp, #0xa0
   1433c:	ret
   14340:	stp	x29, x30, [sp, #-32]!
   14344:	mov	x29, sp
   14348:	str	x19, [sp, #16]
   1434c:	mov	x19, x1
   14350:	add	x1, x29, #0x18
   14354:	bl	14248 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   14358:	cbz	w0, 1436c <scols_init_debug@@SMARTCOLS_2.25+0x798>
   1435c:	mov	w0, #0xffffffff            	// #-1
   14360:	ldr	x19, [sp, #16]
   14364:	ldp	x29, x30, [sp], #32
   14368:	ret
   1436c:	ldr	x8, [x29, #24]
   14370:	lsr	x8, x8, #9
   14374:	str	x8, [x19]
   14378:	ldr	x19, [sp, #16]
   1437c:	ldp	x29, x30, [sp], #32
   14380:	ret
   14384:	stp	x29, x30, [sp, #-16]!
   14388:	mov	x2, x1
   1438c:	mov	w1, #0x1268                	// #4712
   14390:	mov	x29, sp
   14394:	bl	7e00 <ioctl@plt>
   14398:	asr	w0, w0, #31
   1439c:	ldp	x29, x30, [sp], #16
   143a0:	ret
   143a4:	sub	sp, sp, #0x20
   143a8:	str	x1, [sp, #8]
   143ac:	add	x2, sp, #0x8
   143b0:	mov	w1, #0x127b                	// #4731
   143b4:	stp	x29, x30, [sp, #16]
   143b8:	add	x29, sp, #0x10
   143bc:	bl	7e00 <ioctl@plt>
   143c0:	ldp	x29, x30, [sp, #16]
   143c4:	asr	w0, w0, #31
   143c8:	add	sp, sp, #0x20
   143cc:	ret
   143d0:	sub	sp, sp, #0x20
   143d4:	stp	x29, x30, [sp, #16]
   143d8:	add	x29, sp, #0x10
   143dc:	sub	x2, x29, #0x4
   143e0:	mov	w1, #0x127a                	// #4730
   143e4:	bl	7e00 <ioctl@plt>
   143e8:	ldur	w8, [x29, #-4]
   143ec:	cmp	w0, #0x0
   143f0:	ldp	x29, x30, [sp, #16]
   143f4:	cset	w9, ge  // ge = tcont
   143f8:	cmp	w8, #0x0
   143fc:	cset	w8, ne  // ne = any
   14400:	and	w0, w9, w8
   14404:	add	sp, sp, #0x20
   14408:	ret
   1440c:	sub	sp, sp, #0xb0
   14410:	stp	x29, x30, [sp, #128]
   14414:	stp	x20, x19, [sp, #160]
   14418:	ldr	w8, [x0, #16]
   1441c:	mov	x20, x1
   14420:	orr	w9, w2, #0x80
   14424:	str	x21, [sp, #144]
   14428:	and	w8, w8, #0xf000
   1442c:	cmp	w8, #0x6, lsl #12
   14430:	mov	x21, x0
   14434:	csel	w1, w9, w2, eq  // eq = none
   14438:	mov	x0, x20
   1443c:	add	x29, sp, #0x80
   14440:	bl	7460 <open@plt>
   14444:	mov	w19, w0
   14448:	tbnz	w0, #31, 144e4 <scols_init_debug@@SMARTCOLS_2.25+0x910>
   1444c:	mov	x2, sp
   14450:	mov	w0, wzr
   14454:	mov	w1, w19
   14458:	bl	7af0 <__fxstat@plt>
   1445c:	tbnz	w0, #31, 144cc <scols_init_debug@@SMARTCOLS_2.25+0x8f8>
   14460:	ldr	x8, [sp]
   14464:	ldr	x9, [x21]
   14468:	cmp	x8, x9
   1446c:	b.ne	144cc <scols_init_debug@@SMARTCOLS_2.25+0x8f8>  // b.any
   14470:	ldr	x8, [sp, #8]
   14474:	ldr	x9, [x21, #8]
   14478:	cmp	x8, x9
   1447c:	b.ne	144cc <scols_init_debug@@SMARTCOLS_2.25+0x8f8>  // b.any
   14480:	ldr	w8, [x21, #16]
   14484:	and	w8, w8, #0xf000
   14488:	cmp	w8, #0x6, lsl #12
   1448c:	b.ne	144e4 <scols_init_debug@@SMARTCOLS_2.25+0x910>  // b.any
   14490:	mov	x2, sp
   14494:	mov	w1, #0x127a                	// #4730
   14498:	mov	w0, w19
   1449c:	bl	7e00 <ioctl@plt>
   144a0:	tbnz	w0, #31, 144e4 <scols_init_debug@@SMARTCOLS_2.25+0x910>
   144a4:	ldr	w8, [sp]
   144a8:	cbz	w8, 144e4 <scols_init_debug@@SMARTCOLS_2.25+0x910>
   144ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   144b0:	add	x1, x1, #0x843
   144b4:	mov	w2, #0x5                   	// #5
   144b8:	mov	x0, xzr
   144bc:	bl	7b30 <dcgettext@plt>
   144c0:	mov	x1, x20
   144c4:	bl	7a40 <warnx@plt>
   144c8:	b	144e4 <scols_init_debug@@SMARTCOLS_2.25+0x910>
   144cc:	mov	w0, w19
   144d0:	bl	7690 <close@plt>
   144d4:	bl	7ca0 <__errno_location@plt>
   144d8:	mov	w8, #0x4d                  	// #77
   144dc:	str	w8, [x0]
   144e0:	mov	w19, #0xffffffff            	// #-1
   144e4:	mov	w0, w19
   144e8:	ldp	x20, x19, [sp, #160]
   144ec:	ldr	x21, [sp, #144]
   144f0:	ldp	x29, x30, [sp, #128]
   144f4:	add	sp, sp, #0xb0
   144f8:	ret
   144fc:	stp	x29, x30, [sp, #-16]!
   14500:	mov	w1, #0x5331                	// #21297
   14504:	mov	x2, xzr
   14508:	mov	x29, sp
   1450c:	bl	7e00 <ioctl@plt>
   14510:	bic	w0, w0, w0, asr #31
   14514:	ldp	x29, x30, [sp], #16
   14518:	ret
   1451c:	sub	sp, sp, #0x30
   14520:	stp	x20, x19, [sp, #32]
   14524:	mov	x19, x2
   14528:	mov	x20, x1
   1452c:	mov	x2, sp
   14530:	mov	w1, #0x301                 	// #769
   14534:	stp	x29, x30, [sp, #16]
   14538:	add	x29, sp, #0x10
   1453c:	bl	7e00 <ioctl@plt>
   14540:	cbz	w0, 14558 <scols_init_debug@@SMARTCOLS_2.25+0x984>
   14544:	mov	w0, #0xffffffff            	// #-1
   14548:	ldp	x20, x19, [sp, #32]
   1454c:	ldp	x29, x30, [sp, #16]
   14550:	add	sp, sp, #0x30
   14554:	ret
   14558:	ldrb	w8, [sp]
   1455c:	str	w8, [x20]
   14560:	ldrb	w8, [sp, #1]
   14564:	str	w8, [x19]
   14568:	ldp	x20, x19, [sp, #32]
   1456c:	ldp	x29, x30, [sp, #16]
   14570:	add	sp, sp, #0x30
   14574:	ret
   14578:	cmp	w0, #0x7f
   1457c:	b.hi	14604 <scols_init_debug@@SMARTCOLS_2.25+0xa30>  // b.pmore
   14580:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14584:	mov	w8, w0
   14588:	add	x9, x9, #0x7c3
   1458c:	adr	x10, 145a4 <scols_init_debug@@SMARTCOLS_2.25+0x9d0>
   14590:	ldrb	w11, [x9, x8]
   14594:	add	x10, x10, x11, lsl #2
   14598:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1459c:	add	x0, x0, #0x888
   145a0:	br	x10
   145a4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145a8:	add	x0, x0, #0x85d
   145ac:	ret
   145b0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145b4:	add	x0, x0, #0x862
   145b8:	ret
   145bc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145c0:	add	x0, x0, #0x86a
   145c4:	ret
   145c8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145cc:	add	x0, x0, #0x874
   145d0:	ret
   145d4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145d8:	add	x0, x0, #0x879
   145dc:	ret
   145e0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145e4:	add	x0, x0, #0x87d
   145e8:	ret
   145ec:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145f0:	add	x0, x0, #0x885
   145f4:	ret
   145f8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   145fc:	add	x0, x0, #0x895
   14600:	ret
   14604:	mov	x0, xzr
   14608:	ret
   1460c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14610:	add	x0, x0, #0x89a
   14614:	ret
   14618:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1461c:	add	x0, x0, #0x89f
   14620:	ret
   14624:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14628:	add	x0, x0, #0x8a9
   1462c:	ret
   14630:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14634:	add	x0, x0, #0x8ad
   14638:	ret
   1463c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14640:	add	x0, x0, #0x8b1
   14644:	ret
   14648:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1464c:	add	x0, x0, #0x88d
   14650:	ret
   14654:	stp	x29, x30, [sp, #-48]!
   14658:	stp	x28, x21, [sp, #16]
   1465c:	stp	x20, x19, [sp, #32]
   14660:	mov	x29, sp
   14664:	sub	sp, sp, #0x200
   14668:	cbz	x1, 14718 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   1466c:	ldrb	w8, [x1]
   14670:	mov	x4, x1
   14674:	cbz	w8, 14718 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   14678:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1467c:	add	x8, x8, #0x1ad
   14680:	cmp	x0, #0x0
   14684:	csel	x20, x8, x0, eq  // eq = none
   14688:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1468c:	add	x2, x2, #0x8d0
   14690:	add	x0, sp, #0x100
   14694:	mov	w1, #0x100                 	// #256
   14698:	mov	x3, x20
   1469c:	bl	7300 <snprintf@plt>
   146a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   146a4:	add	x1, x1, #0x8d2
   146a8:	add	x0, sp, #0x100
   146ac:	bl	73c0 <fopen@plt>
   146b0:	cbz	x0, 14718 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   146b4:	mov	x19, x0
   146b8:	add	x0, sp, #0xc
   146bc:	mov	w1, #0xf4                  	// #244
   146c0:	mov	x2, x19
   146c4:	bl	71d0 <fgets_unlocked@plt>
   146c8:	cbz	x0, 14730 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   146cc:	add	x0, sp, #0xc
   146d0:	add	x21, sp, #0xc
   146d4:	bl	7030 <strlen@plt>
   146d8:	cmp	x0, #0x2
   146dc:	b.cc	14730 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>  // b.lo, b.ul, b.last
   146e0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   146e4:	add	x8, x0, x21
   146e8:	add	x2, x2, #0x8e8
   146ec:	add	x0, sp, #0x100
   146f0:	add	x3, sp, #0xc
   146f4:	mov	w1, #0x100                 	// #256
   146f8:	sturb	wzr, [x8, #-1]
   146fc:	bl	7300 <snprintf@plt>
   14700:	ldrb	w8, [x20]
   14704:	cbz	w8, 14720 <scols_init_debug@@SMARTCOLS_2.25+0xb4c>
   14708:	add	x0, sp, #0x100
   1470c:	bl	7650 <strdup@plt>
   14710:	mov	x20, x0
   14714:	b	14734 <scols_init_debug@@SMARTCOLS_2.25+0xb60>
   14718:	mov	x20, xzr
   1471c:	b	1473c <scols_init_debug@@SMARTCOLS_2.25+0xb68>
   14720:	add	x0, sp, #0x100
   14724:	mov	w1, wzr
   14728:	bl	7750 <access@plt>
   1472c:	cbz	w0, 14708 <scols_init_debug@@SMARTCOLS_2.25+0xb34>
   14730:	mov	x20, xzr
   14734:	mov	x0, x19
   14738:	bl	7370 <fclose@plt>
   1473c:	mov	x0, x20
   14740:	add	sp, sp, #0x200
   14744:	ldp	x20, x19, [sp, #32]
   14748:	ldp	x28, x21, [sp, #16]
   1474c:	ldp	x29, x30, [sp], #48
   14750:	ret
   14754:	mov	x1, x0
   14758:	mov	x0, xzr
   1475c:	b	14654 <scols_init_debug@@SMARTCOLS_2.25+0xa80>
   14760:	stp	x29, x30, [sp, #-64]!
   14764:	str	x28, [sp, #16]
   14768:	stp	x22, x21, [sp, #32]
   1476c:	stp	x20, x19, [sp, #48]
   14770:	mov	x29, sp
   14774:	sub	sp, sp, #0x1, lsl #12
   14778:	cbz	x0, 1478c <scols_init_debug@@SMARTCOLS_2.25+0xbb8>
   1477c:	ldrb	w8, [x0]
   14780:	mov	x19, x0
   14784:	cmp	w8, #0x2f
   14788:	b.ne	147b8 <scols_init_debug@@SMARTCOLS_2.25+0xbe4>  // b.any
   1478c:	bl	7ca0 <__errno_location@plt>
   14790:	mov	w8, #0x16                  	// #22
   14794:	mov	x20, xzr
   14798:	str	w8, [x0]
   1479c:	mov	x0, x20
   147a0:	add	sp, sp, #0x1, lsl #12
   147a4:	ldp	x20, x19, [sp, #48]
   147a8:	ldp	x22, x21, [sp, #32]
   147ac:	ldr	x28, [sp, #16]
   147b0:	ldp	x29, x30, [sp], #64
   147b4:	ret
   147b8:	mov	x0, sp
   147bc:	mov	w1, #0x1000                	// #4096
   147c0:	bl	6fd0 <getcwd@plt>
   147c4:	cbz	x0, 14854 <scols_init_debug@@SMARTCOLS_2.25+0xc80>
   147c8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   147cc:	add	x1, x1, #0x8f7
   147d0:	mov	w2, #0x2                   	// #2
   147d4:	mov	x0, x19
   147d8:	bl	74d0 <strncmp@plt>
   147dc:	cbz	w0, 1485c <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   147e0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   147e4:	add	x1, x1, #0x18f
   147e8:	mov	x0, x19
   147ec:	bl	77c0 <strcmp@plt>
   147f0:	cbz	w0, 14864 <scols_init_debug@@SMARTCOLS_2.25+0xc90>
   147f4:	ldrb	w8, [x19]
   147f8:	cbz	w8, 14864 <scols_init_debug@@SMARTCOLS_2.25+0xc90>
   147fc:	mov	x0, sp
   14800:	bl	7030 <strlen@plt>
   14804:	mov	x21, x0
   14808:	mov	x0, x19
   1480c:	bl	7030 <strlen@plt>
   14810:	add	x8, x21, x0
   14814:	mov	x22, x0
   14818:	add	x0, x8, #0x2
   1481c:	bl	7400 <malloc@plt>
   14820:	mov	x20, x0
   14824:	cbz	x0, 1479c <scols_init_debug@@SMARTCOLS_2.25+0xbc8>
   14828:	mov	x1, sp
   1482c:	mov	x0, x20
   14830:	mov	x2, x21
   14834:	bl	6f90 <memcpy@plt>
   14838:	add	x0, x20, x21
   1483c:	mov	w8, #0x2f                  	// #47
   14840:	strb	w8, [x0], #1
   14844:	add	x2, x22, #0x1
   14848:	mov	x1, x19
   1484c:	bl	6f90 <memcpy@plt>
   14850:	b	1479c <scols_init_debug@@SMARTCOLS_2.25+0xbc8>
   14854:	mov	x20, xzr
   14858:	b	1479c <scols_init_debug@@SMARTCOLS_2.25+0xbc8>
   1485c:	ldrb	w8, [x19, #2]!
   14860:	cbnz	w8, 147fc <scols_init_debug@@SMARTCOLS_2.25+0xc28>
   14864:	mov	x0, sp
   14868:	bl	7650 <strdup@plt>
   1486c:	mov	x20, x0
   14870:	b	1479c <scols_init_debug@@SMARTCOLS_2.25+0xbc8>
   14874:	sub	sp, sp, #0xa0
   14878:	stp	x29, x30, [sp, #128]
   1487c:	stp	x20, x19, [sp, #144]
   14880:	add	x29, sp, #0x80
   14884:	cbz	x0, 14928 <scols_init_debug@@SMARTCOLS_2.25+0xd54>
   14888:	ldrb	w8, [x0]
   1488c:	mov	x20, x0
   14890:	cbz	w8, 14928 <scols_init_debug@@SMARTCOLS_2.25+0xd54>
   14894:	mov	x0, x20
   14898:	mov	x1, xzr
   1489c:	bl	7b50 <realpath@plt>
   148a0:	cbz	x0, 14940 <scols_init_debug@@SMARTCOLS_2.25+0xd6c>
   148a4:	mov	w1, #0x2f                  	// #47
   148a8:	mov	x19, x0
   148ac:	bl	76c0 <strrchr@plt>
   148b0:	cbz	x0, 1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   148b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   148b8:	add	x1, x1, #0x8fa
   148bc:	mov	w2, #0x4                   	// #4
   148c0:	mov	x20, x0
   148c4:	bl	74d0 <strncmp@plt>
   148c8:	cbnz	w0, 1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   148cc:	bl	77f0 <__ctype_b_loc@plt>
   148d0:	ldr	x8, [x0]
   148d4:	ldrsb	x9, [x20, #4]
   148d8:	ldrh	w8, [x8, x9, lsl #1]
   148dc:	tbz	w8, #11, 1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   148e0:	mov	x2, sp
   148e4:	mov	w0, wzr
   148e8:	mov	x1, x19
   148ec:	bl	7ce0 <__xstat@plt>
   148f0:	cbnz	w0, 1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   148f4:	ldr	w8, [sp, #16]
   148f8:	and	w8, w8, #0xf000
   148fc:	cmp	w8, #0x6, lsl #12
   14900:	b.ne	1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>  // b.any
   14904:	add	x1, x20, #0x1
   14908:	mov	x0, xzr
   1490c:	bl	14654 <scols_init_debug@@SMARTCOLS_2.25+0xa80>
   14910:	cbz	x0, 1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   14914:	mov	x20, x0
   14918:	mov	x0, x19
   1491c:	bl	7850 <free@plt>
   14920:	mov	x19, x20
   14924:	b	1492c <scols_init_debug@@SMARTCOLS_2.25+0xd58>
   14928:	mov	x19, xzr
   1492c:	mov	x0, x19
   14930:	ldp	x20, x19, [sp, #144]
   14934:	ldp	x29, x30, [sp, #128]
   14938:	add	sp, sp, #0xa0
   1493c:	ret
   14940:	mov	x0, x20
   14944:	ldp	x20, x19, [sp, #144]
   14948:	ldp	x29, x30, [sp, #128]
   1494c:	add	sp, sp, #0xa0
   14950:	b	7650 <strdup@plt>
   14954:	sub	sp, sp, #0xf0
   14958:	stp	x20, x19, [sp, #224]
   1495c:	mov	x20, x0
   14960:	stp	x29, x30, [sp, #160]
   14964:	str	x25, [sp, #176]
   14968:	stp	x24, x23, [sp, #192]
   1496c:	stp	x22, x21, [sp, #208]
   14970:	add	x29, sp, #0xa0
   14974:	cbz	x0, 14990 <scols_init_debug@@SMARTCOLS_2.25+0xdbc>
   14978:	ldrb	w8, [x20]
   1497c:	cbz	w8, 1498c <scols_init_debug@@SMARTCOLS_2.25+0xdb8>
   14980:	add	x0, x29, #0x18
   14984:	bl	7210 <pipe@plt>
   14988:	cbz	w0, 149b0 <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   1498c:	mov	x20, xzr
   14990:	mov	x0, x20
   14994:	ldp	x20, x19, [sp, #224]
   14998:	ldp	x22, x21, [sp, #208]
   1499c:	ldp	x24, x23, [sp, #192]
   149a0:	ldr	x25, [sp, #176]
   149a4:	ldp	x29, x30, [sp, #160]
   149a8:	add	sp, sp, #0xf0
   149ac:	ret
   149b0:	bl	72b0 <fork@plt>
   149b4:	cmn	w0, #0x1
   149b8:	b.eq	14a78 <scols_init_debug@@SMARTCOLS_2.25+0xea4>  // b.none
   149bc:	mov	w19, w0
   149c0:	cbz	w0, 14bd0 <scols_init_debug@@SMARTCOLS_2.25+0xffc>
   149c4:	ldr	w0, [x29, #28]
   149c8:	add	x20, sp, #0x18
   149cc:	bl	7690 <close@plt>
   149d0:	adrp	x9, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   149d4:	ldr	w21, [x29, #24]
   149d8:	ldr	q0, [x9, #2240]
   149dc:	mov	x23, xzr
   149e0:	mov	w8, #0xffffffff            	// #-1
   149e4:	mov	w22, #0x8                   	// #8
   149e8:	str	q0, [sp]
   149ec:	str	w8, [x29, #28]
   149f0:	str	xzr, [sp, #24]
   149f4:	b	14a08 <scols_init_debug@@SMARTCOLS_2.25+0xe34>
   149f8:	subs	x22, x22, x0
   149fc:	add	x20, x20, x0
   14a00:	add	x23, x0, x23
   14a04:	b.eq	14a94 <scols_init_debug@@SMARTCOLS_2.25+0xec0>  // b.none
   14a08:	mov	w0, w21
   14a0c:	mov	x1, x20
   14a10:	mov	x2, x22
   14a14:	bl	7a50 <read@plt>
   14a18:	cmp	x0, #0x0
   14a1c:	b.gt	149f8 <scols_init_debug@@SMARTCOLS_2.25+0xe24>
   14a20:	mov	w24, #0x6                   	// #6
   14a24:	tbz	x0, #63, 14a90 <scols_init_debug@@SMARTCOLS_2.25+0xebc>
   14a28:	bl	7ca0 <__errno_location@plt>
   14a2c:	ldr	w8, [x0]
   14a30:	cmp	w8, #0xb
   14a34:	b.eq	14a40 <scols_init_debug@@SMARTCOLS_2.25+0xe6c>  // b.none
   14a38:	cmp	w8, #0x4
   14a3c:	b.ne	14a90 <scols_init_debug@@SMARTCOLS_2.25+0xebc>  // b.any
   14a40:	subs	w24, w24, #0x1
   14a44:	b.eq	14a90 <scols_init_debug@@SMARTCOLS_2.25+0xebc>  // b.none
   14a48:	ldr	q0, [sp]
   14a4c:	add	x0, sp, #0x20
   14a50:	mov	x1, xzr
   14a54:	str	q0, [sp, #32]
   14a58:	bl	78c0 <nanosleep@plt>
   14a5c:	mov	w0, w21
   14a60:	mov	x1, x20
   14a64:	mov	x2, x22
   14a68:	bl	7a50 <read@plt>
   14a6c:	cmp	x0, #0x1
   14a70:	b.lt	14a24 <scols_init_debug@@SMARTCOLS_2.25+0xe50>  // b.tstop
   14a74:	b	149f8 <scols_init_debug@@SMARTCOLS_2.25+0xe24>
   14a78:	ldr	w0, [x29, #24]
   14a7c:	bl	7690 <close@plt>
   14a80:	ldr	w0, [x29, #28]
   14a84:	bl	7690 <close@plt>
   14a88:	mov	x20, xzr
   14a8c:	b	14990 <scols_init_debug@@SMARTCOLS_2.25+0xdbc>
   14a90:	cbz	x23, 14ad8 <scols_init_debug@@SMARTCOLS_2.25+0xf04>
   14a94:	cmp	x23, #0x8
   14a98:	b.ne	14ad8 <scols_init_debug@@SMARTCOLS_2.25+0xf04>  // b.any
   14a9c:	ldr	x21, [sp, #24]
   14aa0:	tbnz	x21, #63, 14b60 <scols_init_debug@@SMARTCOLS_2.25+0xf8c>
   14aa4:	add	x0, x21, #0x1
   14aa8:	bl	7400 <malloc@plt>
   14aac:	mov	x20, x0
   14ab0:	cbz	x0, 14b6c <scols_init_debug@@SMARTCOLS_2.25+0xf98>
   14ab4:	ldr	w22, [x29, #24]
   14ab8:	mov	x0, x20
   14abc:	mov	w1, wzr
   14ac0:	mov	x2, x21
   14ac4:	bl	7520 <memset@plt>
   14ac8:	mov	x24, xzr
   14acc:	cbz	x21, 14b7c <scols_init_debug@@SMARTCOLS_2.25+0xfa8>
   14ad0:	mov	x23, x20
   14ad4:	b	14af0 <scols_init_debug@@SMARTCOLS_2.25+0xf1c>
   14ad8:	mov	w21, wzr
   14adc:	b	14ba8 <scols_init_debug@@SMARTCOLS_2.25+0xfd4>
   14ae0:	subs	x21, x21, x0
   14ae4:	add	x23, x23, x0
   14ae8:	add	x24, x0, x24
   14aec:	b.eq	14b7c <scols_init_debug@@SMARTCOLS_2.25+0xfa8>  // b.none
   14af0:	mov	w0, w22
   14af4:	mov	x1, x23
   14af8:	mov	x2, x21
   14afc:	bl	7a50 <read@plt>
   14b00:	cmp	x0, #0x0
   14b04:	b.gt	14ae0 <scols_init_debug@@SMARTCOLS_2.25+0xf0c>
   14b08:	mov	w25, #0x6                   	// #6
   14b0c:	tbz	x0, #63, 14b74 <scols_init_debug@@SMARTCOLS_2.25+0xfa0>
   14b10:	bl	7ca0 <__errno_location@plt>
   14b14:	ldr	w8, [x0]
   14b18:	cmp	w8, #0xb
   14b1c:	b.eq	14b28 <scols_init_debug@@SMARTCOLS_2.25+0xf54>  // b.none
   14b20:	cmp	w8, #0x4
   14b24:	b.ne	14b74 <scols_init_debug@@SMARTCOLS_2.25+0xfa0>  // b.any
   14b28:	subs	w25, w25, #0x1
   14b2c:	b.eq	14b74 <scols_init_debug@@SMARTCOLS_2.25+0xfa0>  // b.none
   14b30:	ldr	q0, [sp]
   14b34:	add	x0, sp, #0x20
   14b38:	mov	x1, xzr
   14b3c:	str	q0, [sp, #32]
   14b40:	bl	78c0 <nanosleep@plt>
   14b44:	mov	w0, w22
   14b48:	mov	x1, x23
   14b4c:	mov	x2, x21
   14b50:	bl	7a50 <read@plt>
   14b54:	cmp	x0, #0x1
   14b58:	b.lt	14b0c <scols_init_debug@@SMARTCOLS_2.25+0xf38>  // b.tstop
   14b5c:	b	14ae0 <scols_init_debug@@SMARTCOLS_2.25+0xf0c>
   14b60:	mov	x20, xzr
   14b64:	neg	w21, w21
   14b68:	b	14b9c <scols_init_debug@@SMARTCOLS_2.25+0xfc8>
   14b6c:	mov	w21, #0xc                   	// #12
   14b70:	b	14ba0 <scols_init_debug@@SMARTCOLS_2.25+0xfcc>
   14b74:	cmp	x24, #0x0
   14b78:	csinv	x24, x24, xzr, ne  // ne = any
   14b7c:	ldr	x8, [sp, #24]
   14b80:	cmp	x24, x8
   14b84:	b.ne	14b94 <scols_init_debug@@SMARTCOLS_2.25+0xfc0>  // b.any
   14b88:	mov	w21, wzr
   14b8c:	strb	wzr, [x20, x24]
   14b90:	b	14bac <scols_init_debug@@SMARTCOLS_2.25+0xfd8>
   14b94:	bl	7ca0 <__errno_location@plt>
   14b98:	ldr	w21, [x0]
   14b9c:	cbz	w21, 14bac <scols_init_debug@@SMARTCOLS_2.25+0xfd8>
   14ba0:	mov	x0, x20
   14ba4:	bl	7850 <free@plt>
   14ba8:	mov	x20, xzr
   14bac:	ldr	w0, [x29, #24]
   14bb0:	bl	7690 <close@plt>
   14bb4:	mov	w0, w19
   14bb8:	mov	x1, xzr
   14bbc:	mov	w2, wzr
   14bc0:	bl	7d60 <waitpid@plt>
   14bc4:	bl	7ca0 <__errno_location@plt>
   14bc8:	str	w21, [x0]
   14bcc:	b	14990 <scols_init_debug@@SMARTCOLS_2.25+0xdbc>
   14bd0:	ldr	w0, [x29, #24]
   14bd4:	bl	7690 <close@plt>
   14bd8:	mov	w8, #0xffffffff            	// #-1
   14bdc:	str	w8, [x29, #24]
   14be0:	bl	7ca0 <__errno_location@plt>
   14be4:	mov	x19, x0
   14be8:	str	wzr, [x0]
   14bec:	bl	7880 <getgid@plt>
   14bf0:	bl	7740 <setgid@plt>
   14bf4:	tbnz	w0, #31, 14c14 <scols_init_debug@@SMARTCOLS_2.25+0x1040>
   14bf8:	bl	7200 <getuid@plt>
   14bfc:	bl	6ff0 <setuid@plt>
   14c00:	tbnz	w0, #31, 14c14 <scols_init_debug@@SMARTCOLS_2.25+0x1040>
   14c04:	mov	x0, x20
   14c08:	mov	x1, xzr
   14c0c:	bl	7b50 <realpath@plt>
   14c10:	cbnz	x0, 14d28 <scols_init_debug@@SMARTCOLS_2.25+0x1154>
   14c14:	ldr	w8, [x19]
   14c18:	mov	w9, #0xffffffea            	// #-22
   14c1c:	mov	w25, wzr
   14c20:	mov	x20, xzr
   14c24:	cmp	w8, #0x0
   14c28:	csneg	w8, w9, w8, eq  // eq = none
   14c2c:	sxtw	x21, w8
   14c30:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14c34:	ldr	w22, [x29, #28]
   14c38:	ldr	q0, [x8, #2240]
   14c3c:	add	x23, sp, #0x18
   14c40:	mov	w24, #0x8                   	// #8
   14c44:	str	x21, [sp, #24]
   14c48:	str	q0, [sp]
   14c4c:	mov	w0, w22
   14c50:	mov	x1, x23
   14c54:	mov	x2, x24
   14c58:	str	wzr, [x19]
   14c5c:	bl	7700 <write@plt>
   14c60:	cmp	x0, #0x1
   14c64:	b.lt	14c7c <scols_init_debug@@SMARTCOLS_2.25+0x10a8>  // b.tstop
   14c68:	ldr	w8, [x19]
   14c6c:	subs	x24, x24, x0
   14c70:	add	x9, x23, x0
   14c74:	csel	x23, x23, x9, eq  // eq = none
   14c78:	b	14c90 <scols_init_debug@@SMARTCOLS_2.25+0x10bc>
   14c7c:	ldr	w8, [x19]
   14c80:	cmp	w8, #0xb
   14c84:	b.eq	14c90 <scols_init_debug@@SMARTCOLS_2.25+0x10bc>  // b.none
   14c88:	cmp	w8, #0x4
   14c8c:	b.ne	14cb0 <scols_init_debug@@SMARTCOLS_2.25+0x10dc>  // b.any
   14c90:	cmp	w8, #0xb
   14c94:	b.ne	14cac <scols_init_debug@@SMARTCOLS_2.25+0x10d8>  // b.any
   14c98:	ldr	q0, [sp]
   14c9c:	add	x0, sp, #0x20
   14ca0:	mov	x1, xzr
   14ca4:	str	q0, [sp, #32]
   14ca8:	bl	78c0 <nanosleep@plt>
   14cac:	cbnz	x24, 14c4c <scols_init_debug@@SMARTCOLS_2.25+0x1078>
   14cb0:	cbz	w25, 14d20 <scols_init_debug@@SMARTCOLS_2.25+0x114c>
   14cb4:	cbz	x21, 14d20 <scols_init_debug@@SMARTCOLS_2.25+0x114c>
   14cb8:	ldr	w22, [x29, #28]
   14cbc:	mov	w0, w22
   14cc0:	mov	x1, x20
   14cc4:	mov	x2, x21
   14cc8:	str	wzr, [x19]
   14ccc:	bl	7700 <write@plt>
   14cd0:	cmp	x0, #0x1
   14cd4:	b.lt	14cec <scols_init_debug@@SMARTCOLS_2.25+0x1118>  // b.tstop
   14cd8:	ldr	w8, [x19]
   14cdc:	subs	x21, x21, x0
   14ce0:	add	x9, x20, x0
   14ce4:	csel	x20, x20, x9, eq  // eq = none
   14ce8:	b	14d00 <scols_init_debug@@SMARTCOLS_2.25+0x112c>
   14cec:	ldr	w8, [x19]
   14cf0:	cmp	w8, #0xb
   14cf4:	b.eq	14d00 <scols_init_debug@@SMARTCOLS_2.25+0x112c>  // b.none
   14cf8:	cmp	w8, #0x4
   14cfc:	b.ne	14d20 <scols_init_debug@@SMARTCOLS_2.25+0x114c>  // b.any
   14d00:	cmp	w8, #0xb
   14d04:	b.ne	14d1c <scols_init_debug@@SMARTCOLS_2.25+0x1148>  // b.any
   14d08:	ldr	q0, [sp]
   14d0c:	add	x0, sp, #0x20
   14d10:	mov	x1, xzr
   14d14:	str	q0, [sp, #32]
   14d18:	bl	78c0 <nanosleep@plt>
   14d1c:	cbnz	x21, 14cbc <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   14d20:	mov	w0, wzr
   14d24:	bl	7080 <exit@plt>
   14d28:	mov	w1, #0x2f                  	// #47
   14d2c:	mov	x20, x0
   14d30:	bl	76c0 <strrchr@plt>
   14d34:	cbz	x0, 14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   14d38:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14d3c:	add	x1, x1, #0x8fa
   14d40:	mov	w2, #0x4                   	// #4
   14d44:	mov	x21, x0
   14d48:	bl	74d0 <strncmp@plt>
   14d4c:	cbnz	w0, 14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   14d50:	bl	77f0 <__ctype_b_loc@plt>
   14d54:	ldr	x8, [x0]
   14d58:	ldrsb	x9, [x21, #4]
   14d5c:	ldrh	w8, [x8, x9, lsl #1]
   14d60:	tbz	w8, #11, 14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   14d64:	add	x2, sp, #0x20
   14d68:	mov	w0, wzr
   14d6c:	mov	x1, x20
   14d70:	bl	7ce0 <__xstat@plt>
   14d74:	cbnz	w0, 14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   14d78:	ldr	w8, [sp, #48]
   14d7c:	and	w8, w8, #0xf000
   14d80:	cmp	w8, #0x6, lsl #12
   14d84:	b.ne	14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>  // b.any
   14d88:	add	x1, x21, #0x1
   14d8c:	mov	x0, xzr
   14d90:	bl	14654 <scols_init_debug@@SMARTCOLS_2.25+0xa80>
   14d94:	cbz	x0, 14da8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   14d98:	mov	x21, x0
   14d9c:	mov	x0, x20
   14da0:	bl	7850 <free@plt>
   14da4:	mov	x20, x21
   14da8:	mov	x0, x20
   14dac:	bl	7030 <strlen@plt>
   14db0:	mov	x21, x0
   14db4:	mov	w25, #0x1                   	// #1
   14db8:	b	14c30 <scols_init_debug@@SMARTCOLS_2.25+0x105c>
   14dbc:	cbz	x2, 14de4 <scols_init_debug@@SMARTCOLS_2.25+0x1210>
   14dc0:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14dc4:	add	x8, x8, #0x900
   14dc8:	ldrb	w9, [x1], #1
   14dcc:	and	w10, w0, #0xff
   14dd0:	subs	x2, x2, #0x1
   14dd4:	eor	w9, w10, w9
   14dd8:	ldr	w9, [x8, w9, uxtw #2]
   14ddc:	eor	w0, w9, w0, lsr #8
   14de0:	b.ne	14dc8 <scols_init_debug@@SMARTCOLS_2.25+0x11f4>  // b.any
   14de4:	ret
   14de8:	cbz	x2, 14e28 <scols_init_debug@@SMARTCOLS_2.25+0x1254>
   14dec:	adrp	x10, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14df0:	mov	x8, xzr
   14df4:	add	x9, x4, x3
   14df8:	add	x10, x10, #0x900
   14dfc:	ldrb	w11, [x1, x8]
   14e00:	cmp	x8, x9
   14e04:	ccmp	x8, x3, #0x0, cc  // cc = lo, ul, last
   14e08:	and	w12, w0, #0xff
   14e0c:	csel	w11, wzr, w11, cs  // cs = hs, nlast
   14e10:	eor	w11, w11, w12
   14e14:	ldr	w11, [x10, w11, uxtw #2]
   14e18:	add	x8, x8, #0x1
   14e1c:	cmp	x2, x8
   14e20:	eor	w0, w11, w0, lsr #8
   14e24:	b.ne	14dfc <scols_init_debug@@SMARTCOLS_2.25+0x1228>  // b.any
   14e28:	ret
   14e2c:	cbz	x2, 14e54 <scols_init_debug@@SMARTCOLS_2.25+0x1280>
   14e30:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   14e34:	add	x8, x8, #0xd00
   14e38:	ldrb	w9, [x1], #1
   14e3c:	and	w10, w0, #0xff
   14e40:	subs	x2, x2, #0x1
   14e44:	eor	w9, w10, w9
   14e48:	ldr	w9, [x8, w9, uxtw #2]
   14e4c:	eor	w0, w9, w0, lsr #8
   14e50:	b.ne	14e38 <scols_init_debug@@SMARTCOLS_2.25+0x1264>  // b.any
   14e54:	ret
   14e58:	stp	x29, x30, [sp, #-96]!
   14e5c:	stp	x28, x27, [sp, #16]
   14e60:	stp	x26, x25, [sp, #32]
   14e64:	stp	x24, x23, [sp, #48]
   14e68:	stp	x22, x21, [sp, #64]
   14e6c:	stp	x20, x19, [sp, #80]
   14e70:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   14e74:	ldr	x8, [x8, #4048]
   14e78:	mov	x29, sp
   14e7c:	ldr	x26, [x8]
   14e80:	ldr	x28, [x26]
   14e84:	cbz	x28, 150b0 <scols_init_debug@@SMARTCOLS_2.25+0x14dc>
   14e88:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14e8c:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14e90:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14e94:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14e98:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14e9c:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14ea0:	adrp	x25, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14ea4:	add	x19, x19, #0x100
   14ea8:	add	x20, x20, #0x105
   14eac:	add	x21, x21, #0x10a
   14eb0:	add	x22, x22, #0x110
   14eb4:	add	x23, x23, #0x115
   14eb8:	add	x24, x24, #0x11f
   14ebc:	add	x25, x25, #0x123
   14ec0:	mov	x27, x26
   14ec4:	mov	w2, #0x9                   	// #9
   14ec8:	mov	x0, x28
   14ecc:	mov	x1, x19
   14ed0:	bl	74d0 <strncmp@plt>
   14ed4:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14ed8:	mov	w2, #0x4                   	// #4
   14edc:	mov	x0, x28
   14ee0:	mov	x1, x20
   14ee4:	bl	74d0 <strncmp@plt>
   14ee8:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14eec:	mov	w2, #0x5                   	// #5
   14ef0:	mov	x0, x28
   14ef4:	mov	x1, x21
   14ef8:	bl	74d0 <strncmp@plt>
   14efc:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f00:	mov	w2, #0x4                   	// #4
   14f04:	mov	x0, x28
   14f08:	mov	x1, x22
   14f0c:	bl	74d0 <strncmp@plt>
   14f10:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f14:	mov	w2, #0x9                   	// #9
   14f18:	mov	x0, x28
   14f1c:	mov	x1, x23
   14f20:	bl	74d0 <strncmp@plt>
   14f24:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f28:	mov	w2, #0x3                   	// #3
   14f2c:	mov	x0, x28
   14f30:	mov	x1, x24
   14f34:	bl	74d0 <strncmp@plt>
   14f38:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f3c:	mov	w2, #0x8                   	// #8
   14f40:	mov	x0, x28
   14f44:	mov	x1, x25
   14f48:	bl	74d0 <strncmp@plt>
   14f4c:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f50:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14f54:	mov	w2, #0x5                   	// #5
   14f58:	mov	x0, x28
   14f5c:	add	x1, x1, #0x12c
   14f60:	bl	74d0 <strncmp@plt>
   14f64:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f68:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14f6c:	mov	w2, #0x8                   	// #8
   14f70:	mov	x0, x28
   14f74:	add	x1, x1, #0x132
   14f78:	bl	74d0 <strncmp@plt>
   14f7c:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f80:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14f84:	mov	w2, #0x5                   	// #5
   14f88:	mov	x0, x28
   14f8c:	add	x1, x1, #0x126
   14f90:	bl	74d0 <strncmp@plt>
   14f94:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14f98:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14f9c:	mov	w2, #0x6                   	// #6
   14fa0:	mov	x0, x28
   14fa4:	add	x1, x1, #0x13b
   14fa8:	bl	74d0 <strncmp@plt>
   14fac:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14fb0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   14fb4:	mov	w2, #0xb                   	// #11
   14fb8:	mov	x0, x28
   14fbc:	add	x1, x1, #0x142
   14fc0:	bl	74d0 <strncmp@plt>
   14fc4:	cbz	w0, 14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   14fc8:	ldr	x28, [x27, #8]!
   14fcc:	cbnz	x28, 14ec4 <scols_init_debug@@SMARTCOLS_2.25+0x12f0>
   14fd0:	b	14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1420>
   14fd4:	add	x8, x27, #0x8
   14fd8:	ldr	x9, [x8]
   14fdc:	stur	x9, [x8, #-8]
   14fe0:	add	x8, x8, #0x8
   14fe4:	cbnz	x9, 14fd8 <scols_init_debug@@SMARTCOLS_2.25+0x1404>
   14fe8:	sub	x27, x27, #0x8
   14fec:	ldr	x28, [x27, #8]!
   14ff0:	cbnz	x28, 14ec4 <scols_init_debug@@SMARTCOLS_2.25+0x12f0>
   14ff4:	ldr	x22, [x26]
   14ff8:	cbz	x22, 150b0 <scols_init_debug@@SMARTCOLS_2.25+0x14dc>
   14ffc:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15000:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15004:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15008:	add	x19, x19, #0x14e
   1500c:	add	x20, x20, #0x154
   15010:	add	x21, x21, #0x15e
   15014:	b	15020 <scols_init_debug@@SMARTCOLS_2.25+0x144c>
   15018:	ldr	x22, [x26, #8]!
   1501c:	cbz	x22, 150b0 <scols_init_debug@@SMARTCOLS_2.25+0x14dc>
   15020:	mov	w2, #0x5                   	// #5
   15024:	mov	x0, x22
   15028:	mov	x1, x19
   1502c:	bl	74d0 <strncmp@plt>
   15030:	cbz	w0, 15070 <scols_init_debug@@SMARTCOLS_2.25+0x149c>
   15034:	mov	w2, #0x9                   	// #9
   15038:	mov	x0, x22
   1503c:	mov	x1, x20
   15040:	bl	74d0 <strncmp@plt>
   15044:	cbz	w0, 15084 <scols_init_debug@@SMARTCOLS_2.25+0x14b0>
   15048:	mov	w2, #0x3                   	// #3
   1504c:	mov	x0, x22
   15050:	mov	x1, x21
   15054:	bl	74d0 <strncmp@plt>
   15058:	cbnz	w0, 15018 <scols_init_debug@@SMARTCOLS_2.25+0x1444>
   1505c:	mov	w1, #0x2f                  	// #47
   15060:	mov	x0, x22
   15064:	bl	7950 <strchr@plt>
   15068:	cbnz	x0, 15094 <scols_init_debug@@SMARTCOLS_2.25+0x14c0>
   1506c:	b	15018 <scols_init_debug@@SMARTCOLS_2.25+0x1444>
   15070:	mov	w1, #0x2f                  	// #47
   15074:	mov	x0, x22
   15078:	bl	7950 <strchr@plt>
   1507c:	cbnz	x0, 15094 <scols_init_debug@@SMARTCOLS_2.25+0x14c0>
   15080:	b	15034 <scols_init_debug@@SMARTCOLS_2.25+0x1460>
   15084:	mov	w1, #0x2f                  	// #47
   15088:	mov	x0, x22
   1508c:	bl	7950 <strchr@plt>
   15090:	cbz	x0, 15048 <scols_init_debug@@SMARTCOLS_2.25+0x1474>
   15094:	add	x8, x26, #0x8
   15098:	ldr	x9, [x8]
   1509c:	stur	x9, [x8, #-8]
   150a0:	add	x8, x8, #0x8
   150a4:	cbnz	x9, 15098 <scols_init_debug@@SMARTCOLS_2.25+0x14c4>
   150a8:	sub	x26, x26, #0x8
   150ac:	b	15018 <scols_init_debug@@SMARTCOLS_2.25+0x1444>
   150b0:	ldp	x20, x19, [sp, #80]
   150b4:	ldp	x22, x21, [sp, #64]
   150b8:	ldp	x24, x23, [sp, #48]
   150bc:	ldp	x26, x25, [sp, #32]
   150c0:	ldp	x28, x27, [sp, #16]
   150c4:	ldp	x29, x30, [sp], #96
   150c8:	ret
   150cc:	stp	x29, x30, [sp, #-32]!
   150d0:	stp	x20, x19, [sp, #16]
   150d4:	mov	x29, sp
   150d8:	mov	x19, x0
   150dc:	bl	7200 <getuid@plt>
   150e0:	cbnz	w0, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   150e4:	bl	7160 <geteuid@plt>
   150e8:	cbnz	w0, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   150ec:	bl	7880 <getgid@plt>
   150f0:	mov	w20, w0
   150f4:	bl	7120 <getegid@plt>
   150f8:	cmp	w20, w0
   150fc:	b.ne	1512c <scols_init_debug@@SMARTCOLS_2.25+0x1558>  // b.any
   15100:	mov	w0, #0x3                   	// #3
   15104:	mov	w1, wzr
   15108:	mov	w2, wzr
   1510c:	mov	w3, wzr
   15110:	mov	w4, wzr
   15114:	bl	7cf0 <prctl@plt>
   15118:	cbz	w0, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   1511c:	mov	x0, x19
   15120:	ldp	x20, x19, [sp, #16]
   15124:	ldp	x29, x30, [sp], #32
   15128:	b	7170 <secure_getenv@plt>
   1512c:	ldp	x20, x19, [sp, #16]
   15130:	mov	x0, xzr
   15134:	ldp	x29, x30, [sp], #32
   15138:	ret
   1513c:	cbz	x0, 1515c <scols_init_debug@@SMARTCOLS_2.25+0x1588>
   15140:	ldr	x0, [x0]
   15144:	cbz	x0, 1515c <scols_init_debug@@SMARTCOLS_2.25+0x1588>
   15148:	ldr	x8, [x0]
   1514c:	cmp	x8, x1
   15150:	b.eq	1515c <scols_init_debug@@SMARTCOLS_2.25+0x1588>  // b.none
   15154:	ldr	x0, [x0, #16]
   15158:	cbnz	x0, 15148 <scols_init_debug@@SMARTCOLS_2.25+0x1574>
   1515c:	ret
   15160:	mov	w0, #0x1                   	// #1
   15164:	mov	w1, #0x10                  	// #16
   15168:	b	75a0 <calloc@plt>
   1516c:	stp	x29, x30, [sp, #-48]!
   15170:	stp	x20, x19, [sp, #32]
   15174:	ldr	x20, [x0]
   15178:	mov	x19, x0
   1517c:	str	x21, [sp, #16]
   15180:	mov	x29, sp
   15184:	cbz	x20, 151a0 <scols_init_debug@@SMARTCOLS_2.25+0x15cc>
   15188:	ldp	x0, x21, [x20, #8]
   1518c:	bl	7850 <free@plt>
   15190:	mov	x0, x20
   15194:	bl	7850 <free@plt>
   15198:	mov	x20, x21
   1519c:	cbnz	x21, 15188 <scols_init_debug@@SMARTCOLS_2.25+0x15b4>
   151a0:	mov	x0, x19
   151a4:	ldp	x20, x19, [sp, #32]
   151a8:	ldr	x21, [sp, #16]
   151ac:	ldp	x29, x30, [sp], #48
   151b0:	b	7850 <free@plt>
   151b4:	stp	x29, x30, [sp, #-32]!
   151b8:	stp	x20, x19, [sp, #16]
   151bc:	mov	x19, x1
   151c0:	mov	x20, x0
   151c4:	mov	x29, sp
   151c8:	cbz	x0, 151e8 <scols_init_debug@@SMARTCOLS_2.25+0x1614>
   151cc:	ldr	x8, [x20]
   151d0:	cbz	x8, 151e8 <scols_init_debug@@SMARTCOLS_2.25+0x1614>
   151d4:	ldr	x9, [x8]
   151d8:	cmp	x9, x19
   151dc:	b.eq	15214 <scols_init_debug@@SMARTCOLS_2.25+0x1640>  // b.none
   151e0:	ldr	x8, [x8, #16]
   151e4:	cbnz	x8, 151d4 <scols_init_debug@@SMARTCOLS_2.25+0x1600>
   151e8:	mov	w0, w19
   151ec:	bl	77d0 <getpwuid@plt>
   151f0:	cbz	x0, 151fc <scols_init_debug@@SMARTCOLS_2.25+0x1628>
   151f4:	ldr	x1, [x0]
   151f8:	b	15200 <scols_init_debug@@SMARTCOLS_2.25+0x162c>
   151fc:	mov	x1, xzr
   15200:	mov	x0, x20
   15204:	mov	x2, x19
   15208:	ldp	x20, x19, [sp, #16]
   1520c:	ldp	x29, x30, [sp], #32
   15210:	b	15220 <scols_init_debug@@SMARTCOLS_2.25+0x164c>
   15214:	ldp	x20, x19, [sp, #16]
   15218:	ldp	x29, x30, [sp], #32
   1521c:	ret
   15220:	stp	x29, x30, [sp, #-64]!
   15224:	stp	x28, x23, [sp, #16]
   15228:	stp	x22, x21, [sp, #32]
   1522c:	stp	x20, x19, [sp, #48]
   15230:	mov	x29, sp
   15234:	sub	sp, sp, #0x410
   15238:	mov	x23, x1
   1523c:	mov	x19, x0
   15240:	mov	w0, #0x1                   	// #1
   15244:	mov	w1, #0x18                  	// #24
   15248:	mov	x22, x2
   1524c:	bl	75a0 <calloc@plt>
   15250:	cbz	x0, 1533c <scols_init_debug@@SMARTCOLS_2.25+0x1768>
   15254:	mov	x20, x0
   15258:	str	x22, [x0]
   1525c:	cbz	x23, 15294 <scols_init_debug@@SMARTCOLS_2.25+0x16c0>
   15260:	add	x0, sp, #0xc
   15264:	mov	w2, #0x100                 	// #256
   15268:	mov	x1, x23
   1526c:	bl	7070 <mbstowcs@plt>
   15270:	cbz	x0, 152f8 <scols_init_debug@@SMARTCOLS_2.25+0x1724>
   15274:	add	x0, sp, #0xc
   15278:	mov	w1, #0x100                 	// #256
   1527c:	str	wzr, [sp, #1036]
   15280:	bl	7480 <wcswidth@plt>
   15284:	mov	w21, w0
   15288:	cmp	w21, #0x1
   1528c:	b.ge	1530c <scols_init_debug@@SMARTCOLS_2.25+0x1738>  // b.tcont
   15290:	b	15298 <scols_init_debug@@SMARTCOLS_2.25+0x16c4>
   15294:	mov	w21, wzr
   15298:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1529c:	add	x0, x20, #0x8
   152a0:	add	x1, x1, #0x162
   152a4:	mov	x2, x22
   152a8:	bl	7290 <asprintf@plt>
   152ac:	tbnz	w0, #31, 1531c <scols_init_debug@@SMARTCOLS_2.25+0x1748>
   152b0:	ldr	x9, [x19]
   152b4:	cbz	x9, 152d4 <scols_init_debug@@SMARTCOLS_2.25+0x1700>
   152b8:	mov	x8, x9
   152bc:	ldr	x9, [x9, #16]
   152c0:	cbnz	x9, 152b4 <scols_init_debug@@SMARTCOLS_2.25+0x16e0>
   152c4:	cmp	w21, #0x0
   152c8:	str	x20, [x8, #16]!
   152cc:	b.gt	1532c <scols_init_debug@@SMARTCOLS_2.25+0x1758>
   152d0:	b	152e4 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   152d4:	mov	x8, x19
   152d8:	cmp	w21, #0x0
   152dc:	str	x20, [x8]
   152e0:	b.gt	1532c <scols_init_debug@@SMARTCOLS_2.25+0x1758>
   152e4:	ldr	x0, [x20, #8]
   152e8:	cbz	x0, 15328 <scols_init_debug@@SMARTCOLS_2.25+0x1754>
   152ec:	bl	7030 <strlen@plt>
   152f0:	mov	x21, x0
   152f4:	b	1532c <scols_init_debug@@SMARTCOLS_2.25+0x1758>
   152f8:	mov	x0, x23
   152fc:	bl	7030 <strlen@plt>
   15300:	mov	x21, x0
   15304:	cmp	w21, #0x1
   15308:	b.lt	15298 <scols_init_debug@@SMARTCOLS_2.25+0x16c4>  // b.tstop
   1530c:	mov	x0, x23
   15310:	bl	7650 <strdup@plt>
   15314:	str	x0, [x20, #8]
   15318:	cbnz	x0, 152b0 <scols_init_debug@@SMARTCOLS_2.25+0x16dc>
   1531c:	mov	x0, x20
   15320:	bl	7850 <free@plt>
   15324:	b	1533c <scols_init_debug@@SMARTCOLS_2.25+0x1768>
   15328:	mov	w21, wzr
   1532c:	ldr	w8, [x19, #8]
   15330:	cmp	w8, w21
   15334:	csel	w8, w21, w8, lt  // lt = tstop
   15338:	str	w8, [x19, #8]
   1533c:	add	sp, sp, #0x410
   15340:	ldp	x20, x19, [sp, #48]
   15344:	ldp	x22, x21, [sp, #32]
   15348:	ldp	x28, x23, [sp, #16]
   1534c:	ldp	x29, x30, [sp], #64
   15350:	ret
   15354:	stp	x29, x30, [sp, #-32]!
   15358:	stp	x20, x19, [sp, #16]
   1535c:	mov	x19, x1
   15360:	mov	x20, x0
   15364:	mov	x29, sp
   15368:	cbz	x0, 15388 <scols_init_debug@@SMARTCOLS_2.25+0x17b4>
   1536c:	ldr	x8, [x20]
   15370:	cbz	x8, 15388 <scols_init_debug@@SMARTCOLS_2.25+0x17b4>
   15374:	ldr	x9, [x8]
   15378:	cmp	x9, x19
   1537c:	b.eq	153b4 <scols_init_debug@@SMARTCOLS_2.25+0x17e0>  // b.none
   15380:	ldr	x8, [x8, #16]
   15384:	cbnz	x8, 15374 <scols_init_debug@@SMARTCOLS_2.25+0x17a0>
   15388:	mov	w0, w19
   1538c:	bl	7d10 <getgrgid@plt>
   15390:	cbz	x0, 1539c <scols_init_debug@@SMARTCOLS_2.25+0x17c8>
   15394:	ldr	x1, [x0]
   15398:	b	153a0 <scols_init_debug@@SMARTCOLS_2.25+0x17cc>
   1539c:	mov	x1, xzr
   153a0:	mov	x0, x20
   153a4:	mov	x2, x19
   153a8:	ldp	x20, x19, [sp, #16]
   153ac:	ldp	x29, x30, [sp], #32
   153b0:	b	15220 <scols_init_debug@@SMARTCOLS_2.25+0x164c>
   153b4:	ldp	x20, x19, [sp, #16]
   153b8:	ldp	x29, x30, [sp], #32
   153bc:	ret
   153c0:	mov	w1, #0xc2                  	// #194
   153c4:	movk	w1, #0x8, lsl #16
   153c8:	b	7730 <mkostemp@plt>
   153cc:	stp	x29, x30, [sp, #-48]!
   153d0:	stp	x20, x19, [sp, #32]
   153d4:	mov	x20, x2
   153d8:	mov	x19, x0
   153dc:	str	x21, [sp, #16]
   153e0:	mov	x29, sp
   153e4:	cbnz	x1, 153f8 <scols_init_debug@@SMARTCOLS_2.25+0x1824>
   153e8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   153ec:	add	x0, x0, #0x166
   153f0:	bl	7cc0 <getenv@plt>
   153f4:	mov	x1, x0
   153f8:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   153fc:	add	x8, x8, #0x16d
   15400:	cmp	x1, #0x0
   15404:	csel	x2, x8, x1, eq  // eq = none
   15408:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1540c:	add	x1, x1, #0x173
   15410:	add	x0, x29, #0x18
   15414:	mov	x3, x20
   15418:	bl	7290 <asprintf@plt>
   1541c:	tbnz	w0, #31, 1545c <scols_init_debug@@SMARTCOLS_2.25+0x1888>
   15420:	mov	w0, #0x3f                  	// #63
   15424:	bl	7c40 <umask@plt>
   15428:	ldr	x8, [x29, #24]
   1542c:	mov	w1, #0xc2                  	// #194
   15430:	mov	w21, w0
   15434:	movk	w1, #0x8, lsl #16
   15438:	mov	x0, x8
   1543c:	bl	7730 <mkostemp@plt>
   15440:	mov	w20, w0
   15444:	mov	w0, w21
   15448:	bl	7c40 <umask@plt>
   1544c:	cmn	w20, #0x1
   15450:	b.eq	15464 <scols_init_debug@@SMARTCOLS_2.25+0x1890>  // b.none
   15454:	ldr	x8, [x29, #24]
   15458:	b	15474 <scols_init_debug@@SMARTCOLS_2.25+0x18a0>
   1545c:	mov	w20, #0xffffffff            	// #-1
   15460:	b	15478 <scols_init_debug@@SMARTCOLS_2.25+0x18a4>
   15464:	ldr	x0, [x29, #24]
   15468:	bl	7850 <free@plt>
   1546c:	mov	x8, xzr
   15470:	str	xzr, [x29, #24]
   15474:	str	x8, [x19]
   15478:	mov	w0, w20
   1547c:	ldp	x20, x19, [sp, #32]
   15480:	ldr	x21, [sp, #16]
   15484:	ldp	x29, x30, [sp], #48
   15488:	ret
   1548c:	stp	x29, x30, [sp, #-48]!
   15490:	mov	w2, w1
   15494:	mov	w1, #0x406                 	// #1030
   15498:	str	x21, [sp, #16]
   1549c:	stp	x20, x19, [sp, #32]
   154a0:	mov	x29, sp
   154a4:	mov	w20, w0
   154a8:	bl	79b0 <fcntl@plt>
   154ac:	mov	w19, w0
   154b0:	tbnz	w0, #31, 154c8 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   154b4:	mov	w0, w19
   154b8:	ldp	x20, x19, [sp, #32]
   154bc:	ldr	x21, [sp, #16]
   154c0:	ldp	x29, x30, [sp], #48
   154c4:	ret
   154c8:	mov	w0, w20
   154cc:	bl	70c0 <dup@plt>
   154d0:	mov	w19, w0
   154d4:	tbnz	w0, #31, 154b4 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>
   154d8:	mov	w1, #0x1                   	// #1
   154dc:	mov	w0, w19
   154e0:	bl	79b0 <fcntl@plt>
   154e4:	tbnz	w0, #31, 154fc <scols_init_debug@@SMARTCOLS_2.25+0x1928>
   154e8:	orr	w2, w0, #0x1
   154ec:	mov	w1, #0x2                   	// #2
   154f0:	mov	w0, w19
   154f4:	bl	79b0 <fcntl@plt>
   154f8:	tbz	w0, #31, 154b4 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>
   154fc:	bl	7ca0 <__errno_location@plt>
   15500:	ldr	w21, [x0]
   15504:	mov	x20, x0
   15508:	mov	w0, w19
   1550c:	bl	7690 <close@plt>
   15510:	mov	w19, #0xffffffff            	// #-1
   15514:	str	w21, [x20]
   15518:	b	154b4 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>
   1551c:	b	7d80 <getdtablesize@plt>
   15520:	sub	sp, sp, #0x60
   15524:	stp	x22, x21, [sp, #64]
   15528:	mov	x21, x0
   1552c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15530:	add	x0, x0, #0x180
   15534:	stp	x29, x30, [sp, #16]
   15538:	stp	x26, x25, [sp, #32]
   1553c:	stp	x24, x23, [sp, #48]
   15540:	stp	x20, x19, [sp, #80]
   15544:	add	x29, sp, #0x10
   15548:	mov	x20, x1
   1554c:	bl	7220 <opendir@plt>
   15550:	cbz	x0, 1568c <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>
   15554:	mov	x19, x0
   15558:	bl	7610 <readdir@plt>
   1555c:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   15560:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15564:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15568:	mov	x23, x0
   1556c:	add	x22, x22, #0x18f
   15570:	add	x24, x24, #0x18e
   15574:	b	15588 <scols_init_debug@@SMARTCOLS_2.25+0x19b4>
   15578:	mov	x0, x19
   1557c:	bl	7610 <readdir@plt>
   15580:	mov	x23, x0
   15584:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   15588:	add	x25, x23, #0x13
   1558c:	mov	x0, x25
   15590:	mov	x1, x22
   15594:	bl	77c0 <strcmp@plt>
   15598:	cbz	w0, 15578 <scols_init_debug@@SMARTCOLS_2.25+0x19a4>
   1559c:	mov	x0, x25
   155a0:	mov	x1, x24
   155a4:	bl	77c0 <strcmp@plt>
   155a8:	cbz	w0, 15578 <scols_init_debug@@SMARTCOLS_2.25+0x19a4>
   155ac:	bl	7ca0 <__errno_location@plt>
   155b0:	mov	x22, x0
   155b4:	cbz	x20, 15710 <scols_init_debug@@SMARTCOLS_2.25+0x1b3c>
   155b8:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   155bc:	adrp	x25, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   155c0:	add	x24, x24, #0x18f
   155c4:	add	x25, x25, #0x18e
   155c8:	add	x26, x23, #0x13
   155cc:	add	x1, sp, #0x8
   155d0:	mov	w2, #0xa                   	// #10
   155d4:	mov	x0, x26
   155d8:	str	wzr, [x22]
   155dc:	bl	7810 <strtol@plt>
   155e0:	ldr	w8, [x22]
   155e4:	cbz	w8, 15634 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   155e8:	mov	x0, x19
   155ec:	bl	7610 <readdir@plt>
   155f0:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   155f4:	mov	x23, x0
   155f8:	b	1560c <scols_init_debug@@SMARTCOLS_2.25+0x1a38>
   155fc:	mov	x0, x19
   15600:	bl	7610 <readdir@plt>
   15604:	mov	x23, x0
   15608:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   1560c:	add	x26, x23, #0x13
   15610:	mov	x0, x26
   15614:	mov	x1, x24
   15618:	bl	77c0 <strcmp@plt>
   1561c:	cbz	w0, 155fc <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   15620:	mov	x0, x26
   15624:	mov	x1, x25
   15628:	bl	77c0 <strcmp@plt>
   1562c:	cbz	w0, 155fc <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   15630:	b	155c8 <scols_init_debug@@SMARTCOLS_2.25+0x19f4>
   15634:	ldr	x8, [sp, #8]
   15638:	cmp	x8, x26
   1563c:	b.eq	155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>  // b.none
   15640:	cbz	x8, 155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>
   15644:	ldrb	w8, [x8]
   15648:	cbnz	w8, 155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>
   1564c:	mov	x23, x0
   15650:	mov	x0, x19
   15654:	bl	79f0 <dirfd@plt>
   15658:	cmp	w0, w23
   1565c:	mov	x8, x21
   15660:	mov	x9, x20
   15664:	b.eq	155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>  // b.none
   15668:	ldr	w10, [x8]
   1566c:	cmp	w10, w23
   15670:	b.eq	155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>  // b.none
   15674:	subs	x9, x9, #0x1
   15678:	add	x8, x8, #0x4
   1567c:	b.ne	15668 <scols_init_debug@@SMARTCOLS_2.25+0x1a94>  // b.any
   15680:	mov	w0, w23
   15684:	bl	7690 <close@plt>
   15688:	b	155e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>
   1568c:	bl	7d80 <getdtablesize@plt>
   15690:	cmp	w0, #0x1
   15694:	b.lt	156f4 <scols_init_debug@@SMARTCOLS_2.25+0x1b20>  // b.tstop
   15698:	mov	w19, w0
   1569c:	cbz	x20, 156e0 <scols_init_debug@@SMARTCOLS_2.25+0x1b0c>
   156a0:	mov	w22, wzr
   156a4:	b	156b4 <scols_init_debug@@SMARTCOLS_2.25+0x1ae0>
   156a8:	add	w22, w22, #0x1
   156ac:	cmp	w22, w19
   156b0:	b.eq	156f4 <scols_init_debug@@SMARTCOLS_2.25+0x1b20>  // b.none
   156b4:	mov	x8, x21
   156b8:	mov	x9, x20
   156bc:	ldr	w10, [x8]
   156c0:	cmp	w10, w22
   156c4:	b.eq	156a8 <scols_init_debug@@SMARTCOLS_2.25+0x1ad4>  // b.none
   156c8:	subs	x9, x9, #0x1
   156cc:	add	x8, x8, #0x4
   156d0:	b.ne	156bc <scols_init_debug@@SMARTCOLS_2.25+0x1ae8>  // b.any
   156d4:	mov	w0, w22
   156d8:	bl	7690 <close@plt>
   156dc:	b	156a8 <scols_init_debug@@SMARTCOLS_2.25+0x1ad4>
   156e0:	mov	w0, w20
   156e4:	bl	7690 <close@plt>
   156e8:	add	w20, w20, #0x1
   156ec:	cmp	w19, w20
   156f0:	b.ne	156e0 <scols_init_debug@@SMARTCOLS_2.25+0x1b0c>  // b.any
   156f4:	ldp	x20, x19, [sp, #80]
   156f8:	ldp	x22, x21, [sp, #64]
   156fc:	ldp	x24, x23, [sp, #48]
   15700:	ldp	x26, x25, [sp, #32]
   15704:	ldp	x29, x30, [sp, #16]
   15708:	add	sp, sp, #0x60
   1570c:	ret
   15710:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15714:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15718:	add	x20, x20, #0x18f
   1571c:	add	x21, x21, #0x18e
   15720:	add	x24, x23, #0x13
   15724:	add	x1, sp, #0x8
   15728:	mov	w2, #0xa                   	// #10
   1572c:	mov	x0, x24
   15730:	str	wzr, [x22]
   15734:	bl	7810 <strtol@plt>
   15738:	ldr	w8, [x22]
   1573c:	cbz	w8, 1578c <scols_init_debug@@SMARTCOLS_2.25+0x1bb8>
   15740:	mov	x0, x19
   15744:	bl	7610 <readdir@plt>
   15748:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   1574c:	mov	x23, x0
   15750:	b	15764 <scols_init_debug@@SMARTCOLS_2.25+0x1b90>
   15754:	mov	x0, x19
   15758:	bl	7610 <readdir@plt>
   1575c:	mov	x23, x0
   15760:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>
   15764:	add	x24, x23, #0x13
   15768:	mov	x0, x24
   1576c:	mov	x1, x20
   15770:	bl	77c0 <strcmp@plt>
   15774:	cbz	w0, 15754 <scols_init_debug@@SMARTCOLS_2.25+0x1b80>
   15778:	mov	x0, x24
   1577c:	mov	x1, x21
   15780:	bl	77c0 <strcmp@plt>
   15784:	cbz	w0, 15754 <scols_init_debug@@SMARTCOLS_2.25+0x1b80>
   15788:	b	15720 <scols_init_debug@@SMARTCOLS_2.25+0x1b4c>
   1578c:	ldr	x8, [sp, #8]
   15790:	cmp	x8, x24
   15794:	b.eq	15740 <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>  // b.none
   15798:	cbz	x8, 15740 <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>
   1579c:	ldrb	w8, [x8]
   157a0:	cbnz	w8, 15740 <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>
   157a4:	mov	x23, x0
   157a8:	mov	x0, x19
   157ac:	bl	79f0 <dirfd@plt>
   157b0:	cmp	w0, w23
   157b4:	b.eq	15740 <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>  // b.none
   157b8:	mov	w0, w23
   157bc:	bl	7690 <close@plt>
   157c0:	b	15740 <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>
   157c4:	mov	x0, x19
   157c8:	ldp	x20, x19, [sp, #80]
   157cc:	ldp	x22, x21, [sp, #64]
   157d0:	ldp	x24, x23, [sp, #48]
   157d4:	ldp	x26, x25, [sp, #32]
   157d8:	ldp	x29, x30, [sp, #16]
   157dc:	add	sp, sp, #0x60
   157e0:	b	7660 <closedir@plt>
   157e4:	stp	x29, x30, [sp, #-64]!
   157e8:	str	x23, [sp, #16]
   157ec:	stp	x22, x21, [sp, #32]
   157f0:	stp	x20, x19, [sp, #48]
   157f4:	mov	x29, sp
   157f8:	cbz	x0, 158a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   157fc:	ldrb	w8, [x0]
   15800:	cbz	w8, 158a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   15804:	mov	w20, w1
   15808:	bl	7650 <strdup@plt>
   1580c:	cbz	x0, 158b8 <scols_init_debug@@SMARTCOLS_2.25+0x1ce4>
   15810:	mov	x8, x0
   15814:	ldrb	w9, [x8], #1
   15818:	mov	x19, x0
   1581c:	cmp	w9, #0x2f
   15820:	csel	x9, x0, x8, ne  // ne = any
   15824:	ldrb	w9, [x9]
   15828:	csel	x22, x8, x0, eq  // eq = none
   1582c:	cbz	w9, 158a8 <scols_init_debug@@SMARTCOLS_2.25+0x1cd4>
   15830:	mov	w23, #0x2f                  	// #47
   15834:	b	1584c <scols_init_debug@@SMARTCOLS_2.25+0x1c78>
   15838:	cbz	x21, 158a8 <scols_init_debug@@SMARTCOLS_2.25+0x1cd4>
   1583c:	strb	w23, [x21]
   15840:	ldrb	w8, [x21, #1]!
   15844:	mov	x22, x21
   15848:	cbz	w8, 158a8 <scols_init_debug@@SMARTCOLS_2.25+0x1cd4>
   1584c:	mov	w1, #0x2f                  	// #47
   15850:	mov	x0, x22
   15854:	bl	7950 <strchr@plt>
   15858:	mov	x21, x0
   1585c:	cbz	x0, 1586c <scols_init_debug@@SMARTCOLS_2.25+0x1c98>
   15860:	strb	wzr, [x21]
   15864:	ldrb	w8, [x22]
   15868:	cbz	w8, 1583c <scols_init_debug@@SMARTCOLS_2.25+0x1c68>
   1586c:	mov	x0, x19
   15870:	mov	w1, w20
   15874:	bl	7da0 <mkdir@plt>
   15878:	cbz	w0, 15838 <scols_init_debug@@SMARTCOLS_2.25+0x1c64>
   1587c:	mov	w22, w0
   15880:	bl	7ca0 <__errno_location@plt>
   15884:	ldr	w8, [x0]
   15888:	cmp	w8, #0x11
   1588c:	b.ne	15894 <scols_init_debug@@SMARTCOLS_2.25+0x1cc0>  // b.any
   15890:	cbnz	x21, 1583c <scols_init_debug@@SMARTCOLS_2.25+0x1c68>
   15894:	cmp	w8, #0x11
   15898:	csel	w20, w22, wzr, ne  // ne = any
   1589c:	b	158ac <scols_init_debug@@SMARTCOLS_2.25+0x1cd8>
   158a0:	mov	w20, #0xffffffea            	// #-22
   158a4:	b	158bc <scols_init_debug@@SMARTCOLS_2.25+0x1ce8>
   158a8:	mov	w20, wzr
   158ac:	mov	x0, x19
   158b0:	bl	7850 <free@plt>
   158b4:	b	158bc <scols_init_debug@@SMARTCOLS_2.25+0x1ce8>
   158b8:	mov	w20, #0xfffffff4            	// #-12
   158bc:	mov	w0, w20
   158c0:	ldp	x20, x19, [sp, #48]
   158c4:	ldp	x22, x21, [sp, #32]
   158c8:	ldr	x23, [sp, #16]
   158cc:	ldp	x29, x30, [sp], #64
   158d0:	ret
   158d4:	stp	x29, x30, [sp, #-16]!
   158d8:	mov	x29, sp
   158dc:	cbz	x0, 158f0 <scols_init_debug@@SMARTCOLS_2.25+0x1d1c>
   158e0:	mov	w1, #0x2f                  	// #47
   158e4:	bl	76c0 <strrchr@plt>
   158e8:	cbz	x0, 158f0 <scols_init_debug@@SMARTCOLS_2.25+0x1d1c>
   158ec:	strb	wzr, [x0], #1
   158f0:	ldp	x29, x30, [sp], #16
   158f4:	ret
   158f8:	stp	x29, x30, [sp, #-80]!
   158fc:	str	x28, [sp, #16]
   15900:	stp	x24, x23, [sp, #32]
   15904:	stp	x22, x21, [sp, #48]
   15908:	stp	x20, x19, [sp, #64]
   1590c:	mov	x29, sp
   15910:	sub	sp, sp, #0x480
   15914:	mov	x20, x0
   15918:	mov	x21, x2
   1591c:	mov	x19, x1
   15920:	mov	x2, sp
   15924:	mov	w0, wzr
   15928:	mov	x1, x20
   1592c:	mov	w22, w3
   15930:	bl	7ce0 <__xstat@plt>
   15934:	cbnz	w0, 15950 <scols_init_debug@@SMARTCOLS_2.25+0x1d7c>
   15938:	ldr	w8, [sp, #16]
   1593c:	and	w8, w8, #0xf000
   15940:	cmp	w8, #0x6, lsl #12
   15944:	b.ne	15950 <scols_init_debug@@SMARTCOLS_2.25+0x1d7c>  // b.any
   15948:	ldr	x24, [sp, #32]
   1594c:	b	15954 <scols_init_debug@@SMARTCOLS_2.25+0x1d80>
   15950:	mov	x24, xzr
   15954:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15958:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1595c:	add	x0, x0, #0x198
   15960:	add	x1, x1, #0x8d2
   15964:	bl	73c0 <fopen@plt>
   15968:	cbz	x0, 15a7c <scols_init_debug@@SMARTCOLS_2.25+0x1ea8>
   1596c:	mov	x23, x0
   15970:	add	x0, sp, #0x80
   15974:	mov	w1, #0x400                 	// #1024
   15978:	mov	x2, x23
   1597c:	bl	71d0 <fgets_unlocked@plt>
   15980:	cbz	x0, 15a74 <scols_init_debug@@SMARTCOLS_2.25+0x1ea0>
   15984:	ldrb	w8, [sp, #128]
   15988:	cbz	w8, 159b8 <scols_init_debug@@SMARTCOLS_2.25+0x1de4>
   1598c:	ldr	x8, [sp, #128]
   15990:	ldrb	w9, [sp, #136]
   15994:	mov	x10, #0x6946                	// #26950
   15998:	movk	x10, #0x656c, lsl #16
   1599c:	movk	x10, #0x616e, lsl #32
   159a0:	movk	x10, #0x656d, lsl #48
   159a4:	mov	w11, #0x9                   	// #9
   159a8:	eor	x8, x8, x10
   159ac:	eor	x9, x9, x11
   159b0:	orr	x8, x8, x9
   159b4:	cbnz	x8, 159cc <scols_init_debug@@SMARTCOLS_2.25+0x1df8>
   159b8:	add	x0, sp, #0x80
   159bc:	mov	w1, #0x400                 	// #1024
   159c0:	mov	x2, x23
   159c4:	bl	71d0 <fgets_unlocked@plt>
   159c8:	cbz	x0, 15a74 <scols_init_debug@@SMARTCOLS_2.25+0x1ea0>
   159cc:	add	x0, sp, #0x80
   159d0:	mov	w1, #0x20                  	// #32
   159d4:	bl	7950 <strchr@plt>
   159d8:	cbz	x0, 159e0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0c>
   159dc:	strb	wzr, [x0]
   159e0:	add	x0, sp, #0x80
   159e4:	mov	w1, #0x9                   	// #9
   159e8:	bl	7950 <strchr@plt>
   159ec:	cbz	x0, 159f4 <scols_init_debug@@SMARTCOLS_2.25+0x1e20>
   159f0:	strb	wzr, [x0]
   159f4:	add	x0, sp, #0x80
   159f8:	mov	x1, x20
   159fc:	bl	77c0 <strcmp@plt>
   15a00:	cbz	w0, 15a38 <scols_init_debug@@SMARTCOLS_2.25+0x1e64>
   15a04:	cbz	x24, 159b8 <scols_init_debug@@SMARTCOLS_2.25+0x1de4>
   15a08:	add	x1, sp, #0x80
   15a0c:	mov	x2, sp
   15a10:	mov	w0, wzr
   15a14:	bl	7ce0 <__xstat@plt>
   15a18:	cbnz	w0, 159b8 <scols_init_debug@@SMARTCOLS_2.25+0x1de4>
   15a1c:	ldr	w8, [sp, #16]
   15a20:	and	w8, w8, #0xf000
   15a24:	cmp	w8, #0x6, lsl #12
   15a28:	b.ne	159b8 <scols_init_debug@@SMARTCOLS_2.25+0x1de4>  // b.any
   15a2c:	ldr	x8, [sp, #32]
   15a30:	cmp	x24, x8
   15a34:	b.ne	159b8 <scols_init_debug@@SMARTCOLS_2.25+0x1de4>  // b.any
   15a38:	mov	x0, x23
   15a3c:	bl	7370 <fclose@plt>
   15a40:	mov	w8, #0x9                   	// #9
   15a44:	str	w8, [x19]
   15a48:	cbz	x21, 15af0 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   15a4c:	cbz	w22, 15af0 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   15a50:	sxtw	x8, w22
   15a54:	sub	x22, x8, #0x1
   15a58:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15a5c:	add	x1, x1, #0x191
   15a60:	mov	x0, x21
   15a64:	mov	x2, x22
   15a68:	bl	7be0 <strncpy@plt>
   15a6c:	strb	wzr, [x21, x22]
   15a70:	b	15af0 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   15a74:	mov	x0, x23
   15a78:	bl	7370 <fclose@plt>
   15a7c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15a80:	add	x0, x0, #0x1ae
   15a84:	mov	x1, x20
   15a88:	mov	x2, x19
   15a8c:	mov	x3, x21
   15a90:	mov	w4, w22
   15a94:	bl	15bac <scols_init_debug@@SMARTCOLS_2.25+0x1fd8>
   15a98:	mov	w23, w0
   15a9c:	cbz	w0, 15adc <scols_init_debug@@SMARTCOLS_2.25+0x1f08>
   15aa0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15aa4:	add	x0, x0, #0x1ae
   15aa8:	mov	w1, #0x4                   	// #4
   15aac:	bl	7750 <access@plt>
   15ab0:	cbz	w0, 15ae8 <scols_init_debug@@SMARTCOLS_2.25+0x1f14>
   15ab4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15ab8:	add	x0, x0, #0x1bb
   15abc:	mov	x1, x20
   15ac0:	mov	x2, x19
   15ac4:	mov	x3, x21
   15ac8:	mov	w4, w22
   15acc:	bl	15bac <scols_init_debug@@SMARTCOLS_2.25+0x1fd8>
   15ad0:	mov	w23, w0
   15ad4:	cbnz	w23, 15b50 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c>
   15ad8:	b	15af0 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   15adc:	ldr	w8, [x19]
   15ae0:	cbnz	w8, 15af0 <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   15ae4:	b	15aa0 <scols_init_debug@@SMARTCOLS_2.25+0x1ecc>
   15ae8:	str	wzr, [x19]
   15aec:	cbnz	w23, 15b50 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c>
   15af0:	add	x2, sp, #0x80
   15af4:	mov	w0, wzr
   15af8:	mov	x1, x20
   15afc:	bl	7ce0 <__xstat@plt>
   15b00:	cbnz	w0, 15b4c <scols_init_debug@@SMARTCOLS_2.25+0x1f78>
   15b04:	ldr	w8, [sp, #144]
   15b08:	and	w8, w8, #0xf000
   15b0c:	cmp	w8, #0x6, lsl #12
   15b10:	b.ne	15b4c <scols_init_debug@@SMARTCOLS_2.25+0x1f78>  // b.any
   15b14:	mov	w1, #0x80                  	// #128
   15b18:	movk	w1, #0x8, lsl #16
   15b1c:	mov	x0, x20
   15b20:	bl	7460 <open@plt>
   15b24:	tbnz	w0, #31, 15b30 <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   15b28:	bl	7690 <close@plt>
   15b2c:	b	15b4c <scols_init_debug@@SMARTCOLS_2.25+0x1f78>
   15b30:	bl	7ca0 <__errno_location@plt>
   15b34:	ldr	w8, [x0]
   15b38:	cmp	w8, #0x10
   15b3c:	b.ne	15b4c <scols_init_debug@@SMARTCOLS_2.25+0x1f78>  // b.any
   15b40:	ldr	w8, [x19]
   15b44:	orr	w8, w8, #0x10
   15b48:	str	w8, [x19]
   15b4c:	mov	w23, wzr
   15b50:	mov	w0, w23
   15b54:	add	sp, sp, #0x480
   15b58:	ldp	x20, x19, [sp, #64]
   15b5c:	ldp	x22, x21, [sp, #48]
   15b60:	ldp	x24, x23, [sp, #32]
   15b64:	ldr	x28, [sp, #16]
   15b68:	ldp	x29, x30, [sp], #80
   15b6c:	ret
   15b70:	sub	sp, sp, #0x20
   15b74:	stp	x29, x30, [sp, #16]
   15b78:	add	x29, sp, #0x10
   15b7c:	sub	x1, x29, #0x4
   15b80:	mov	x2, xzr
   15b84:	mov	w3, wzr
   15b88:	stur	wzr, [x29, #-4]
   15b8c:	bl	158f8 <scols_init_debug@@SMARTCOLS_2.25+0x1d24>
   15b90:	ldur	w8, [x29, #-4]
   15b94:	ldp	x29, x30, [sp, #16]
   15b98:	cmp	w0, #0x0
   15b9c:	and	w8, w8, #0x1
   15ba0:	csel	w0, w8, wzr, eq  // eq = none
   15ba4:	add	sp, sp, #0x20
   15ba8:	ret
   15bac:	sub	sp, sp, #0xf0
   15bb0:	stp	x24, x23, [sp, #192]
   15bb4:	mov	x23, x1
   15bb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   15bbc:	add	x1, x1, #0xbd5
   15bc0:	stp	x29, x30, [sp, #144]
   15bc4:	stp	x28, x27, [sp, #160]
   15bc8:	stp	x26, x25, [sp, #176]
   15bcc:	stp	x22, x21, [sp, #208]
   15bd0:	stp	x20, x19, [sp, #224]
   15bd4:	add	x29, sp, #0x90
   15bd8:	mov	w22, w4
   15bdc:	mov	x21, x3
   15be0:	mov	x20, x2
   15be4:	str	wzr, [x2]
   15be8:	bl	75c0 <setmntent@plt>
   15bec:	cbz	x0, 15c28 <scols_init_debug@@SMARTCOLS_2.25+0x2054>
   15bf0:	mov	x19, x0
   15bf4:	add	x2, sp, #0x10
   15bf8:	mov	w0, wzr
   15bfc:	mov	x1, x23
   15c00:	bl	7ce0 <__xstat@plt>
   15c04:	str	x22, [sp, #8]
   15c08:	cbz	w0, 15c34 <scols_init_debug@@SMARTCOLS_2.25+0x2060>
   15c0c:	mov	x28, xzr
   15c10:	mov	x26, xzr
   15c14:	mov	x22, xzr
   15c18:	mov	x0, x19
   15c1c:	bl	7bb0 <getmntent@plt>
   15c20:	cbnz	x0, 15c74 <scols_init_debug@@SMARTCOLS_2.25+0x20a0>
   15c24:	b	15e30 <scols_init_debug@@SMARTCOLS_2.25+0x225c>
   15c28:	bl	7ca0 <__errno_location@plt>
   15c2c:	ldr	w23, [x0]
   15c30:	b	15f04 <scols_init_debug@@SMARTCOLS_2.25+0x2330>
   15c34:	ldr	w8, [sp, #32]
   15c38:	and	w8, w8, #0xf000
   15c3c:	cmp	w8, #0x6, lsl #12
   15c40:	b.ne	15c60 <scols_init_debug@@SMARTCOLS_2.25+0x208c>  // b.any
   15c44:	ldr	x26, [sp, #48]
   15c48:	mov	x28, xzr
   15c4c:	mov	x22, xzr
   15c50:	mov	x0, x19
   15c54:	bl	7bb0 <getmntent@plt>
   15c58:	cbnz	x0, 15c74 <scols_init_debug@@SMARTCOLS_2.25+0x20a0>
   15c5c:	b	15e30 <scols_init_debug@@SMARTCOLS_2.25+0x225c>
   15c60:	ldp	x28, x22, [sp, #16]
   15c64:	mov	x26, xzr
   15c68:	mov	x0, x19
   15c6c:	bl	7bb0 <getmntent@plt>
   15c70:	cbz	x0, 15e30 <scols_init_debug@@SMARTCOLS_2.25+0x225c>
   15c74:	cmp	x26, #0x0
   15c78:	mov	x24, x0
   15c7c:	cset	w27, ne  // ne = any
   15c80:	cbnz	x28, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x20c4>
   15c84:	b	15d50 <scols_init_debug@@SMARTCOLS_2.25+0x217c>
   15c88:	mov	x0, x19
   15c8c:	bl	7bb0 <getmntent@plt>
   15c90:	mov	x24, x0
   15c94:	cbz	x0, 15e30 <scols_init_debug@@SMARTCOLS_2.25+0x225c>
   15c98:	ldr	x25, [x24]
   15c9c:	ldrb	w8, [x25]
   15ca0:	cmp	w8, #0x2f
   15ca4:	b.ne	15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>  // b.any
   15ca8:	mov	x0, x23
   15cac:	mov	x1, x25
   15cb0:	bl	77c0 <strcmp@plt>
   15cb4:	cbz	w0, 15da8 <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   15cb8:	add	x2, sp, #0x10
   15cbc:	mov	w0, wzr
   15cc0:	mov	x1, x25
   15cc4:	bl	7ce0 <__xstat@plt>
   15cc8:	cbnz	w0, 15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>
   15ccc:	ldr	w8, [sp, #32]
   15cd0:	and	w8, w8, #0xf000
   15cd4:	cmp	w8, #0x6, lsl #12
   15cd8:	b.ne	15d24 <scols_init_debug@@SMARTCOLS_2.25+0x2150>  // b.any
   15cdc:	ldr	x8, [sp, #48]
   15ce0:	cmp	x26, x8
   15ce4:	cset	w9, eq  // eq = none
   15ce8:	and	w9, w9, w27
   15cec:	tbnz	w9, #0, 15da8 <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   15cf0:	lsr	x9, x8, #32
   15cf4:	and	x9, x9, #0xfffff000
   15cf8:	bfxil	x9, x8, #8, #12
   15cfc:	cmp	x9, #0x7
   15d00:	b.ne	15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>  // b.any
   15d04:	ldr	x0, [x24]
   15d08:	mov	x1, x23
   15d0c:	mov	x2, xzr
   15d10:	mov	x3, xzr
   15d14:	mov	w4, wzr
   15d18:	bl	22d6c <scols_init_debug@@SMARTCOLS_2.25+0xf198>
   15d1c:	cbz	w0, 15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>
   15d20:	b	15da8 <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   15d24:	ldr	x8, [sp, #16]
   15d28:	cmp	x28, x8
   15d2c:	b.ne	15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>  // b.any
   15d30:	ldr	x8, [sp, #24]
   15d34:	cmp	x22, x8
   15d38:	b.ne	15c88 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>  // b.any
   15d3c:	b	15da8 <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   15d40:	mov	x0, x19
   15d44:	bl	7bb0 <getmntent@plt>
   15d48:	mov	x24, x0
   15d4c:	cbz	x0, 15e30 <scols_init_debug@@SMARTCOLS_2.25+0x225c>
   15d50:	ldr	x25, [x24]
   15d54:	ldrb	w8, [x25]
   15d58:	cmp	w8, #0x2f
   15d5c:	b.ne	15d40 <scols_init_debug@@SMARTCOLS_2.25+0x216c>  // b.any
   15d60:	mov	x0, x23
   15d64:	mov	x1, x25
   15d68:	bl	77c0 <strcmp@plt>
   15d6c:	cbz	w0, 15da8 <scols_init_debug@@SMARTCOLS_2.25+0x21d4>
   15d70:	add	x2, sp, #0x10
   15d74:	mov	w0, wzr
   15d78:	mov	x1, x25
   15d7c:	bl	7ce0 <__xstat@plt>
   15d80:	cbnz	w0, 15d40 <scols_init_debug@@SMARTCOLS_2.25+0x216c>
   15d84:	ldr	w8, [sp, #32]
   15d88:	and	w8, w8, #0xf000
   15d8c:	cmp	w8, #0x6, lsl #12
   15d90:	b.ne	15d40 <scols_init_debug@@SMARTCOLS_2.25+0x216c>  // b.any
   15d94:	ldr	x8, [sp, #48]
   15d98:	cmp	x26, x8
   15d9c:	cset	w8, eq  // eq = none
   15da0:	and	w8, w8, w27
   15da4:	tbz	w8, #0, 15d40 <scols_init_debug@@SMARTCOLS_2.25+0x216c>
   15da8:	ldr	x1, [x24, #8]
   15dac:	add	x2, sp, #0x10
   15db0:	mov	w0, wzr
   15db4:	bl	7ce0 <__xstat@plt>
   15db8:	tbnz	w0, #31, 15ebc <scols_init_debug@@SMARTCOLS_2.25+0x22e8>
   15dbc:	cbz	x26, 15dcc <scols_init_debug@@SMARTCOLS_2.25+0x21f8>
   15dc0:	ldr	x8, [sp, #16]
   15dc4:	cmp	x8, x26
   15dc8:	b.ne	15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2324>  // b.any
   15dcc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15dd0:	mov	w8, #0x1                   	// #1
   15dd4:	add	x1, x1, #0x1c5
   15dd8:	mov	x0, x24
   15ddc:	str	w8, [x20]
   15de0:	bl	7900 <hasmntopt@plt>
   15de4:	cbz	x0, 15df4 <scols_init_debug@@SMARTCOLS_2.25+0x2220>
   15de8:	ldr	w8, [x20]
   15dec:	orr	w8, w8, #0x4
   15df0:	str	w8, [x20]
   15df4:	cbz	x21, 15e18 <scols_init_debug@@SMARTCOLS_2.25+0x2244>
   15df8:	ldr	x8, [sp, #8]
   15dfc:	ldr	x1, [x24, #8]
   15e00:	mov	x0, x21
   15e04:	sxtw	x8, w8
   15e08:	sub	x22, x8, #0x1
   15e0c:	mov	x2, x22
   15e10:	bl	7be0 <strncpy@plt>
   15e14:	strb	wzr, [x21, x22]
   15e18:	ldr	x0, [x24, #8]
   15e1c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   15e20:	add	x1, x1, #0x8f8
   15e24:	bl	77c0 <strcmp@plt>
   15e28:	cbnz	w0, 15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2324>
   15e2c:	b	15e8c <scols_init_debug@@SMARTCOLS_2.25+0x22b8>
   15e30:	cbz	x26, 15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2324>
   15e34:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   15e38:	add	x1, x1, #0x8f8
   15e3c:	add	x2, sp, #0x10
   15e40:	mov	w0, wzr
   15e44:	bl	7ce0 <__xstat@plt>
   15e48:	mov	w23, wzr
   15e4c:	cbnz	w0, 15efc <scols_init_debug@@SMARTCOLS_2.25+0x2328>
   15e50:	ldr	x8, [sp, #16]
   15e54:	cmp	x8, x26
   15e58:	b.ne	15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2324>  // b.any
   15e5c:	mov	w8, #0x1                   	// #1
   15e60:	str	w8, [x20]
   15e64:	cbz	x21, 15e8c <scols_init_debug@@SMARTCOLS_2.25+0x22b8>
   15e68:	ldr	x8, [sp, #8]
   15e6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   15e70:	add	x1, x1, #0x8f8
   15e74:	mov	x0, x21
   15e78:	sxtw	x8, w8
   15e7c:	sub	x22, x8, #0x1
   15e80:	mov	x2, x22
   15e84:	bl	7be0 <strncpy@plt>
   15e88:	strb	wzr, [x21, x22]
   15e8c:	ldr	w8, [x20]
   15e90:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15e94:	mov	w1, #0x42                  	// #66
   15e98:	add	x0, x0, #0x1c8
   15e9c:	orr	w8, w8, #0x2
   15ea0:	movk	w1, #0x8, lsl #16
   15ea4:	mov	w2, #0x180                 	// #384
   15ea8:	str	w8, [x20]
   15eac:	bl	7460 <open@plt>
   15eb0:	tbnz	w0, #31, 15ed0 <scols_init_debug@@SMARTCOLS_2.25+0x22fc>
   15eb4:	bl	7690 <close@plt>
   15eb8:	b	15eec <scols_init_debug@@SMARTCOLS_2.25+0x2318>
   15ebc:	bl	7ca0 <__errno_location@plt>
   15ec0:	ldr	w8, [x0]
   15ec4:	cmp	w8, #0x2
   15ec8:	csel	w23, wzr, w8, eq  // eq = none
   15ecc:	b	15efc <scols_init_debug@@SMARTCOLS_2.25+0x2328>
   15ed0:	bl	7ca0 <__errno_location@plt>
   15ed4:	ldr	w8, [x0]
   15ed8:	cmp	w8, #0x1e
   15edc:	b.ne	15eec <scols_init_debug@@SMARTCOLS_2.25+0x2318>  // b.any
   15ee0:	ldr	w8, [x20]
   15ee4:	orr	w8, w8, #0x4
   15ee8:	str	w8, [x20]
   15eec:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   15ef0:	add	x0, x0, #0x1c8
   15ef4:	bl	7d70 <unlink@plt>
   15ef8:	mov	w23, wzr
   15efc:	mov	x0, x19
   15f00:	bl	75e0 <endmntent@plt>
   15f04:	mov	w0, w23
   15f08:	ldp	x20, x19, [sp, #224]
   15f0c:	ldp	x22, x21, [sp, #208]
   15f10:	ldp	x24, x23, [sp, #192]
   15f14:	ldp	x26, x25, [sp, #176]
   15f18:	ldp	x28, x27, [sp, #160]
   15f1c:	ldp	x29, x30, [sp, #144]
   15f20:	add	sp, sp, #0xf0
   15f24:	ret
   15f28:	stp	x29, x30, [sp, #-64]!
   15f2c:	stp	x24, x23, [sp, #16]
   15f30:	stp	x22, x21, [sp, #32]
   15f34:	stp	x20, x19, [sp, #48]
   15f38:	mov	x29, sp
   15f3c:	cbz	x0, 15fa0 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   15f40:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   15f44:	mov	x19, x0
   15f48:	mov	x21, xzr
   15f4c:	mov	w22, #0x15                  	// #21
   15f50:	add	x20, x20, #0x768
   15f54:	b	15f6c <scols_init_debug@@SMARTCOLS_2.25+0x2398>
   15f58:	add	x21, x23, #0x1
   15f5c:	mov	x23, x22
   15f60:	cmp	x21, x23
   15f64:	mov	x22, x23
   15f68:	b.cs	15f9c <scols_init_debug@@SMARTCOLS_2.25+0x23c8>  // b.hs, b.nlast
   15f6c:	add	x8, x22, x21
   15f70:	lsr	x23, x8, #1
   15f74:	add	x24, x20, x23, lsl #4
   15f78:	ldr	x1, [x24]
   15f7c:	mov	x0, x19
   15f80:	bl	77c0 <strcmp@plt>
   15f84:	tbnz	w0, #31, 15f60 <scols_init_debug@@SMARTCOLS_2.25+0x238c>
   15f88:	cbnz	w0, 15f58 <scols_init_debug@@SMARTCOLS_2.25+0x2384>
   15f8c:	cbz	x24, 15f9c <scols_init_debug@@SMARTCOLS_2.25+0x23c8>
   15f90:	add	x8, x20, x23, lsl #4
   15f94:	ldr	x0, [x8, #8]
   15f98:	b	15fa0 <scols_init_debug@@SMARTCOLS_2.25+0x23cc>
   15f9c:	mov	x0, xzr
   15fa0:	ldp	x20, x19, [sp, #48]
   15fa4:	ldp	x22, x21, [sp, #32]
   15fa8:	ldp	x24, x23, [sp, #16]
   15fac:	ldp	x29, x30, [sp], #64
   15fb0:	ret
   15fb4:	stp	x29, x30, [sp, #-64]!
   15fb8:	stp	x24, x23, [sp, #16]
   15fbc:	stp	x22, x21, [sp, #32]
   15fc0:	stp	x20, x19, [sp, #48]
   15fc4:	mov	x29, sp
   15fc8:	cbz	x0, 1607c <scols_init_debug@@SMARTCOLS_2.25+0x24a8>
   15fcc:	mov	x20, x0
   15fd0:	bl	7030 <strlen@plt>
   15fd4:	mov	w8, #0x1                   	// #1
   15fd8:	bfi	x8, x0, #2, #62
   15fdc:	mov	x0, x8
   15fe0:	bl	7400 <malloc@plt>
   15fe4:	mov	x19, x0
   15fe8:	cbz	x0, 16080 <scols_init_debug@@SMARTCOLS_2.25+0x24ac>
   15fec:	ldrb	w22, [x20]
   15ff0:	mov	x24, x19
   15ff4:	cbz	w22, 16074 <scols_init_debug@@SMARTCOLS_2.25+0x24a0>
   15ff8:	add	x21, x20, #0x1
   15ffc:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   16000:	add	x20, x20, #0x2d8
   16004:	mov	w23, #0x5c                  	// #92
   16008:	mov	x24, x19
   1600c:	b	16024 <scols_init_debug@@SMARTCOLS_2.25+0x2450>
   16010:	add	x8, x24, #0x1
   16014:	strb	w22, [x24]
   16018:	ldrb	w22, [x21], #1
   1601c:	mov	x24, x8
   16020:	cbz	w22, 16074 <scols_init_debug@@SMARTCOLS_2.25+0x24a0>
   16024:	sxtb	w1, w22
   16028:	mov	w2, #0x5                   	// #5
   1602c:	mov	x0, x20
   16030:	bl	7a60 <memchr@plt>
   16034:	cbz	x0, 16010 <scols_init_debug@@SMARTCOLS_2.25+0x243c>
   16038:	and	w8, w22, #0xff
   1603c:	mov	w9, #0x30                  	// #48
   16040:	mov	w10, #0x30                  	// #48
   16044:	mov	w11, #0x30                  	// #48
   16048:	bfxil	w9, w22, #6, #2
   1604c:	bfxil	w10, w8, #3, #3
   16050:	bfxil	w11, w22, #0, #3
   16054:	strb	w23, [x24]
   16058:	strb	w9, [x24, #1]
   1605c:	strb	w10, [x24, #2]
   16060:	add	x8, x24, #0x4
   16064:	strb	w11, [x24, #3]
   16068:	ldrb	w22, [x21], #1
   1606c:	mov	x24, x8
   16070:	cbnz	w22, 16024 <scols_init_debug@@SMARTCOLS_2.25+0x2450>
   16074:	strb	wzr, [x24]
   16078:	b	16080 <scols_init_debug@@SMARTCOLS_2.25+0x24ac>
   1607c:	mov	x19, xzr
   16080:	mov	x0, x19
   16084:	ldp	x20, x19, [sp, #48]
   16088:	ldp	x22, x21, [sp, #32]
   1608c:	ldp	x24, x23, [sp, #16]
   16090:	ldp	x29, x30, [sp], #64
   16094:	ret
   16098:	cbz	x0, 16148 <scols_init_debug@@SMARTCOLS_2.25+0x2574>
   1609c:	subs	x8, x2, #0x1
   160a0:	b.eq	16144 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.none
   160a4:	ldrb	w10, [x0]
   160a8:	cbz	w10, 16144 <scols_init_debug@@SMARTCOLS_2.25+0x2570>
   160ac:	mov	x9, xzr
   160b0:	and	w11, w10, #0xff
   160b4:	cmp	w11, #0x5c
   160b8:	b.ne	16120 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.any
   160bc:	add	x11, x9, #0x3
   160c0:	cmp	x11, x8
   160c4:	b.cs	16120 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.hs, b.nlast
   160c8:	ldrb	w11, [x0, #1]
   160cc:	and	w12, w11, #0xf8
   160d0:	cmp	w12, #0x30
   160d4:	b.ne	16120 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.any
   160d8:	ldrb	w12, [x0, #2]
   160dc:	and	w13, w12, #0xf8
   160e0:	cmp	w13, #0x30
   160e4:	b.ne	16120 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.any
   160e8:	ldrb	w13, [x0, #3]
   160ec:	and	w14, w13, #0xf8
   160f0:	cmp	w14, #0x30
   160f4:	b.ne	16120 <scols_init_debug@@SMARTCOLS_2.25+0x254c>  // b.any
   160f8:	lsl	w10, w11, #6
   160fc:	bfi	w10, w12, #3, #3
   16100:	bfxil	w10, w13, #0, #3
   16104:	add	x11, x0, #0x4
   16108:	strb	w10, [x1], #1
   1610c:	mov	w10, #0x4                   	// #4
   16110:	add	x9, x9, x10
   16114:	cmp	x9, x8
   16118:	b.cc	16138 <scols_init_debug@@SMARTCOLS_2.25+0x2564>  // b.lo, b.ul, b.last
   1611c:	b	16144 <scols_init_debug@@SMARTCOLS_2.25+0x2570>
   16120:	add	x11, x0, #0x1
   16124:	strb	w10, [x1], #1
   16128:	mov	w10, #0x1                   	// #1
   1612c:	add	x9, x9, x10
   16130:	cmp	x9, x8
   16134:	b.cs	16144 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.hs, b.nlast
   16138:	ldrb	w10, [x0, x10]
   1613c:	mov	x0, x11
   16140:	cbnz	w10, 160b0 <scols_init_debug@@SMARTCOLS_2.25+0x24dc>
   16144:	strb	wzr, [x1]
   16148:	ret
   1614c:	cbz	x0, 16280 <scols_init_debug@@SMARTCOLS_2.25+0x26ac>
   16150:	stp	x29, x30, [sp, #-96]!
   16154:	stp	x22, x21, [sp, #64]
   16158:	stp	x20, x19, [sp, #80]
   1615c:	mov	x19, x1
   16160:	subs	x21, x2, #0x1
   16164:	mov	x22, x1
   16168:	str	x27, [sp, #16]
   1616c:	stp	x26, x25, [sp, #32]
   16170:	stp	x24, x23, [sp, #48]
   16174:	mov	x29, sp
   16178:	b.eq	1625c <scols_init_debug@@SMARTCOLS_2.25+0x2688>  // b.none
   1617c:	ldrb	w24, [x0]
   16180:	mov	x20, x0
   16184:	mov	x22, x19
   16188:	cbz	w24, 1625c <scols_init_debug@@SMARTCOLS_2.25+0x2688>
   1618c:	mov	x23, xzr
   16190:	mov	x22, x19
   16194:	add	x8, x23, #0x3
   16198:	cmp	x8, x21
   1619c:	b.cs	161d8 <scols_init_debug@@SMARTCOLS_2.25+0x2604>  // b.hs, b.nlast
   161a0:	and	w8, w24, #0xff
   161a4:	cmp	w8, #0x5c
   161a8:	b.ne	161d8 <scols_init_debug@@SMARTCOLS_2.25+0x2604>  // b.any
   161ac:	ldrb	w8, [x20, #1]
   161b0:	cmp	w8, #0x78
   161b4:	b.ne	161d8 <scols_init_debug@@SMARTCOLS_2.25+0x2604>  // b.any
   161b8:	bl	77f0 <__ctype_b_loc@plt>
   161bc:	ldr	x9, [x0]
   161c0:	ldrsb	x27, [x20, #2]
   161c4:	ldrh	w8, [x9, x27, lsl #1]
   161c8:	tbz	w8, #12, 161d8 <scols_init_debug@@SMARTCOLS_2.25+0x2604>
   161cc:	ldrsb	x25, [x20, #3]
   161d0:	ldrh	w26, [x9, x25, lsl #1]
   161d4:	tbnz	w26, #12, 16200 <scols_init_debug@@SMARTCOLS_2.25+0x262c>
   161d8:	add	x8, x20, #0x1
   161dc:	mov	w9, #0x1                   	// #1
   161e0:	strb	w24, [x22], #1
   161e4:	add	x23, x23, x9
   161e8:	cmp	x23, x21
   161ec:	b.cs	1625c <scols_init_debug@@SMARTCOLS_2.25+0x2688>  // b.hs, b.nlast
   161f0:	ldrb	w24, [x20, x9]
   161f4:	mov	x20, x8
   161f8:	cbnz	w24, 16194 <scols_init_debug@@SMARTCOLS_2.25+0x25c0>
   161fc:	b	1625c <scols_init_debug@@SMARTCOLS_2.25+0x2688>
   16200:	tbnz	w8, #11, 16224 <scols_init_debug@@SMARTCOLS_2.25+0x2650>
   16204:	bl	72f0 <__ctype_tolower_loc@plt>
   16208:	ldr	x8, [x0]
   1620c:	ldr	w8, [x8, x27, lsl #2]
   16210:	sub	w8, w8, #0x57
   16214:	lsl	w24, w8, #4
   16218:	tbz	w26, #11, 16230 <scols_init_debug@@SMARTCOLS_2.25+0x265c>
   1621c:	sub	w8, w25, #0x30
   16220:	b	16240 <scols_init_debug@@SMARTCOLS_2.25+0x266c>
   16224:	sub	w8, w27, #0x30
   16228:	lsl	w24, w8, #4
   1622c:	tbnz	w26, #11, 1621c <scols_init_debug@@SMARTCOLS_2.25+0x2648>
   16230:	bl	72f0 <__ctype_tolower_loc@plt>
   16234:	ldr	x8, [x0]
   16238:	ldr	w8, [x8, x25, lsl #2]
   1623c:	sub	w8, w8, #0x57
   16240:	orr	w9, w8, w24
   16244:	add	x8, x20, #0x4
   16248:	strb	w9, [x22], #1
   1624c:	mov	w9, #0x4                   	// #4
   16250:	add	x23, x23, x9
   16254:	cmp	x23, x21
   16258:	b.cc	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x261c>  // b.lo, b.ul, b.last
   1625c:	strb	wzr, [x22]
   16260:	sub	x8, x22, x19
   16264:	ldp	x20, x19, [sp, #80]
   16268:	ldp	x22, x21, [sp, #64]
   1626c:	ldp	x24, x23, [sp, #48]
   16270:	ldp	x26, x25, [sp, #32]
   16274:	ldr	x27, [sp, #16]
   16278:	add	x0, x8, #0x1
   1627c:	ldp	x29, x30, [sp], #96
   16280:	ret
   16284:	stp	x29, x30, [sp, #-32]!
   16288:	stp	x20, x19, [sp, #16]
   1628c:	mov	x29, sp
   16290:	cbz	x0, 16390 <scols_init_debug@@SMARTCOLS_2.25+0x27bc>
   16294:	mov	x9, #0x201                 	// #513
   16298:	mov	x19, x0
   1629c:	mov	x20, xzr
   162a0:	mov	w8, #0x1                   	// #1
   162a4:	movk	x9, #0x1, lsl #32
   162a8:	b	162b0 <scols_init_debug@@SMARTCOLS_2.25+0x26dc>
   162ac:	add	x20, x20, #0x1
   162b0:	ldrb	w10, [x19, x20]
   162b4:	cmp	w10, #0x20
   162b8:	b.hi	162ac <scols_init_debug@@SMARTCOLS_2.25+0x26d8>  // b.pmore
   162bc:	lsl	x10, x8, x10
   162c0:	tst	x10, x9
   162c4:	b.eq	162ac <scols_init_debug@@SMARTCOLS_2.25+0x26d8>  // b.none
   162c8:	cbz	x1, 162d4 <scols_init_debug@@SMARTCOLS_2.25+0x2700>
   162cc:	add	x8, x19, x20
   162d0:	str	x8, [x1]
   162d4:	cbz	x20, 1639c <scols_init_debug@@SMARTCOLS_2.25+0x27c8>
   162d8:	add	x0, x20, #0x1
   162dc:	bl	7400 <malloc@plt>
   162e0:	cbz	x0, 16390 <scols_init_debug@@SMARTCOLS_2.25+0x27bc>
   162e4:	mov	x8, x0
   162e8:	cbz	x20, 1638c <scols_init_debug@@SMARTCOLS_2.25+0x27b8>
   162ec:	ldrb	w10, [x19]
   162f0:	mov	x8, x0
   162f4:	cbz	w10, 1638c <scols_init_debug@@SMARTCOLS_2.25+0x27b8>
   162f8:	mov	x9, xzr
   162fc:	mov	x8, x0
   16300:	and	w11, w10, #0xff
   16304:	cmp	w11, #0x5c
   16308:	b.ne	16364 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.any
   1630c:	add	x11, x9, #0x3
   16310:	cmp	x11, x20
   16314:	b.cs	16364 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.hs, b.nlast
   16318:	ldrb	w11, [x19, #1]
   1631c:	and	w12, w11, #0xf8
   16320:	cmp	w12, #0x30
   16324:	b.ne	16364 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.any
   16328:	ldrb	w12, [x19, #2]
   1632c:	and	w13, w12, #0xf8
   16330:	cmp	w13, #0x30
   16334:	b.ne	16364 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.any
   16338:	ldrb	w13, [x19, #3]
   1633c:	and	w14, w13, #0xf8
   16340:	cmp	w14, #0x30
   16344:	b.ne	16364 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.any
   16348:	lsl	w10, w11, #6
   1634c:	bfi	w10, w12, #3, #3
   16350:	bfxil	w10, w13, #0, #3
   16354:	add	x11, x19, #0x4
   16358:	strb	w10, [x8]
   1635c:	mov	w10, #0x4                   	// #4
   16360:	b	16370 <scols_init_debug@@SMARTCOLS_2.25+0x279c>
   16364:	add	x11, x19, #0x1
   16368:	strb	w10, [x8]
   1636c:	mov	w10, #0x1                   	// #1
   16370:	add	x9, x9, x10
   16374:	cmp	x9, x20
   16378:	add	x8, x8, #0x1
   1637c:	b.cs	1638c <scols_init_debug@@SMARTCOLS_2.25+0x27b8>  // b.hs, b.nlast
   16380:	ldrb	w10, [x19, x10]
   16384:	mov	x19, x11
   16388:	cbnz	w10, 16300 <scols_init_debug@@SMARTCOLS_2.25+0x272c>
   1638c:	strb	wzr, [x8]
   16390:	ldp	x20, x19, [sp, #16]
   16394:	ldp	x29, x30, [sp], #32
   16398:	ret
   1639c:	mov	x0, xzr
   163a0:	ldp	x20, x19, [sp, #16]
   163a4:	ldp	x29, x30, [sp], #32
   163a8:	ret
   163ac:	stp	x29, x30, [sp, #-64]!
   163b0:	orr	x8, x0, x1
   163b4:	cmp	x8, #0x0
   163b8:	stp	x20, x19, [sp, #48]
   163bc:	mov	x19, x0
   163c0:	cset	w0, eq  // eq = none
   163c4:	stp	x24, x23, [sp, #16]
   163c8:	stp	x22, x21, [sp, #32]
   163cc:	mov	x29, sp
   163d0:	cbz	x1, 1649c <scols_init_debug@@SMARTCOLS_2.25+0x28c8>
   163d4:	tbnz	w0, #0, 1649c <scols_init_debug@@SMARTCOLS_2.25+0x28c8>
   163d8:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   163dc:	add	x20, x20, #0xffd
   163e0:	mov	x21, x1
   163e4:	mov	w2, #0x2                   	// #2
   163e8:	mov	x0, x1
   163ec:	mov	x1, x20
   163f0:	bl	74d0 <strncmp@plt>
   163f4:	cmp	w0, #0x0
   163f8:	add	x8, x21, #0x2
   163fc:	mov	x0, x19
   16400:	cset	w23, eq  // eq = none
   16404:	csel	x21, x8, x21, eq  // eq = none
   16408:	bl	7030 <strlen@plt>
   1640c:	mov	x8, #0x200000000           	// #8589934592
   16410:	add	x8, x8, x0, lsl #32
   16414:	sxtw	x22, w0
   16418:	asr	x24, x8, #32
   1641c:	b	16434 <scols_init_debug@@SMARTCOLS_2.25+0x2860>
   16420:	mov	w1, #0x2c                  	// #44
   16424:	mov	x0, x21
   16428:	bl	7950 <strchr@plt>
   1642c:	add	x21, x0, #0x1
   16430:	cbz	x0, 16498 <scols_init_debug@@SMARTCOLS_2.25+0x28c4>
   16434:	mov	w2, #0x2                   	// #2
   16438:	mov	x0, x21
   1643c:	mov	x1, x20
   16440:	bl	74d0 <strncmp@plt>
   16444:	cbnz	w0, 1646c <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   16448:	add	x0, x21, #0x2
   1644c:	mov	x1, x19
   16450:	mov	x2, x22
   16454:	bl	78a0 <strncasecmp@plt>
   16458:	cbnz	w0, 1646c <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   1645c:	ldrb	w8, [x21, x24]
   16460:	cbz	w8, 1649c <scols_init_debug@@SMARTCOLS_2.25+0x28c8>
   16464:	cmp	w8, #0x2c
   16468:	b.eq	1649c <scols_init_debug@@SMARTCOLS_2.25+0x28c8>  // b.none
   1646c:	mov	x0, x21
   16470:	mov	x1, x19
   16474:	mov	x2, x22
   16478:	bl	78a0 <strncasecmp@plt>
   1647c:	cbnz	w0, 16420 <scols_init_debug@@SMARTCOLS_2.25+0x284c>
   16480:	ldrb	w8, [x21, x22]
   16484:	cmp	w8, #0x2c
   16488:	b.eq	16490 <scols_init_debug@@SMARTCOLS_2.25+0x28bc>  // b.none
   1648c:	cbnz	w8, 16420 <scols_init_debug@@SMARTCOLS_2.25+0x284c>
   16490:	eor	w0, w23, #0x1
   16494:	b	1649c <scols_init_debug@@SMARTCOLS_2.25+0x28c8>
   16498:	mov	w0, w23
   1649c:	ldp	x20, x19, [sp, #48]
   164a0:	ldp	x22, x21, [sp, #32]
   164a4:	ldp	x24, x23, [sp, #16]
   164a8:	ldp	x29, x30, [sp], #64
   164ac:	ret
   164b0:	sub	sp, sp, #0x60
   164b4:	stp	x29, x30, [sp, #16]
   164b8:	stp	x20, x19, [sp, #80]
   164bc:	add	x29, sp, #0x10
   164c0:	mov	x19, x2
   164c4:	str	x25, [sp, #32]
   164c8:	stp	x24, x23, [sp, #48]
   164cc:	stp	x22, x21, [sp, #64]
   164d0:	str	xzr, [x29, #24]
   164d4:	cbz	x0, 16628 <scols_init_debug@@SMARTCOLS_2.25+0x2a54>
   164d8:	ldrb	w22, [x0]
   164dc:	mov	x20, x0
   164e0:	mov	x21, xzr
   164e4:	mov	x24, xzr
   164e8:	cmp	w22, #0x0
   164ec:	cset	w8, ne  // ne = any
   164f0:	subs	x9, x1, #0x1
   164f4:	cset	w10, cs  // cs = hs, nlast
   164f8:	add	x9, x0, x9
   164fc:	tst	w10, w8
   16500:	csel	x25, x9, x0, ne  // ne = any
   16504:	cmp	x25, x0
   16508:	b.cc	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>  // b.lo, b.ul, b.last
   1650c:	cbz	w22, 16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   16510:	mov	x21, xzr
   16514:	mov	x24, xzr
   16518:	cmp	x20, x25
   1651c:	b.cs	16538 <scols_init_debug@@SMARTCOLS_2.25+0x2964>  // b.hs, b.nlast
   16520:	and	w8, w22, #0xff
   16524:	cmp	w8, #0x5c
   16528:	b.ne	16538 <scols_init_debug@@SMARTCOLS_2.25+0x2964>  // b.any
   1652c:	ldrb	w8, [x20, #1]
   16530:	cmp	w8, #0x78
   16534:	b.eq	165a4 <scols_init_debug@@SMARTCOLS_2.25+0x29d0>  // b.none
   16538:	bl	77f0 <__ctype_b_loc@plt>
   1653c:	ldr	x8, [x0]
   16540:	and	x9, x22, #0xff
   16544:	ldrh	w8, [x8, x9, lsl #1]
   16548:	tbnz	w8, #1, 165a4 <scols_init_debug@@SMARTCOLS_2.25+0x29d0>
   1654c:	mov	x23, x0
   16550:	bl	7870 <__ctype_get_mb_cur_max@plt>
   16554:	mov	x2, x0
   16558:	sub	x0, x29, #0x4
   1655c:	add	x3, x29, #0x18
   16560:	mov	x1, x20
   16564:	bl	6f80 <mbrtowc@plt>
   16568:	cbz	x0, 16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   1656c:	mov	x22, x0
   16570:	cmn	x0, #0x2
   16574:	b.cc	165bc <scols_init_debug@@SMARTCOLS_2.25+0x29e8>  // b.lo, b.ul, b.last
   16578:	ldr	x8, [x23]
   1657c:	ldrb	w9, [x20]
   16580:	ldrh	w8, [x8, x9, lsl #1]
   16584:	tbnz	w8, #14, 165e8 <scols_init_debug@@SMARTCOLS_2.25+0x2a14>
   16588:	add	x21, x21, #0x4
   1658c:	add	x24, x24, #0x4
   16590:	mov	w22, #0x1                   	// #1
   16594:	add	x20, x20, x22
   16598:	cmp	x20, x25
   1659c:	b.ls	1661c <scols_init_debug@@SMARTCOLS_2.25+0x2a48>  // b.plast
   165a0:	b	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   165a4:	add	x21, x21, #0x4
   165a8:	add	x24, x24, #0x4
   165ac:	add	x20, x20, #0x1
   165b0:	cmp	x20, x25
   165b4:	b.ls	1661c <scols_init_debug@@SMARTCOLS_2.25+0x2a48>  // b.plast
   165b8:	b	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   165bc:	ldur	w0, [x29, #-4]
   165c0:	bl	7c20 <iswprint@plt>
   165c4:	cbz	w0, 16604 <scols_init_debug@@SMARTCOLS_2.25+0x2a30>
   165c8:	ldur	w0, [x29, #-4]
   165cc:	bl	7430 <wcwidth@plt>
   165d0:	add	x21, x21, w0, sxtw
   165d4:	add	x24, x22, x24
   165d8:	add	x20, x20, x22
   165dc:	cmp	x20, x25
   165e0:	b.ls	1661c <scols_init_debug@@SMARTCOLS_2.25+0x2a48>  // b.plast
   165e4:	b	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   165e8:	add	x21, x21, #0x1
   165ec:	add	x24, x24, #0x1
   165f0:	mov	w22, #0x1                   	// #1
   165f4:	add	x20, x20, x22
   165f8:	cmp	x20, x25
   165fc:	b.ls	1661c <scols_init_debug@@SMARTCOLS_2.25+0x2a48>  // b.plast
   16600:	b	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   16604:	lsl	x8, x22, #2
   16608:	add	x21, x8, x21
   1660c:	add	x24, x8, x24
   16610:	add	x20, x20, x22
   16614:	cmp	x20, x25
   16618:	b.hi	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>  // b.pmore
   1661c:	ldrb	w22, [x20]
   16620:	cbnz	w22, 16518 <scols_init_debug@@SMARTCOLS_2.25+0x2944>
   16624:	b	16630 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   16628:	mov	x21, xzr
   1662c:	mov	x24, xzr
   16630:	cbz	x19, 16638 <scols_init_debug@@SMARTCOLS_2.25+0x2a64>
   16634:	str	x24, [x19]
   16638:	mov	x0, x21
   1663c:	ldp	x20, x19, [sp, #80]
   16640:	ldp	x22, x21, [sp, #64]
   16644:	ldp	x24, x23, [sp, #48]
   16648:	ldr	x25, [sp, #32]
   1664c:	ldp	x29, x30, [sp, #16]
   16650:	add	sp, sp, #0x60
   16654:	ret
   16658:	stp	x29, x30, [sp, #-32]!
   1665c:	str	x19, [sp, #16]
   16660:	mov	x29, sp
   16664:	cbz	x0, 16694 <scols_init_debug@@SMARTCOLS_2.25+0x2ac0>
   16668:	ldrb	w8, [x0]
   1666c:	mov	x19, x0
   16670:	cbz	w8, 16694 <scols_init_debug@@SMARTCOLS_2.25+0x2ac0>
   16674:	mov	x0, x19
   16678:	bl	7030 <strlen@plt>
   1667c:	mov	x1, x0
   16680:	mov	x0, x19
   16684:	ldr	x19, [sp, #16]
   16688:	mov	x2, xzr
   1668c:	ldp	x29, x30, [sp], #32
   16690:	b	164b0 <scols_init_debug@@SMARTCOLS_2.25+0x28dc>
   16694:	ldr	x19, [sp, #16]
   16698:	mov	x0, xzr
   1669c:	ldp	x29, x30, [sp], #32
   166a0:	ret
   166a4:	sub	sp, sp, #0x70
   166a8:	stp	x29, x30, [sp, #16]
   166ac:	str	x27, [sp, #32]
   166b0:	stp	x26, x25, [sp, #48]
   166b4:	stp	x24, x23, [sp, #64]
   166b8:	stp	x22, x21, [sp, #80]
   166bc:	stp	x20, x19, [sp, #96]
   166c0:	add	x29, sp, #0x10
   166c4:	cbz	x0, 16878 <scols_init_debug@@SMARTCOLS_2.25+0x2ca4>
   166c8:	mov	x21, x0
   166cc:	ldrb	w8, [x21]
   166d0:	mov	x19, x2
   166d4:	mov	x0, xzr
   166d8:	str	xzr, [x29, #24]
   166dc:	cbz	x2, 169e4 <scols_init_debug@@SMARTCOLS_2.25+0x2e10>
   166e0:	cbz	w8, 169e4 <scols_init_debug@@SMARTCOLS_2.25+0x2e10>
   166e4:	str	xzr, [x1]
   166e8:	ldrb	w27, [x21]
   166ec:	mov	x20, x1
   166f0:	mov	x22, x19
   166f4:	cbz	w27, 169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   166f8:	mov	x23, x3
   166fc:	cbz	x3, 16880 <scols_init_debug@@SMARTCOLS_2.25+0x2cac>
   16700:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   16704:	add	x24, x24, #0xbc1
   16708:	mov	x22, x19
   1670c:	b	16720 <scols_init_debug@@SMARTCOLS_2.25+0x2b4c>
   16710:	add	x21, x21, #0x1
   16714:	strb	w27, [x22], #1
   16718:	ldrb	w27, [x21]
   1671c:	cbz	w27, 169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   16720:	sxtb	w1, w27
   16724:	mov	x0, x23
   16728:	bl	7950 <strchr@plt>
   1672c:	cbnz	x0, 16710 <scols_init_debug@@SMARTCOLS_2.25+0x2b3c>
   16730:	and	w8, w27, #0xff
   16734:	cmp	w8, #0x5c
   16738:	b.ne	16748 <scols_init_debug@@SMARTCOLS_2.25+0x2b74>  // b.any
   1673c:	ldrb	w8, [x21, #1]
   16740:	cmp	w8, #0x78
   16744:	b.eq	167c0 <scols_init_debug@@SMARTCOLS_2.25+0x2bec>  // b.none
   16748:	bl	77f0 <__ctype_b_loc@plt>
   1674c:	ldr	x8, [x0]
   16750:	and	x9, x27, #0xff
   16754:	ldrh	w8, [x8, x9, lsl #1]
   16758:	tbnz	w8, #1, 167c0 <scols_init_debug@@SMARTCOLS_2.25+0x2bec>
   1675c:	mov	x26, x0
   16760:	bl	7870 <__ctype_get_mb_cur_max@plt>
   16764:	mov	x2, x0
   16768:	sub	x0, x29, #0x4
   1676c:	add	x3, x29, #0x18
   16770:	mov	x1, x21
   16774:	bl	6f80 <mbrtowc@plt>
   16778:	cbz	x0, 169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   1677c:	mov	x25, x0
   16780:	cmn	x0, #0x2
   16784:	b.cc	167e8 <scols_init_debug@@SMARTCOLS_2.25+0x2c14>  // b.lo, b.ul, b.last
   16788:	ldr	x8, [x26]
   1678c:	ldrb	w2, [x21]
   16790:	ldrh	w8, [x8, x2, lsl #1]
   16794:	tbnz	w8, #14, 16820 <scols_init_debug@@SMARTCOLS_2.25+0x2c4c>
   16798:	mov	x0, x22
   1679c:	mov	x1, x24
   167a0:	bl	71f0 <sprintf@plt>
   167a4:	ldr	x8, [x20]
   167a8:	mov	w25, #0x1                   	// #1
   167ac:	add	x22, x22, #0x4
   167b0:	add	x21, x21, x25
   167b4:	add	x8, x8, #0x4
   167b8:	str	x8, [x20]
   167bc:	b	16718 <scols_init_debug@@SMARTCOLS_2.25+0x2b44>
   167c0:	and	w2, w27, #0xff
   167c4:	mov	x0, x22
   167c8:	mov	x1, x24
   167cc:	bl	71f0 <sprintf@plt>
   167d0:	ldr	x8, [x20]
   167d4:	add	x22, x22, #0x4
   167d8:	add	x21, x21, #0x1
   167dc:	add	x8, x8, #0x4
   167e0:	str	x8, [x20]
   167e4:	b	16718 <scols_init_debug@@SMARTCOLS_2.25+0x2b44>
   167e8:	ldur	w0, [x29, #-4]
   167ec:	bl	7c20 <iswprint@plt>
   167f0:	cbz	w0, 16840 <scols_init_debug@@SMARTCOLS_2.25+0x2c6c>
   167f4:	mov	x0, x22
   167f8:	mov	x1, x21
   167fc:	mov	x2, x25
   16800:	bl	6f90 <memcpy@plt>
   16804:	ldur	w0, [x29, #-4]
   16808:	add	x22, x22, x25
   1680c:	bl	7430 <wcwidth@plt>
   16810:	ldr	x8, [x20]
   16814:	add	x8, x8, w0, sxtw
   16818:	str	x8, [x20]
   1681c:	b	16870 <scols_init_debug@@SMARTCOLS_2.25+0x2c9c>
   16820:	ldr	x8, [x20]
   16824:	mov	w25, #0x1                   	// #1
   16828:	add	x8, x8, #0x1
   1682c:	str	x8, [x20]
   16830:	ldrb	w8, [x21]
   16834:	add	x21, x21, x25
   16838:	strb	w8, [x22], #1
   1683c:	b	16718 <scols_init_debug@@SMARTCOLS_2.25+0x2b44>
   16840:	mov	x26, xzr
   16844:	ldrb	w2, [x21, x26]
   16848:	mov	x0, x22
   1684c:	mov	x1, x24
   16850:	bl	71f0 <sprintf@plt>
   16854:	ldr	x8, [x20]
   16858:	add	x26, x26, #0x1
   1685c:	add	x22, x22, #0x4
   16860:	cmp	x25, x26
   16864:	add	x8, x8, #0x4
   16868:	str	x8, [x20]
   1686c:	b.ne	16844 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>  // b.any
   16870:	add	x21, x21, x25
   16874:	b	16718 <scols_init_debug@@SMARTCOLS_2.25+0x2b44>
   16878:	str	xzr, [x29, #24]
   1687c:	b	169e4 <scols_init_debug@@SMARTCOLS_2.25+0x2e10>
   16880:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   16884:	add	x23, x23, #0xbc1
   16888:	mov	x22, x19
   1688c:	b	168b8 <scols_init_debug@@SMARTCOLS_2.25+0x2ce4>
   16890:	and	w2, w27, #0xff
   16894:	mov	x0, x22
   16898:	mov	x1, x23
   1689c:	bl	71f0 <sprintf@plt>
   168a0:	ldr	x8, [x20]
   168a4:	add	x22, x22, #0x4
   168a8:	add	x8, x8, #0x4
   168ac:	str	x8, [x20]
   168b0:	ldrb	w27, [x21, #1]!
   168b4:	cbz	w27, 169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   168b8:	and	w8, w27, #0xff
   168bc:	cmp	w8, #0x5c
   168c0:	b.ne	168d0 <scols_init_debug@@SMARTCOLS_2.25+0x2cfc>  // b.any
   168c4:	ldrb	w8, [x21, #1]
   168c8:	cmp	w8, #0x78
   168cc:	b.eq	16890 <scols_init_debug@@SMARTCOLS_2.25+0x2cbc>  // b.none
   168d0:	bl	77f0 <__ctype_b_loc@plt>
   168d4:	ldr	x8, [x0]
   168d8:	and	x9, x27, #0xff
   168dc:	ldrh	w8, [x8, x9, lsl #1]
   168e0:	tbnz	w8, #1, 16890 <scols_init_debug@@SMARTCOLS_2.25+0x2cbc>
   168e4:	mov	x25, x0
   168e8:	bl	7870 <__ctype_get_mb_cur_max@plt>
   168ec:	mov	x2, x0
   168f0:	sub	x0, x29, #0x4
   168f4:	add	x3, x29, #0x18
   168f8:	mov	x1, x21
   168fc:	bl	6f80 <mbrtowc@plt>
   16900:	cbz	x0, 169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   16904:	mov	x24, x0
   16908:	cmn	x0, #0x3
   1690c:	b.ls	16940 <scols_init_debug@@SMARTCOLS_2.25+0x2d6c>  // b.plast
   16910:	ldr	x8, [x25]
   16914:	ldrb	w2, [x21]
   16918:	ldrh	w8, [x8, x2, lsl #1]
   1691c:	tbnz	w8, #14, 16984 <scols_init_debug@@SMARTCOLS_2.25+0x2db0>
   16920:	mov	x0, x22
   16924:	mov	x1, x23
   16928:	bl	71f0 <sprintf@plt>
   1692c:	ldr	x8, [x20]
   16930:	add	x22, x22, #0x4
   16934:	add	x8, x8, #0x4
   16938:	str	x8, [x20]
   1693c:	b	16998 <scols_init_debug@@SMARTCOLS_2.25+0x2dc4>
   16940:	ldur	w0, [x29, #-4]
   16944:	bl	7c20 <iswprint@plt>
   16948:	cbz	w0, 169a0 <scols_init_debug@@SMARTCOLS_2.25+0x2dcc>
   1694c:	mov	x0, x22
   16950:	mov	x1, x21
   16954:	mov	x2, x24
   16958:	bl	6f90 <memcpy@plt>
   1695c:	ldur	w0, [x29, #-4]
   16960:	add	x22, x22, x24
   16964:	bl	7430 <wcwidth@plt>
   16968:	ldr	x8, [x20]
   1696c:	add	x21, x21, x24
   16970:	add	x8, x8, w0, sxtw
   16974:	str	x8, [x20]
   16978:	ldrb	w27, [x21]
   1697c:	cbnz	w27, 168b8 <scols_init_debug@@SMARTCOLS_2.25+0x2ce4>
   16980:	b	169dc <scols_init_debug@@SMARTCOLS_2.25+0x2e08>
   16984:	ldr	x8, [x20]
   16988:	add	x8, x8, #0x1
   1698c:	str	x8, [x20]
   16990:	ldrb	w8, [x21]
   16994:	strb	w8, [x22], #1
   16998:	mov	w24, #0x1                   	// #1
   1699c:	b	169d0 <scols_init_debug@@SMARTCOLS_2.25+0x2dfc>
   169a0:	mov	x25, xzr
   169a4:	ldrb	w2, [x21, x25]
   169a8:	mov	x0, x22
   169ac:	mov	x1, x23
   169b0:	bl	71f0 <sprintf@plt>
   169b4:	ldr	x8, [x20]
   169b8:	add	x25, x25, #0x1
   169bc:	add	x22, x22, #0x4
   169c0:	cmp	x24, x25
   169c4:	add	x8, x8, #0x4
   169c8:	str	x8, [x20]
   169cc:	b.ne	169a4 <scols_init_debug@@SMARTCOLS_2.25+0x2dd0>  // b.any
   169d0:	add	x21, x21, x24
   169d4:	ldrb	w27, [x21]
   169d8:	cbnz	w27, 168b8 <scols_init_debug@@SMARTCOLS_2.25+0x2ce4>
   169dc:	mov	x0, x19
   169e0:	strb	wzr, [x22]
   169e4:	ldp	x20, x19, [sp, #96]
   169e8:	ldp	x22, x21, [sp, #80]
   169ec:	ldp	x24, x23, [sp, #64]
   169f0:	ldp	x26, x25, [sp, #48]
   169f4:	ldr	x27, [sp, #32]
   169f8:	ldp	x29, x30, [sp, #16]
   169fc:	add	sp, sp, #0x70
   16a00:	ret
   16a04:	sub	sp, sp, #0x50
   16a08:	stp	x29, x30, [sp, #16]
   16a0c:	stp	x24, x23, [sp, #32]
   16a10:	stp	x22, x21, [sp, #48]
   16a14:	stp	x20, x19, [sp, #64]
   16a18:	add	x29, sp, #0x10
   16a1c:	cbz	x0, 16b48 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   16a20:	mov	x21, x0
   16a24:	ldrb	w8, [x21]
   16a28:	mov	x19, x2
   16a2c:	mov	x0, xzr
   16a30:	str	xzr, [sp, #8]
   16a34:	cbz	x2, 16b58 <scols_init_debug@@SMARTCOLS_2.25+0x2f84>
   16a38:	cbz	w8, 16b58 <scols_init_debug@@SMARTCOLS_2.25+0x2f84>
   16a3c:	str	xzr, [x1]
   16a40:	ldrb	w8, [x21]
   16a44:	mov	x20, x1
   16a48:	mov	x22, x19
   16a4c:	cbz	w8, 16b50 <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>
   16a50:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   16a54:	add	x23, x23, #0xbc1
   16a58:	mov	x22, x19
   16a5c:	b	16a84 <scols_init_debug@@SMARTCOLS_2.25+0x2eb0>
   16a60:	ldr	x8, [x20]
   16a64:	mov	w24, #0x1                   	// #1
   16a68:	add	x8, x8, #0x1
   16a6c:	str	x8, [x20]
   16a70:	ldrb	w8, [x21]
   16a74:	strb	w8, [x22], #1
   16a78:	add	x21, x21, x24
   16a7c:	ldrb	w8, [x21]
   16a80:	cbz	w8, 16b50 <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>
   16a84:	bl	7870 <__ctype_get_mb_cur_max@plt>
   16a88:	mov	x2, x0
   16a8c:	add	x0, sp, #0x4
   16a90:	add	x3, sp, #0x8
   16a94:	mov	x1, x21
   16a98:	bl	6f80 <mbrtowc@plt>
   16a9c:	cbz	x0, 16b50 <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>
   16aa0:	mov	x24, x0
   16aa4:	cmn	x0, #0x2
   16aa8:	b.cc	16ae4 <scols_init_debug@@SMARTCOLS_2.25+0x2f10>  // b.lo, b.ul, b.last
   16aac:	bl	77f0 <__ctype_b_loc@plt>
   16ab0:	ldr	x8, [x0]
   16ab4:	ldrb	w2, [x21]
   16ab8:	ldrh	w8, [x8, x2, lsl #1]
   16abc:	tbnz	w8, #14, 16a60 <scols_init_debug@@SMARTCOLS_2.25+0x2e8c>
   16ac0:	mov	x0, x22
   16ac4:	mov	x1, x23
   16ac8:	bl	71f0 <sprintf@plt>
   16acc:	ldr	x8, [x20]
   16ad0:	add	x22, x22, #0x4
   16ad4:	mov	w24, #0x1                   	// #1
   16ad8:	add	x8, x8, #0x4
   16adc:	str	x8, [x20]
   16ae0:	b	16a78 <scols_init_debug@@SMARTCOLS_2.25+0x2ea4>
   16ae4:	ldrb	w8, [x21]
   16ae8:	cmp	w8, #0x5c
   16aec:	b.ne	16b1c <scols_init_debug@@SMARTCOLS_2.25+0x2f48>  // b.any
   16af0:	ldrb	w8, [x21, #1]
   16af4:	cmp	w8, #0x78
   16af8:	b.ne	16b1c <scols_init_debug@@SMARTCOLS_2.25+0x2f48>  // b.any
   16afc:	mov	w2, #0x5c                  	// #92
   16b00:	mov	x0, x22
   16b04:	mov	x1, x23
   16b08:	bl	71f0 <sprintf@plt>
   16b0c:	ldr	x8, [x20]
   16b10:	add	x22, x22, #0x4
   16b14:	add	x8, x8, #0x4
   16b18:	b	16b40 <scols_init_debug@@SMARTCOLS_2.25+0x2f6c>
   16b1c:	mov	x0, x22
   16b20:	mov	x1, x21
   16b24:	mov	x2, x24
   16b28:	bl	6f90 <memcpy@plt>
   16b2c:	ldr	w0, [sp, #4]
   16b30:	add	x22, x22, x24
   16b34:	bl	7430 <wcwidth@plt>
   16b38:	ldr	x8, [x20]
   16b3c:	add	x8, x8, w0, sxtw
   16b40:	str	x8, [x20]
   16b44:	b	16a78 <scols_init_debug@@SMARTCOLS_2.25+0x2ea4>
   16b48:	str	xzr, [sp, #8]
   16b4c:	b	16b58 <scols_init_debug@@SMARTCOLS_2.25+0x2f84>
   16b50:	mov	x0, x19
   16b54:	strb	wzr, [x22]
   16b58:	ldp	x20, x19, [sp, #64]
   16b5c:	ldp	x22, x21, [sp, #48]
   16b60:	ldp	x24, x23, [sp, #32]
   16b64:	ldp	x29, x30, [sp, #16]
   16b68:	add	sp, sp, #0x50
   16b6c:	ret
   16b70:	mov	w8, #0x1                   	// #1
   16b74:	bfi	x8, x0, #2, #62
   16b78:	mov	x0, x8
   16b7c:	ret
   16b80:	stp	x29, x30, [sp, #-48]!
   16b84:	str	x21, [sp, #16]
   16b88:	stp	x20, x19, [sp, #32]
   16b8c:	mov	x29, sp
   16b90:	cbz	x0, 16bd4 <scols_init_debug@@SMARTCOLS_2.25+0x3000>
   16b94:	mov	x19, x1
   16b98:	mov	x20, x0
   16b9c:	bl	7030 <strlen@plt>
   16ba0:	cbz	x0, 16bd4 <scols_init_debug@@SMARTCOLS_2.25+0x3000>
   16ba4:	mov	w8, #0x1                   	// #1
   16ba8:	bfi	x8, x0, #2, #62
   16bac:	mov	x0, x8
   16bb0:	bl	7400 <malloc@plt>
   16bb4:	mov	x21, x0
   16bb8:	cbz	x0, 16be4 <scols_init_debug@@SMARTCOLS_2.25+0x3010>
   16bbc:	mov	x0, x20
   16bc0:	mov	x1, x19
   16bc4:	mov	x2, x21
   16bc8:	mov	x3, xzr
   16bcc:	bl	166a4 <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
   16bd0:	cbz	x0, 16be4 <scols_init_debug@@SMARTCOLS_2.25+0x3010>
   16bd4:	ldp	x20, x19, [sp, #32]
   16bd8:	ldr	x21, [sp, #16]
   16bdc:	ldp	x29, x30, [sp], #48
   16be0:	ret
   16be4:	mov	x0, x21
   16be8:	bl	7850 <free@plt>
   16bec:	mov	x0, xzr
   16bf0:	ldp	x20, x19, [sp, #32]
   16bf4:	ldr	x21, [sp, #16]
   16bf8:	ldp	x29, x30, [sp], #48
   16bfc:	ret
   16c00:	stp	x29, x30, [sp, #-48]!
   16c04:	str	x21, [sp, #16]
   16c08:	stp	x20, x19, [sp, #32]
   16c0c:	mov	x29, sp
   16c10:	cbz	x0, 16c50 <scols_init_debug@@SMARTCOLS_2.25+0x307c>
   16c14:	mov	x19, x1
   16c18:	mov	x20, x0
   16c1c:	bl	7030 <strlen@plt>
   16c20:	cbz	x0, 16c50 <scols_init_debug@@SMARTCOLS_2.25+0x307c>
   16c24:	mov	w8, #0x1                   	// #1
   16c28:	bfi	x8, x0, #2, #62
   16c2c:	mov	x0, x8
   16c30:	bl	7400 <malloc@plt>
   16c34:	mov	x21, x0
   16c38:	cbz	x0, 16c60 <scols_init_debug@@SMARTCOLS_2.25+0x308c>
   16c3c:	mov	x0, x20
   16c40:	mov	x1, x19
   16c44:	mov	x2, x21
   16c48:	bl	16a04 <scols_init_debug@@SMARTCOLS_2.25+0x2e30>
   16c4c:	cbz	x0, 16c60 <scols_init_debug@@SMARTCOLS_2.25+0x308c>
   16c50:	ldp	x20, x19, [sp, #32]
   16c54:	ldr	x21, [sp, #16]
   16c58:	ldp	x29, x30, [sp], #48
   16c5c:	ret
   16c60:	mov	x0, x21
   16c64:	bl	7850 <free@plt>
   16c68:	mov	x0, xzr
   16c6c:	ldp	x20, x19, [sp, #32]
   16c70:	ldr	x21, [sp, #16]
   16c74:	ldp	x29, x30, [sp], #48
   16c78:	ret
   16c7c:	stp	x29, x30, [sp, #-80]!
   16c80:	stp	x26, x25, [sp, #16]
   16c84:	stp	x24, x23, [sp, #32]
   16c88:	stp	x22, x21, [sp, #48]
   16c8c:	stp	x20, x19, [sp, #64]
   16c90:	mov	x29, sp
   16c94:	mov	x21, x1
   16c98:	mov	x19, x0
   16c9c:	bl	7030 <strlen@plt>
   16ca0:	mov	x20, x0
   16ca4:	mov	x0, xzr
   16ca8:	mov	x1, x19
   16cac:	mov	x2, xzr
   16cb0:	bl	7070 <mbstowcs@plt>
   16cb4:	cmn	x0, #0x1
   16cb8:	b.eq	16d34 <scols_init_debug@@SMARTCOLS_2.25+0x3160>  // b.none
   16cbc:	lsl	x8, x0, #2
   16cc0:	mov	x23, x0
   16cc4:	add	x1, x8, #0x4
   16cc8:	mov	w0, #0x1                   	// #1
   16ccc:	bl	75a0 <calloc@plt>
   16cd0:	mov	x22, x0
   16cd4:	cbz	x0, 16d38 <scols_init_debug@@SMARTCOLS_2.25+0x3164>
   16cd8:	mov	x0, x22
   16cdc:	mov	x1, x19
   16ce0:	mov	x2, x23
   16ce4:	bl	7070 <mbstowcs@plt>
   16ce8:	cbz	x0, 16d38 <scols_init_debug@@SMARTCOLS_2.25+0x3164>
   16cec:	ldr	w0, [x22]
   16cf0:	cbz	w0, 16d64 <scols_init_debug@@SMARTCOLS_2.25+0x3190>
   16cf4:	ldr	x24, [x21]
   16cf8:	mov	x25, xzr
   16cfc:	mov	w26, #0xfffd                	// #65533
   16d00:	mov	x23, x22
   16d04:	bl	7430 <wcwidth@plt>
   16d08:	cmn	w0, #0x1
   16d0c:	b.ne	16d18 <scols_init_debug@@SMARTCOLS_2.25+0x3144>  // b.any
   16d10:	mov	w0, #0x1                   	// #1
   16d14:	str	w26, [x23]
   16d18:	add	x8, x25, w0, sxtw
   16d1c:	cmp	x8, x24
   16d20:	b.hi	16d70 <scols_init_debug@@SMARTCOLS_2.25+0x319c>  // b.pmore
   16d24:	ldr	w0, [x23, #4]!
   16d28:	mov	x25, x8
   16d2c:	cbnz	w0, 16d04 <scols_init_debug@@SMARTCOLS_2.25+0x3130>
   16d30:	b	16d74 <scols_init_debug@@SMARTCOLS_2.25+0x31a0>
   16d34:	mov	x22, xzr
   16d38:	mov	x0, x22
   16d3c:	bl	7850 <free@plt>
   16d40:	tbnz	x20, #63, 16d48 <scols_init_debug@@SMARTCOLS_2.25+0x3174>
   16d44:	strb	wzr, [x19, x20]
   16d48:	mov	x0, x20
   16d4c:	ldp	x20, x19, [sp, #64]
   16d50:	ldp	x22, x21, [sp, #48]
   16d54:	ldp	x24, x23, [sp, #32]
   16d58:	ldp	x26, x25, [sp, #16]
   16d5c:	ldp	x29, x30, [sp], #80
   16d60:	ret
   16d64:	mov	x8, xzr
   16d68:	mov	x23, x22
   16d6c:	b	16d74 <scols_init_debug@@SMARTCOLS_2.25+0x31a0>
   16d70:	mov	x8, x25
   16d74:	mov	x0, x19
   16d78:	mov	x1, x22
   16d7c:	mov	x2, x20
   16d80:	str	wzr, [x23]
   16d84:	str	x8, [x21]
   16d88:	bl	7a90 <wcstombs@plt>
   16d8c:	mov	x20, x0
   16d90:	mov	x0, x22
   16d94:	bl	7850 <free@plt>
   16d98:	tbz	x20, #63, 16d44 <scols_init_debug@@SMARTCOLS_2.25+0x3170>
   16d9c:	b	16d48 <scols_init_debug@@SMARTCOLS_2.25+0x3174>
   16da0:	mov	w6, #0x20                  	// #32
   16da4:	b	16da8 <scols_init_debug@@SMARTCOLS_2.25+0x31d4>
   16da8:	sub	sp, sp, #0x80
   16dac:	stp	x29, x30, [sp, #32]
   16db0:	stp	x28, x27, [sp, #48]
   16db4:	stp	x26, x25, [sp, #64]
   16db8:	stp	x24, x23, [sp, #80]
   16dbc:	stp	x22, x21, [sp, #96]
   16dc0:	stp	x20, x19, [sp, #112]
   16dc4:	add	x29, sp, #0x20
   16dc8:	mov	w19, w6
   16dcc:	mov	w21, w5
   16dd0:	mov	w25, w4
   16dd4:	mov	x24, x3
   16dd8:	mov	x23, x2
   16ddc:	mov	x20, x1
   16de0:	mov	x28, x0
   16de4:	bl	7030 <strlen@plt>
   16de8:	mov	x27, x0
   16dec:	bl	7870 <__ctype_get_mb_cur_max@plt>
   16df0:	cmp	x0, #0x2
   16df4:	b.cc	16e84 <scols_init_debug@@SMARTCOLS_2.25+0x32b0>  // b.lo, b.ul, b.last
   16df8:	mov	x0, xzr
   16dfc:	mov	x1, x28
   16e00:	mov	x2, xzr
   16e04:	bl	7070 <mbstowcs@plt>
   16e08:	cmn	x0, #0x1
   16e0c:	b.eq	16e94 <scols_init_debug@@SMARTCOLS_2.25+0x32c0>  // b.none
   16e10:	stur	w21, [x29, #-8]
   16e14:	add	x21, x0, #0x1
   16e18:	mov	x26, x0
   16e1c:	lsl	x0, x21, #2
   16e20:	bl	7400 <malloc@plt>
   16e24:	cbz	x0, 16ea8 <scols_init_debug@@SMARTCOLS_2.25+0x32d4>
   16e28:	mov	x1, x28
   16e2c:	mov	x2, x21
   16e30:	mov	x22, x0
   16e34:	bl	7070 <mbstowcs@plt>
   16e38:	cbz	x0, 16ec0 <scols_init_debug@@SMARTCOLS_2.25+0x32ec>
   16e3c:	str	wzr, [x22, x26, lsl #2]
   16e40:	ldr	w0, [x22]
   16e44:	str	w19, [sp]
   16e48:	mov	x19, x20
   16e4c:	str	w25, [sp, #12]
   16e50:	str	x23, [sp, #16]
   16e54:	cbz	w0, 16ecc <scols_init_debug@@SMARTCOLS_2.25+0x32f8>
   16e58:	mov	w23, wzr
   16e5c:	add	x20, x22, #0x4
   16e60:	mov	w21, #0xfffd                	// #65533
   16e64:	b	16e70 <scols_init_debug@@SMARTCOLS_2.25+0x329c>
   16e68:	ldr	w0, [x20], #4
   16e6c:	cbz	w0, 16ed0 <scols_init_debug@@SMARTCOLS_2.25+0x32fc>
   16e70:	bl	7c20 <iswprint@plt>
   16e74:	cbnz	w0, 16e68 <scols_init_debug@@SMARTCOLS_2.25+0x3294>
   16e78:	mov	w23, #0x1                   	// #1
   16e7c:	stur	w21, [x20, #-4]
   16e80:	b	16e68 <scols_init_debug@@SMARTCOLS_2.25+0x3294>
   16e84:	mov	x26, xzr
   16e88:	mov	x22, xzr
   16e8c:	mov	x21, x27
   16e90:	b	17014 <scols_init_debug@@SMARTCOLS_2.25+0x3440>
   16e94:	mov	x26, xzr
   16e98:	tbnz	w21, #0, 16eb4 <scols_init_debug@@SMARTCOLS_2.25+0x32e0>
   16e9c:	mov	x24, #0xffffffffffffffff    	// #-1
   16ea0:	mov	x22, x26
   16ea4:	b	17188 <scols_init_debug@@SMARTCOLS_2.25+0x35b4>
   16ea8:	ldur	w8, [x29, #-8]
   16eac:	mov	x26, xzr
   16eb0:	tbz	w8, #0, 16e9c <scols_init_debug@@SMARTCOLS_2.25+0x32c8>
   16eb4:	mov	x22, x26
   16eb8:	mov	x21, x27
   16ebc:	b	17014 <scols_init_debug@@SMARTCOLS_2.25+0x3440>
   16ec0:	mov	x26, xzr
   16ec4:	mov	x21, x27
   16ec8:	b	17014 <scols_init_debug@@SMARTCOLS_2.25+0x3440>
   16ecc:	mov	w23, wzr
   16ed0:	mov	x25, x28
   16ed4:	mov	x20, xzr
   16ed8:	mov	w21, wzr
   16edc:	add	x26, x26, #0x1
   16ee0:	mov	w28, #0x7fffffff            	// #2147483647
   16ee4:	cmp	x26, x20
   16ee8:	b.eq	16f28 <scols_init_debug@@SMARTCOLS_2.25+0x3354>  // b.none
   16eec:	ldr	w0, [x22, x20, lsl #2]
   16ef0:	cbz	w0, 16f28 <scols_init_debug@@SMARTCOLS_2.25+0x3354>
   16ef4:	bl	7430 <wcwidth@plt>
   16ef8:	cmn	w0, #0x1
   16efc:	sub	w8, w28, w0
   16f00:	cset	w9, eq  // eq = none
   16f04:	cmp	w21, w8
   16f08:	cset	w8, gt
   16f0c:	orr	w8, w9, w8
   16f10:	cmp	w8, #0x0
   16f14:	csel	w9, wzr, w0, ne  // ne = any
   16f18:	add	w21, w9, w21
   16f1c:	add	x20, x20, #0x1
   16f20:	cbz	w8, 16ee4 <scols_init_debug@@SMARTCOLS_2.25+0x3310>
   16f24:	mov	w21, #0xffffffff            	// #-1
   16f28:	sxtw	x21, w21
   16f2c:	mov	x20, x19
   16f30:	mov	x28, x25
   16f34:	tbz	w23, #0, 16f50 <scols_init_debug@@SMARTCOLS_2.25+0x337c>
   16f38:	mov	x0, xzr
   16f3c:	mov	x1, x22
   16f40:	mov	x2, xzr
   16f44:	bl	7a90 <wcstombs@plt>
   16f48:	ldr	w19, [sp]
   16f4c:	b	16f64 <scols_init_debug@@SMARTCOLS_2.25+0x3390>
   16f50:	ldr	x8, [x24]
   16f54:	ldr	w19, [sp]
   16f58:	mov	x0, x27
   16f5c:	cmp	x8, x21
   16f60:	b.cs	16fd8 <scols_init_debug@@SMARTCOLS_2.25+0x3404>  // b.hs, b.nlast
   16f64:	add	x0, x0, #0x1
   16f68:	str	x0, [sp]
   16f6c:	bl	7400 <malloc@plt>
   16f70:	ldr	x23, [sp, #16]
   16f74:	ldr	w25, [sp, #12]
   16f78:	mov	x26, x0
   16f7c:	cbz	x0, 16fc8 <scols_init_debug@@SMARTCOLS_2.25+0x33f4>
   16f80:	ldr	w0, [x22]
   16f84:	cbz	w0, 16fe0 <scols_init_debug@@SMARTCOLS_2.25+0x340c>
   16f88:	ldr	x25, [x24]
   16f8c:	mov	x27, xzr
   16f90:	mov	w28, #0xfffd                	// #65533
   16f94:	mov	x23, x22
   16f98:	bl	7430 <wcwidth@plt>
   16f9c:	cmn	w0, #0x1
   16fa0:	b.ne	16fac <scols_init_debug@@SMARTCOLS_2.25+0x33d8>  // b.any
   16fa4:	mov	w0, #0x1                   	// #1
   16fa8:	str	w28, [x23]
   16fac:	add	x21, x27, w0, sxtw
   16fb0:	cmp	x21, x25
   16fb4:	b.hi	16fec <scols_init_debug@@SMARTCOLS_2.25+0x3418>  // b.pmore
   16fb8:	ldr	w0, [x23, #4]!
   16fbc:	mov	x27, x21
   16fc0:	cbnz	w0, 16f98 <scols_init_debug@@SMARTCOLS_2.25+0x33c4>
   16fc4:	b	16ff0 <scols_init_debug@@SMARTCOLS_2.25+0x341c>
   16fc8:	ldur	w8, [x29, #-8]
   16fcc:	tbnz	w8, #0, 17014 <scols_init_debug@@SMARTCOLS_2.25+0x3440>
   16fd0:	mov	x24, #0xffffffffffffffff    	// #-1
   16fd4:	b	17188 <scols_init_debug@@SMARTCOLS_2.25+0x35b4>
   16fd8:	mov	x26, xzr
   16fdc:	b	1700c <scols_init_debug@@SMARTCOLS_2.25+0x3438>
   16fe0:	mov	x21, xzr
   16fe4:	mov	x23, x22
   16fe8:	b	16ff0 <scols_init_debug@@SMARTCOLS_2.25+0x341c>
   16fec:	mov	x21, x27
   16ff0:	ldr	x2, [sp]
   16ff4:	mov	x0, x26
   16ff8:	mov	x1, x22
   16ffc:	str	wzr, [x23]
   17000:	bl	7a90 <wcstombs@plt>
   17004:	mov	x27, x0
   17008:	mov	x28, x26
   1700c:	ldr	x23, [sp, #16]
   17010:	ldr	w25, [sp, #12]
   17014:	ldr	x8, [x24]
   17018:	cmp	x21, x8
   1701c:	csel	x9, x8, x21, hi  // hi = pmore
   17020:	csel	x27, x8, x27, hi  // hi = pmore
   17024:	cmp	x8, x21
   17028:	sub	x8, x8, x9
   1702c:	csel	x8, x8, xzr, hi  // hi = pmore
   17030:	str	x9, [x24]
   17034:	add	x24, x8, x27
   17038:	cbz	x23, 17188 <scols_init_debug@@SMARTCOLS_2.25+0x35b4>
   1703c:	add	x9, x20, x23
   17040:	sub	x21, x9, #0x1
   17044:	stur	x22, [x29, #-8]
   17048:	cbz	w25, 170ec <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   1704c:	cmp	w25, #0x1
   17050:	b.eq	17078 <scols_init_debug@@SMARTCOLS_2.25+0x34a4>  // b.none
   17054:	cmp	w25, #0x2
   17058:	b.ne	171bc <scols_init_debug@@SMARTCOLS_2.25+0x35e8>  // b.any
   1705c:	mov	x22, x28
   17060:	lsr	x28, x8, #1
   17064:	and	x8, x8, #0x1
   17068:	add	x8, x28, x8
   1706c:	cmp	x21, x20
   17070:	b.hi	17088 <scols_init_debug@@SMARTCOLS_2.25+0x34b4>  // b.pmore
   17074:	b	170e0 <scols_init_debug@@SMARTCOLS_2.25+0x350c>
   17078:	mov	x22, x28
   1707c:	mov	x28, xzr
   17080:	cmp	x21, x20
   17084:	b.ls	170e0 <scols_init_debug@@SMARTCOLS_2.25+0x350c>  // b.plast
   17088:	cbz	x8, 170e0 <scols_init_debug@@SMARTCOLS_2.25+0x350c>
   1708c:	mvn	x9, x20
   17090:	add	x9, x21, x9
   17094:	str	x26, [sp, #16]
   17098:	mov	x26, x20
   1709c:	sub	x20, x8, #0x1
   170a0:	cmp	x20, x9
   170a4:	csel	x8, x9, x20, hi  // hi = pmore
   170a8:	add	x2, x8, #0x1
   170ac:	mov	x0, x26
   170b0:	mov	w1, w19
   170b4:	mov	w25, w19
   170b8:	bl	7520 <memset@plt>
   170bc:	sub	x8, x23, #0x2
   170c0:	cmp	x20, x8
   170c4:	csel	x8, x20, x8, cc  // cc = lo, ul, last
   170c8:	mov	x20, x26
   170cc:	ldr	x26, [sp, #16]
   170d0:	add	x8, x8, x20
   170d4:	mov	x19, x23
   170d8:	add	x23, x8, #0x1
   170dc:	b	17100 <scols_init_debug@@SMARTCOLS_2.25+0x352c>
   170e0:	mov	w25, w19
   170e4:	mov	x19, x23
   170e8:	b	170fc <scols_init_debug@@SMARTCOLS_2.25+0x3528>
   170ec:	mov	x22, x28
   170f0:	mov	w25, w19
   170f4:	mov	x19, x23
   170f8:	mov	x28, x8
   170fc:	mov	x23, x20
   17100:	sub	x8, x21, x23
   17104:	cmp	x27, x8
   17108:	csel	x27, x27, x8, cc  // cc = lo, ul, last
   1710c:	mov	x0, x23
   17110:	mov	x1, x22
   17114:	mov	x2, x27
   17118:	strb	wzr, [x23]
   1711c:	bl	6f90 <memcpy@plt>
   17120:	add	x0, x23, x27
   17124:	cbz	x28, 17180 <scols_init_debug@@SMARTCOLS_2.25+0x35ac>
   17128:	ldur	x22, [x29, #-8]
   1712c:	cmp	x0, x21
   17130:	b.cs	17184 <scols_init_debug@@SMARTCOLS_2.25+0x35b0>  // b.hs, b.nlast
   17134:	mvn	x8, x0
   17138:	add	x8, x21, x8
   1713c:	mov	x21, x20
   17140:	sub	x20, x28, #0x1
   17144:	cmp	x20, x8
   17148:	csel	x8, x8, x20, hi  // hi = pmore
   1714c:	add	x2, x8, #0x1
   17150:	mov	w1, w25
   17154:	bl	7520 <memset@plt>
   17158:	sub	x8, x19, x23
   1715c:	sub	x8, x8, x27
   17160:	add	x8, x8, x21
   17164:	sub	x8, x8, #0x2
   17168:	cmp	x20, x8
   1716c:	csel	x8, x8, x20, hi  // hi = pmore
   17170:	add	x8, x27, x8
   17174:	add	x8, x8, x23
   17178:	add	x0, x8, #0x1
   1717c:	b	17184 <scols_init_debug@@SMARTCOLS_2.25+0x35b0>
   17180:	ldur	x22, [x29, #-8]
   17184:	strb	wzr, [x0]
   17188:	mov	x0, x22
   1718c:	bl	7850 <free@plt>
   17190:	mov	x0, x26
   17194:	bl	7850 <free@plt>
   17198:	mov	x0, x24
   1719c:	ldp	x20, x19, [sp, #112]
   171a0:	ldp	x22, x21, [sp, #96]
   171a4:	ldp	x24, x23, [sp, #80]
   171a8:	ldp	x26, x25, [sp, #64]
   171ac:	ldp	x28, x27, [sp, #48]
   171b0:	ldp	x29, x30, [sp, #32]
   171b4:	add	sp, sp, #0x80
   171b8:	ret
   171bc:	bl	7720 <abort@plt>
   171c0:	stp	x29, x30, [sp, #-48]!
   171c4:	stp	x22, x21, [sp, #16]
   171c8:	stp	x20, x19, [sp, #32]
   171cc:	mov	x22, x1
   171d0:	mov	x19, x0
   171d4:	mov	w0, #0x1                   	// #1
   171d8:	mov	w1, #0x38                  	// #56
   171dc:	mov	x29, sp
   171e0:	mov	x21, x2
   171e4:	bl	75a0 <calloc@plt>
   171e8:	mov	x20, x0
   171ec:	cbz	x0, 17210 <scols_init_debug@@SMARTCOLS_2.25+0x363c>
   171f0:	mov	x0, x19
   171f4:	stp	x19, x22, [x20]
   171f8:	str	x21, [x20, #16]
   171fc:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   17200:	str	x0, [x20, #24]
   17204:	mov	x0, x19
   17208:	bl	7030 <strlen@plt>
   1720c:	str	x0, [x20, #32]
   17210:	mov	x0, x20
   17214:	ldp	x20, x19, [sp, #32]
   17218:	ldp	x22, x21, [sp, #16]
   1721c:	ldp	x29, x30, [sp], #48
   17220:	ret
   17224:	stp	x29, x30, [sp, #-32]!
   17228:	str	x19, [sp, #16]
   1722c:	mov	x29, sp
   17230:	cbz	x0, 1723c <scols_init_debug@@SMARTCOLS_2.25+0x3668>
   17234:	ldr	x19, [x0]
   17238:	b	17240 <scols_init_debug@@SMARTCOLS_2.25+0x366c>
   1723c:	mov	x19, xzr
   17240:	bl	7850 <free@plt>
   17244:	mov	x0, x19
   17248:	ldr	x19, [sp, #16]
   1724c:	ldp	x29, x30, [sp], #32
   17250:	ret
   17254:	sub	sp, sp, #0x40
   17258:	cmp	w1, #0x3
   1725c:	stp	x29, x30, [sp, #16]
   17260:	stp	x22, x21, [sp, #32]
   17264:	stp	x20, x19, [sp, #48]
   17268:	add	x29, sp, #0x10
   1726c:	b.hi	172fc <scols_init_debug@@SMARTCOLS_2.25+0x3728>  // b.pmore
   17270:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   17274:	mov	w8, w1
   17278:	add	x9, x9, #0x2dd
   1727c:	adr	x10, 17290 <scols_init_debug@@SMARTCOLS_2.25+0x36bc>
   17280:	ldrb	w11, [x9, x8]
   17284:	add	x10, x10, x11, lsl #2
   17288:	mov	x19, x0
   1728c:	br	x10
   17290:	ldr	x9, [x19, #40]
   17294:	cbz	x9, 17390 <scols_init_debug@@SMARTCOLS_2.25+0x37bc>
   17298:	ldr	x8, [x19]
   1729c:	str	wzr, [sp, #8]
   172a0:	cbz	x8, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   172a4:	ldrb	w10, [x8]
   172a8:	cbz	w10, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   172ac:	cmp	x9, #0x1
   172b0:	add	x22, x8, x9
   172b4:	b.lt	17398 <scols_init_debug@@SMARTCOLS_2.25+0x37c4>  // b.tstop
   172b8:	mov	x21, x8
   172bc:	bl	7870 <__ctype_get_mb_cur_max@plt>
   172c0:	mov	x2, x0
   172c4:	add	x0, sp, #0x8
   172c8:	mov	x1, x21
   172cc:	mov	x3, xzr
   172d0:	bl	6f80 <mbrtowc@plt>
   172d4:	cmn	x0, #0x3
   172d8:	csinc	x8, x0, xzr, ls  // ls = plast
   172dc:	add	x8, x21, x8
   172e0:	cmp	x8, x22
   172e4:	b.cc	172b8 <scols_init_debug@@SMARTCOLS_2.25+0x36e4>  // b.lo, b.ul, b.last
   172e8:	mov	x20, x0
   172ec:	mov	x8, x21
   172f0:	cmp	x8, x22
   172f4:	b.ne	173a4 <scols_init_debug@@SMARTCOLS_2.25+0x37d0>  // b.any
   172f8:	b	173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   172fc:	mov	w0, #0xffffffea            	// #-22
   17300:	b	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x37fc>
   17304:	ldr	x8, [x19, #48]
   17308:	ldr	x9, [x19, #24]
   1730c:	cmp	x8, x9
   17310:	b.cs	17390 <scols_init_debug@@SMARTCOLS_2.25+0x37bc>  // b.hs, b.nlast
   17314:	ldr	x8, [x19]
   17318:	cbz	x8, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   1731c:	ldr	x9, [x19, #40]
   17320:	add	x20, x8, x9
   17324:	ldrb	w8, [x20]
   17328:	cbz	w8, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   1732c:	bl	7870 <__ctype_get_mb_cur_max@plt>
   17330:	mov	x2, x0
   17334:	sub	x0, x29, #0x4
   17338:	mov	x1, x20
   1733c:	mov	x3, xzr
   17340:	bl	6f80 <mbrtowc@plt>
   17344:	ldur	w8, [x29, #-4]
   17348:	mov	x20, x0
   1734c:	mov	w0, w8
   17350:	bl	7430 <wcwidth@plt>
   17354:	cbz	x20, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   17358:	ldp	x9, x10, [x19, #40]
   1735c:	mov	w8, w0
   17360:	mov	w0, wzr
   17364:	add	x9, x9, x20
   17368:	add	x8, x10, w8, sxtw
   1736c:	b	173c4 <scols_init_debug@@SMARTCOLS_2.25+0x37f0>
   17370:	ldur	q0, [x19, #24]
   17374:	mov	w0, wzr
   17378:	ext	v0.16b, v0.16b, v0.16b, #8
   1737c:	stur	q0, [x19, #40]
   17380:	b	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x37fc>
   17384:	mov	w0, wzr
   17388:	stp	xzr, xzr, [x19, #40]
   1738c:	b	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x37fc>
   17390:	mov	w0, #0x1                   	// #1
   17394:	b	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x37fc>
   17398:	mov	x20, xzr
   1739c:	cmp	x8, x22
   173a0:	b.eq	173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>  // b.none
   173a4:	ldr	w0, [sp, #8]
   173a8:	bl	7430 <wcwidth@plt>
   173ac:	cbz	x20, 173cc <scols_init_debug@@SMARTCOLS_2.25+0x37f8>
   173b0:	ldp	x9, x10, [x19, #40]
   173b4:	mov	w8, w0
   173b8:	mov	w0, wzr
   173bc:	sub	x9, x9, x20
   173c0:	sub	x8, x10, w8, sxtw
   173c4:	stp	x9, x8, [x19, #40]
   173c8:	b	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x37fc>
   173cc:	mov	w0, wzr
   173d0:	ldp	x20, x19, [sp, #48]
   173d4:	ldp	x22, x21, [sp, #32]
   173d8:	ldp	x29, x30, [sp, #16]
   173dc:	add	sp, sp, #0x40
   173e0:	ret
   173e4:	sub	sp, sp, #0x40
   173e8:	stp	x29, x30, [sp, #16]
   173ec:	stp	x22, x21, [sp, #32]
   173f0:	stp	x20, x19, [sp, #48]
   173f4:	ldp	x8, x9, [x0, #32]
   173f8:	mov	x19, x0
   173fc:	add	x29, sp, #0x10
   17400:	cmp	x9, x8
   17404:	b.cs	17424 <scols_init_debug@@SMARTCOLS_2.25+0x3850>  // b.hs, b.nlast
   17408:	mov	x0, x19
   1740c:	bl	174c0 <scols_init_debug@@SMARTCOLS_2.25+0x38ec>
   17410:	ldp	x20, x19, [sp, #48]
   17414:	ldp	x22, x21, [sp, #32]
   17418:	ldp	x29, x30, [sp, #16]
   1741c:	add	sp, sp, #0x40
   17420:	ret
   17424:	cbz	x9, 1748c <scols_init_debug@@SMARTCOLS_2.25+0x38b8>
   17428:	ldr	x8, [x19]
   1742c:	stur	wzr, [x29, #-4]
   17430:	cbz	x8, 17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>
   17434:	ldrb	w10, [x8]
   17438:	cbz	w10, 17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>
   1743c:	cmp	x9, #0x1
   17440:	add	x22, x8, x9
   17444:	b.lt	17494 <scols_init_debug@@SMARTCOLS_2.25+0x38c0>  // b.tstop
   17448:	mov	x21, x8
   1744c:	bl	7870 <__ctype_get_mb_cur_max@plt>
   17450:	mov	x2, x0
   17454:	sub	x0, x29, #0x4
   17458:	mov	x1, x21
   1745c:	mov	x3, xzr
   17460:	bl	6f80 <mbrtowc@plt>
   17464:	cmn	x0, #0x3
   17468:	csinc	x8, x0, xzr, ls  // ls = plast
   1746c:	add	x8, x21, x8
   17470:	cmp	x8, x22
   17474:	b.cc	17448 <scols_init_debug@@SMARTCOLS_2.25+0x3874>  // b.lo, b.ul, b.last
   17478:	mov	x20, x0
   1747c:	mov	x8, x21
   17480:	cmp	x8, x22
   17484:	b.ne	174a0 <scols_init_debug@@SMARTCOLS_2.25+0x38cc>  // b.any
   17488:	b	17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>
   1748c:	mov	w0, #0x1                   	// #1
   17490:	b	17410 <scols_init_debug@@SMARTCOLS_2.25+0x383c>
   17494:	mov	x20, xzr
   17498:	cmp	x8, x22
   1749c:	b.eq	17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>  // b.none
   174a0:	ldur	w0, [x29, #-4]
   174a4:	bl	7430 <wcwidth@plt>
   174a8:	cbz	x20, 17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>
   174ac:	ldp	x8, x9, [x19, #40]
   174b0:	sub	x8, x8, x20
   174b4:	sub	x9, x9, w0, sxtw
   174b8:	stp	x8, x9, [x19, #40]
   174bc:	b	17408 <scols_init_debug@@SMARTCOLS_2.25+0x3834>
   174c0:	sub	sp, sp, #0x40
   174c4:	stp	x29, x30, [sp, #16]
   174c8:	stp	x22, x21, [sp, #32]
   174cc:	stp	x20, x19, [sp, #48]
   174d0:	ldr	x8, [x0, #24]
   174d4:	add	x29, sp, #0x10
   174d8:	cbz	x8, 1757c <scols_init_debug@@SMARTCOLS_2.25+0x39a8>
   174dc:	ldp	x9, x8, [x0, #32]
   174e0:	mov	x19, x0
   174e4:	cmp	x8, x9
   174e8:	b.cs	1757c <scols_init_debug@@SMARTCOLS_2.25+0x39a8>  // b.hs, b.nlast
   174ec:	ldr	x9, [x19]
   174f0:	add	x20, x9, x8
   174f4:	cbz	x9, 1752c <scols_init_debug@@SMARTCOLS_2.25+0x3958>
   174f8:	ldrb	w8, [x20]
   174fc:	cbz	w8, 1752c <scols_init_debug@@SMARTCOLS_2.25+0x3958>
   17500:	bl	7870 <__ctype_get_mb_cur_max@plt>
   17504:	mov	x2, x0
   17508:	sub	x0, x29, #0x4
   1750c:	mov	x1, x20
   17510:	mov	x3, xzr
   17514:	bl	6f80 <mbrtowc@plt>
   17518:	ldur	w8, [x29, #-4]
   1751c:	mov	x21, x0
   17520:	mov	w0, w8
   17524:	bl	7430 <wcwidth@plt>
   17528:	b	17530 <scols_init_debug@@SMARTCOLS_2.25+0x395c>
   1752c:	mov	x21, xzr
   17530:	mov	x0, x20
   17534:	bl	7030 <strlen@plt>
   17538:	sub	x22, x0, x21
   1753c:	add	x1, x20, x21
   17540:	mov	x0, x20
   17544:	mov	x2, x22
   17548:	bl	6fb0 <memmove@plt>
   1754c:	cmn	x21, #0x1
   17550:	strb	wzr, [x20, x22]
   17554:	b.eq	1757c <scols_init_debug@@SMARTCOLS_2.25+0x39a8>  // b.none
   17558:	ldr	x8, [x19, #32]
   1755c:	ldr	x0, [x19]
   17560:	sub	x8, x8, x21
   17564:	str	x8, [x19, #32]
   17568:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   1756c:	mov	x8, x0
   17570:	mov	w0, wzr
   17574:	str	x8, [x19, #24]
   17578:	b	17580 <scols_init_debug@@SMARTCOLS_2.25+0x39ac>
   1757c:	mov	w0, #0x1                   	// #1
   17580:	ldp	x20, x19, [sp, #48]
   17584:	ldp	x22, x21, [sp, #32]
   17588:	ldp	x29, x30, [sp, #16]
   1758c:	add	sp, sp, #0x40
   17590:	ret
   17594:	sub	sp, sp, #0x40
   17598:	stp	x29, x30, [sp, #16]
   1759c:	stp	x22, x21, [sp, #32]
   175a0:	stp	x20, x19, [sp, #48]
   175a4:	ldr	x9, [x0, #40]
   175a8:	add	x29, sp, #0x10
   175ac:	cbz	x9, 17618 <scols_init_debug@@SMARTCOLS_2.25+0x3a44>
   175b0:	ldr	x8, [x0]
   175b4:	mov	x19, x0
   175b8:	stur	wzr, [x29, #-4]
   175bc:	cbz	x8, 17648 <scols_init_debug@@SMARTCOLS_2.25+0x3a74>
   175c0:	ldrb	w10, [x8]
   175c4:	cbz	w10, 17648 <scols_init_debug@@SMARTCOLS_2.25+0x3a74>
   175c8:	cmp	x9, #0x1
   175cc:	add	x22, x8, x9
   175d0:	b.lt	17620 <scols_init_debug@@SMARTCOLS_2.25+0x3a4c>  // b.tstop
   175d4:	mov	x21, x8
   175d8:	bl	7870 <__ctype_get_mb_cur_max@plt>
   175dc:	mov	x2, x0
   175e0:	sub	x0, x29, #0x4
   175e4:	mov	x1, x21
   175e8:	mov	x3, xzr
   175ec:	bl	6f80 <mbrtowc@plt>
   175f0:	cmn	x0, #0x3
   175f4:	csinc	x8, x0, xzr, ls  // ls = plast
   175f8:	add	x8, x21, x8
   175fc:	cmp	x8, x22
   17600:	b.cc	175d4 <scols_init_debug@@SMARTCOLS_2.25+0x3a00>  // b.lo, b.ul, b.last
   17604:	mov	x20, x0
   17608:	mov	x8, x21
   1760c:	cmp	x8, x22
   17610:	b.ne	1762c <scols_init_debug@@SMARTCOLS_2.25+0x3a58>  // b.any
   17614:	b	17648 <scols_init_debug@@SMARTCOLS_2.25+0x3a74>
   17618:	mov	w0, #0x1                   	// #1
   1761c:	b	17650 <scols_init_debug@@SMARTCOLS_2.25+0x3a7c>
   17620:	mov	x20, xzr
   17624:	cmp	x8, x22
   17628:	b.eq	17648 <scols_init_debug@@SMARTCOLS_2.25+0x3a74>  // b.none
   1762c:	ldur	w0, [x29, #-4]
   17630:	bl	7430 <wcwidth@plt>
   17634:	cbz	x20, 17648 <scols_init_debug@@SMARTCOLS_2.25+0x3a74>
   17638:	ldp	x8, x9, [x19, #40]
   1763c:	sub	x8, x8, x20
   17640:	sub	x9, x9, w0, sxtw
   17644:	stp	x8, x9, [x19, #40]
   17648:	mov	x0, x19
   1764c:	bl	174c0 <scols_init_debug@@SMARTCOLS_2.25+0x38ec>
   17650:	ldp	x20, x19, [sp, #48]
   17654:	ldp	x22, x21, [sp, #32]
   17658:	ldp	x29, x30, [sp, #16]
   1765c:	add	sp, sp, #0x40
   17660:	ret
   17664:	stp	x29, x30, [sp, #-48]!
   17668:	stp	x20, x19, [sp, #32]
   1766c:	str	x21, [sp, #16]
   17670:	ldr	x21, [x0, #32]
   17674:	mov	x29, sp
   17678:	mov	x19, x0
   1767c:	mov	w20, w1
   17680:	bl	7870 <__ctype_get_mb_cur_max@plt>
   17684:	ldr	x8, [x19, #8]
   17688:	add	x9, x0, x21
   1768c:	cmp	x9, x8
   17690:	b.hi	176f8 <scols_init_debug@@SMARTCOLS_2.25+0x3b24>  // b.pmore
   17694:	ldr	x8, [x19]
   17698:	ldr	x9, [x19, #40]
   1769c:	add	x2, x29, #0x18
   176a0:	mov	w1, w20
   176a4:	add	x0, x8, x9
   176a8:	bl	1770c <scols_init_debug@@SMARTCOLS_2.25+0x3b38>
   176ac:	cmn	x0, #0x1
   176b0:	b.eq	176f8 <scols_init_debug@@SMARTCOLS_2.25+0x3b24>  // b.none
   176b4:	ldr	x8, [x29, #24]
   176b8:	ldr	x9, [x19, #48]
   176bc:	ldr	q0, [x19, #32]
   176c0:	dup	v1.2d, x0
   176c4:	ldr	x0, [x19]
   176c8:	add	x8, x9, x8
   176cc:	add	v0.2d, v0.2d, v1.2d
   176d0:	str	x8, [x19, #48]
   176d4:	str	q0, [x19, #32]
   176d8:	bl	16658 <scols_init_debug@@SMARTCOLS_2.25+0x2a84>
   176dc:	mov	x8, x0
   176e0:	mov	w0, wzr
   176e4:	str	x8, [x19, #24]
   176e8:	ldp	x20, x19, [sp, #32]
   176ec:	ldr	x21, [sp, #16]
   176f0:	ldp	x29, x30, [sp], #48
   176f4:	ret
   176f8:	mov	w0, #0x1                   	// #1
   176fc:	ldp	x20, x19, [sp, #32]
   17700:	ldr	x21, [sp, #16]
   17704:	ldp	x29, x30, [sp], #48
   17708:	ret
   1770c:	stp	x29, x30, [sp, #-64]!
   17710:	str	x23, [sp, #16]
   17714:	stp	x22, x21, [sp, #32]
   17718:	stp	x20, x19, [sp, #48]
   1771c:	mov	x29, sp
   17720:	mov	x21, x2
   17724:	mov	w23, w1
   17728:	mov	x19, x0
   1772c:	bl	7870 <__ctype_get_mb_cur_max@plt>
   17730:	add	x9, x0, #0xf
   17734:	mov	x8, sp
   17738:	and	x9, x9, #0xfffffffffffffff0
   1773c:	sub	x20, x8, x9
   17740:	mov	sp, x20
   17744:	mov	x0, x20
   17748:	mov	w1, w23
   1774c:	bl	7820 <wctomb@plt>
   17750:	cmn	w0, #0x1
   17754:	sxtw	x22, w0
   17758:	b.eq	177a0 <scols_init_debug@@SMARTCOLS_2.25+0x3bcc>  // b.none
   1775c:	mov	w0, w23
   17760:	bl	7430 <wcwidth@plt>
   17764:	sxtw	x8, w0
   17768:	mov	x0, x19
   1776c:	str	x8, [x21]
   17770:	bl	7030 <strlen@plt>
   17774:	mov	x21, x0
   17778:	add	x0, x19, x22
   1777c:	mov	x1, x19
   17780:	mov	x2, x21
   17784:	bl	6fb0 <memmove@plt>
   17788:	mov	x0, x19
   1778c:	mov	x1, x20
   17790:	mov	x2, x22
   17794:	bl	6f90 <memcpy@plt>
   17798:	add	x8, x21, x22
   1779c:	strb	wzr, [x19, x8]
   177a0:	mov	x0, x22
   177a4:	mov	sp, x29
   177a8:	ldp	x20, x19, [sp, #48]
   177ac:	ldp	x22, x21, [sp, #32]
   177b0:	ldr	x23, [sp, #16]
   177b4:	ldp	x29, x30, [sp], #64
   177b8:	ret
   177bc:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   177c0:	ldr	q0, [x8, #752]
   177c4:	str	xzr, [x0, #16]
   177c8:	str	q0, [x0]
   177cc:	ret
   177d0:	stp	x29, x30, [sp, #-64]!
   177d4:	str	x23, [sp, #16]
   177d8:	stp	x22, x21, [sp, #32]
   177dc:	stp	x20, x19, [sp, #48]
   177e0:	ldp	w8, w9, [x0, #16]
   177e4:	mov	w20, w2
   177e8:	mov	x19, x1
   177ec:	mov	x21, x0
   177f0:	adds	w10, w8, w2, lsl #3
   177f4:	mov	x29, sp
   177f8:	str	w10, [x0, #16]
   177fc:	b.cc	17808 <scols_init_debug@@SMARTCOLS_2.25+0x3c34>  // b.lo, b.ul, b.last
   17800:	add	w9, w9, #0x1
   17804:	str	w9, [x21, #20]
   17808:	add	w9, w9, w20, lsr #29
   1780c:	ubfx	x8, x8, #3, #6
   17810:	str	w9, [x21, #20]
   17814:	cbz	w8, 1785c <scols_init_debug@@SMARTCOLS_2.25+0x3c88>
   17818:	mov	w10, #0x40                  	// #64
   1781c:	add	x9, x21, x8
   17820:	sub	w22, w10, w8
   17824:	cmp	w22, w20
   17828:	add	x0, x9, #0x18
   1782c:	b.ls	17838 <scols_init_debug@@SMARTCOLS_2.25+0x3c64>  // b.plast
   17830:	mov	w2, w20
   17834:	b	178a0 <scols_init_debug@@SMARTCOLS_2.25+0x3ccc>
   17838:	mov	x1, x19
   1783c:	mov	x2, x22
   17840:	add	x23, x21, #0x18
   17844:	bl	6f90 <memcpy@plt>
   17848:	mov	x0, x21
   1784c:	mov	x1, x23
   17850:	bl	178b8 <scols_init_debug@@SMARTCOLS_2.25+0x3ce4>
   17854:	add	x19, x19, x22
   17858:	sub	w20, w20, w22
   1785c:	cmp	w20, #0x40
   17860:	add	x22, x21, #0x18
   17864:	b.cc	17898 <scols_init_debug@@SMARTCOLS_2.25+0x3cc4>  // b.lo, b.ul, b.last
   17868:	mov	w23, w20
   1786c:	ldp	q1, q0, [x19, #32]
   17870:	ldp	q3, q2, [x19], #64
   17874:	mov	x0, x21
   17878:	mov	x1, x22
   1787c:	stp	q1, q0, [x22, #32]
   17880:	stp	q3, q2, [x22]
   17884:	bl	178b8 <scols_init_debug@@SMARTCOLS_2.25+0x3ce4>
   17888:	sub	w23, w23, #0x40
   1788c:	cmp	w23, #0x3f
   17890:	b.hi	1786c <scols_init_debug@@SMARTCOLS_2.25+0x3c98>  // b.pmore
   17894:	and	w20, w20, #0x3f
   17898:	mov	w2, w20
   1789c:	mov	x0, x22
   178a0:	mov	x1, x19
   178a4:	ldp	x20, x19, [sp, #48]
   178a8:	ldp	x22, x21, [sp, #32]
   178ac:	ldr	x23, [sp, #16]
   178b0:	ldp	x29, x30, [sp], #64
   178b4:	b	6f90 <memcpy@plt>
   178b8:	str	x27, [sp, #-80]!
   178bc:	stp	x26, x25, [sp, #16]
   178c0:	stp	x24, x23, [sp, #32]
   178c4:	stp	x22, x21, [sp, #48]
   178c8:	stp	x20, x19, [sp, #64]
   178cc:	ldp	w11, w8, [x0]
   178d0:	ldp	w9, w10, [x0, #8]
   178d4:	ldp	w4, w13, [x1]
   178d8:	mov	w2, #0xa478                	// #42104
   178dc:	movk	w2, #0xd76a, lsl #16
   178e0:	bic	w25, w10, w8
   178e4:	and	w26, w9, w8
   178e8:	orr	w25, w26, w25
   178ec:	add	w26, w11, w4
   178f0:	add	w25, w26, w25
   178f4:	add	w2, w25, w2
   178f8:	ror	w2, w2, #25
   178fc:	add	w2, w2, w8
   17900:	bic	w25, w9, w2
   17904:	and	w26, w8, w2
   17908:	mov	w5, #0xb756                	// #46934
   1790c:	orr	w25, w26, w25
   17910:	add	w26, w10, w13
   17914:	movk	w5, #0xe8c7, lsl #16
   17918:	add	w25, w26, w25
   1791c:	ldp	w12, w17, [x1, #8]
   17920:	add	w5, w25, w5
   17924:	ror	w5, w5, #20
   17928:	add	w5, w5, w2
   1792c:	bic	w25, w8, w5
   17930:	and	w26, w2, w5
   17934:	mov	w6, #0x70db                	// #28891
   17938:	orr	w25, w26, w25
   1793c:	add	w26, w9, w12
   17940:	movk	w6, #0x2420, lsl #16
   17944:	add	w25, w26, w25
   17948:	add	w6, w25, w6
   1794c:	ror	w6, w6, #15
   17950:	add	w6, w6, w5
   17954:	bic	w25, w2, w6
   17958:	and	w26, w5, w6
   1795c:	mov	w19, #0xceee                	// #52974
   17960:	orr	w25, w26, w25
   17964:	add	w26, w8, w17
   17968:	movk	w19, #0xc1bd, lsl #16
   1796c:	add	w25, w26, w25
   17970:	ldp	w14, w3, [x1, #16]
   17974:	add	w19, w25, w19
   17978:	ror	w19, w19, #10
   1797c:	add	w19, w19, w6
   17980:	bic	w25, w5, w19
   17984:	and	w26, w6, w19
   17988:	mov	w20, #0xfaf                 	// #4015
   1798c:	orr	w25, w26, w25
   17990:	add	w2, w14, w2
   17994:	movk	w20, #0xf57c, lsl #16
   17998:	add	w2, w2, w25
   1799c:	add	w2, w2, w20
   179a0:	ror	w2, w2, #25
   179a4:	add	w20, w2, w19
   179a8:	bic	w2, w6, w20
   179ac:	and	w25, w19, w20
   179b0:	mov	w21, #0xc62a                	// #50730
   179b4:	orr	w2, w25, w2
   179b8:	add	w5, w3, w5
   179bc:	movk	w21, #0x4787, lsl #16
   179c0:	add	w2, w5, w2
   179c4:	ldp	w15, w7, [x1, #24]
   179c8:	add	w2, w2, w21
   179cc:	ror	w2, w2, #20
   179d0:	add	w5, w2, w20
   179d4:	bic	w2, w19, w5
   179d8:	and	w21, w20, w5
   179dc:	mov	w22, #0x4613                	// #17939
   179e0:	add	w6, w15, w6
   179e4:	orr	w2, w21, w2
   179e8:	movk	w22, #0xa830, lsl #16
   179ec:	add	w2, w6, w2
   179f0:	add	w2, w2, w22
   179f4:	ror	w2, w2, #15
   179f8:	add	w21, w2, w5
   179fc:	bic	w2, w20, w21
   17a00:	and	w6, w5, w21
   17a04:	mov	w23, #0x9501                	// #38145
   17a08:	orr	w22, w6, w2
   17a0c:	add	w19, w7, w19
   17a10:	movk	w23, #0xfd46, lsl #16
   17a14:	add	w19, w19, w22
   17a18:	ldp	w18, w16, [x1, #32]
   17a1c:	add	w19, w19, w23
   17a20:	ror	w19, w19, #10
   17a24:	add	w22, w19, w21
   17a28:	bic	w19, w5, w22
   17a2c:	and	w23, w21, w22
   17a30:	mov	w24, #0x98d8                	// #39128
   17a34:	orr	w19, w23, w19
   17a38:	add	w20, w18, w20
   17a3c:	movk	w24, #0x6980, lsl #16
   17a40:	add	w19, w20, w19
   17a44:	add	w19, w19, w24
   17a48:	ror	w19, w19, #25
   17a4c:	add	w20, w19, w22
   17a50:	bic	w19, w21, w20
   17a54:	and	w24, w22, w20
   17a58:	mov	w26, #0xf7af                	// #63407
   17a5c:	orr	w19, w24, w19
   17a60:	add	w5, w16, w5
   17a64:	movk	w26, #0x8b44, lsl #16
   17a68:	add	w5, w5, w19
   17a6c:	ldp	w6, w2, [x1, #40]
   17a70:	add	w5, w5, w26
   17a74:	ror	w5, w5, #20
   17a78:	add	w26, w5, w20
   17a7c:	bic	w5, w22, w26
   17a80:	and	w19, w20, w26
   17a84:	add	w21, w6, w21
   17a88:	orr	w5, w19, w5
   17a8c:	mov	w25, #0xffff5bb1            	// #-42063
   17a90:	add	w5, w21, w5
   17a94:	add	w5, w5, w25
   17a98:	ror	w5, w5, #15
   17a9c:	add	w21, w5, w26
   17aa0:	bic	w5, w20, w21
   17aa4:	and	w19, w26, w21
   17aa8:	mov	w23, #0xd7be                	// #55230
   17aac:	orr	w25, w19, w5
   17ab0:	add	w22, w2, w22
   17ab4:	movk	w23, #0x895c, lsl #16
   17ab8:	add	w22, w22, w25
   17abc:	ldp	w19, w5, [x1, #48]
   17ac0:	add	w22, w22, w23
   17ac4:	ror	w22, w22, #10
   17ac8:	add	w22, w22, w21
   17acc:	bic	w23, w26, w22
   17ad0:	and	w25, w21, w22
   17ad4:	mov	w24, #0x1122                	// #4386
   17ad8:	orr	w23, w25, w23
   17adc:	add	w20, w19, w20
   17ae0:	movk	w24, #0x6b90, lsl #16
   17ae4:	add	w20, w20, w23
   17ae8:	add	w20, w20, w24
   17aec:	ror	w20, w20, #25
   17af0:	add	w23, w20, w22
   17af4:	bic	w20, w21, w23
   17af8:	and	w24, w22, w23
   17afc:	mov	w25, #0x7193                	// #29075
   17b00:	add	w26, w5, w26
   17b04:	orr	w20, w24, w20
   17b08:	movk	w25, #0xfd98, lsl #16
   17b0c:	add	w20, w26, w20
   17b10:	add	w20, w20, w25
   17b14:	ror	w20, w20, #20
   17b18:	add	w24, w20, w23
   17b1c:	ldp	w20, w1, [x1, #56]
   17b20:	bic	w25, w22, w24
   17b24:	and	w26, w23, w24
   17b28:	orr	w25, w26, w25
   17b2c:	mov	w26, #0x438e                	// #17294
   17b30:	add	w21, w20, w21
   17b34:	movk	w26, #0xa679, lsl #16
   17b38:	add	w21, w21, w25
   17b3c:	add	w21, w21, w26
   17b40:	ror	w21, w21, #15
   17b44:	add	w21, w21, w24
   17b48:	bic	w25, w23, w21
   17b4c:	and	w26, w24, w21
   17b50:	orr	w25, w26, w25
   17b54:	mov	w26, #0x821                 	// #2081
   17b58:	add	w22, w1, w22
   17b5c:	movk	w26, #0x49b4, lsl #16
   17b60:	add	w22, w22, w25
   17b64:	add	w22, w22, w26
   17b68:	ror	w22, w22, #10
   17b6c:	add	w22, w22, w21
   17b70:	bic	w25, w21, w24
   17b74:	and	w26, w22, w24
   17b78:	orr	w25, w26, w25
   17b7c:	mov	w26, #0x2562                	// #9570
   17b80:	add	w23, w13, w23
   17b84:	movk	w26, #0xf61e, lsl #16
   17b88:	add	w23, w23, w25
   17b8c:	add	w23, w23, w26
   17b90:	ror	w23, w23, #27
   17b94:	add	w23, w23, w22
   17b98:	bic	w25, w22, w21
   17b9c:	and	w26, w23, w21
   17ba0:	orr	w25, w26, w25
   17ba4:	mov	w26, #0xb340                	// #45888
   17ba8:	add	w24, w15, w24
   17bac:	movk	w26, #0xc040, lsl #16
   17bb0:	add	w24, w24, w25
   17bb4:	add	w24, w24, w26
   17bb8:	ror	w24, w24, #23
   17bbc:	add	w24, w24, w23
   17bc0:	bic	w25, w23, w22
   17bc4:	and	w26, w24, w22
   17bc8:	orr	w25, w26, w25
   17bcc:	mov	w26, #0x5a51                	// #23121
   17bd0:	add	w21, w2, w21
   17bd4:	movk	w26, #0x265e, lsl #16
   17bd8:	add	w21, w21, w25
   17bdc:	add	w21, w21, w26
   17be0:	ror	w21, w21, #18
   17be4:	add	w21, w21, w24
   17be8:	bic	w25, w24, w23
   17bec:	and	w26, w21, w23
   17bf0:	orr	w25, w26, w25
   17bf4:	mov	w26, #0xc7aa                	// #51114
   17bf8:	add	w22, w4, w22
   17bfc:	movk	w26, #0xe9b6, lsl #16
   17c00:	add	w22, w22, w25
   17c04:	add	w22, w22, w26
   17c08:	ror	w22, w22, #12
   17c0c:	add	w22, w22, w21
   17c10:	bic	w25, w21, w24
   17c14:	and	w26, w22, w24
   17c18:	orr	w25, w26, w25
   17c1c:	mov	w26, #0x105d                	// #4189
   17c20:	add	w23, w3, w23
   17c24:	movk	w26, #0xd62f, lsl #16
   17c28:	add	w23, w23, w25
   17c2c:	add	w23, w23, w26
   17c30:	ror	w23, w23, #27
   17c34:	add	w23, w23, w22
   17c38:	bic	w25, w22, w21
   17c3c:	and	w26, w23, w21
   17c40:	orr	w25, w26, w25
   17c44:	mov	w26, #0x1453                	// #5203
   17c48:	add	w24, w6, w24
   17c4c:	movk	w26, #0x244, lsl #16
   17c50:	add	w24, w24, w25
   17c54:	add	w24, w24, w26
   17c58:	ror	w24, w24, #23
   17c5c:	add	w24, w24, w23
   17c60:	bic	w25, w23, w22
   17c64:	and	w26, w24, w22
   17c68:	orr	w25, w26, w25
   17c6c:	mov	w26, #0xe681                	// #59009
   17c70:	add	w21, w1, w21
   17c74:	movk	w26, #0xd8a1, lsl #16
   17c78:	add	w21, w21, w25
   17c7c:	add	w21, w21, w26
   17c80:	ror	w21, w21, #18
   17c84:	add	w21, w21, w24
   17c88:	bic	w25, w24, w23
   17c8c:	and	w26, w21, w23
   17c90:	orr	w25, w26, w25
   17c94:	mov	w26, #0xfbc8                	// #64456
   17c98:	add	w22, w14, w22
   17c9c:	movk	w26, #0xe7d3, lsl #16
   17ca0:	add	w22, w22, w25
   17ca4:	add	w22, w22, w26
   17ca8:	ror	w22, w22, #12
   17cac:	add	w22, w22, w21
   17cb0:	bic	w25, w21, w24
   17cb4:	and	w26, w22, w24
   17cb8:	orr	w25, w26, w25
   17cbc:	mov	w26, #0xcde6                	// #52710
   17cc0:	add	w23, w16, w23
   17cc4:	movk	w26, #0x21e1, lsl #16
   17cc8:	add	w23, w23, w25
   17ccc:	add	w23, w23, w26
   17cd0:	ror	w23, w23, #27
   17cd4:	add	w23, w23, w22
   17cd8:	bic	w25, w22, w21
   17cdc:	and	w26, w23, w21
   17ce0:	orr	w25, w26, w25
   17ce4:	mov	w26, #0x7d6                 	// #2006
   17ce8:	add	w24, w20, w24
   17cec:	movk	w26, #0xc337, lsl #16
   17cf0:	add	w24, w24, w25
   17cf4:	add	w24, w24, w26
   17cf8:	ror	w24, w24, #23
   17cfc:	add	w24, w24, w23
   17d00:	bic	w25, w23, w22
   17d04:	and	w26, w24, w22
   17d08:	orr	w25, w26, w25
   17d0c:	mov	w26, #0xd87                 	// #3463
   17d10:	add	w21, w17, w21
   17d14:	movk	w26, #0xf4d5, lsl #16
   17d18:	add	w21, w21, w25
   17d1c:	add	w21, w21, w26
   17d20:	ror	w21, w21, #18
   17d24:	add	w21, w21, w24
   17d28:	bic	w25, w24, w23
   17d2c:	and	w26, w21, w23
   17d30:	orr	w25, w26, w25
   17d34:	mov	w26, #0x14ed                	// #5357
   17d38:	add	w22, w18, w22
   17d3c:	movk	w26, #0x455a, lsl #16
   17d40:	add	w22, w22, w25
   17d44:	add	w22, w22, w26
   17d48:	ror	w22, w22, #12
   17d4c:	add	w22, w22, w21
   17d50:	bic	w25, w21, w24
   17d54:	and	w26, w22, w24
   17d58:	orr	w25, w26, w25
   17d5c:	mov	w26, #0xe905                	// #59653
   17d60:	add	w23, w5, w23
   17d64:	movk	w26, #0xa9e3, lsl #16
   17d68:	add	w23, w23, w25
   17d6c:	add	w23, w23, w26
   17d70:	ror	w23, w23, #27
   17d74:	add	w23, w23, w22
   17d78:	bic	w25, w22, w21
   17d7c:	and	w26, w23, w21
   17d80:	orr	w25, w26, w25
   17d84:	mov	w26, #0xa3f8                	// #41976
   17d88:	add	w24, w12, w24
   17d8c:	movk	w26, #0xfcef, lsl #16
   17d90:	add	w24, w24, w25
   17d94:	add	w24, w24, w26
   17d98:	ror	w24, w24, #23
   17d9c:	add	w24, w24, w23
   17da0:	bic	w25, w23, w22
   17da4:	and	w26, w24, w22
   17da8:	orr	w25, w26, w25
   17dac:	mov	w26, #0x2d9                 	// #729
   17db0:	add	w21, w7, w21
   17db4:	movk	w26, #0x676f, lsl #16
   17db8:	add	w21, w21, w25
   17dbc:	add	w21, w21, w26
   17dc0:	ror	w21, w21, #18
   17dc4:	add	w21, w21, w24
   17dc8:	eor	w25, w21, w24
   17dcc:	and	w26, w25, w23
   17dd0:	add	w22, w19, w22
   17dd4:	eor	w26, w26, w24
   17dd8:	add	w22, w22, w26
   17ddc:	mov	w26, #0x4c8a                	// #19594
   17de0:	movk	w26, #0x8d2a, lsl #16
   17de4:	add	w22, w22, w26
   17de8:	ror	w22, w22, #12
   17dec:	add	w22, w22, w21
   17df0:	mov	w26, #0x3942                	// #14658
   17df4:	add	w23, w3, w23
   17df8:	eor	w25, w25, w22
   17dfc:	movk	w26, #0xfffa, lsl #16
   17e00:	add	w23, w23, w25
   17e04:	add	w23, w23, w26
   17e08:	ror	w23, w23, #28
   17e0c:	eor	w26, w22, w21
   17e10:	add	w23, w23, w22
   17e14:	mov	w25, #0xf681                	// #63105
   17e18:	add	w24, w18, w24
   17e1c:	eor	w26, w26, w23
   17e20:	movk	w25, #0x8771, lsl #16
   17e24:	add	w24, w24, w26
   17e28:	add	w24, w24, w25
   17e2c:	ror	w24, w24, #21
   17e30:	eor	w25, w23, w22
   17e34:	add	w24, w24, w23
   17e38:	mov	w26, #0x6122                	// #24866
   17e3c:	add	w21, w2, w21
   17e40:	eor	w25, w25, w24
   17e44:	movk	w26, #0x6d9d, lsl #16
   17e48:	add	w21, w21, w25
   17e4c:	add	w21, w21, w26
   17e50:	ror	w21, w21, #16
   17e54:	eor	w26, w24, w23
   17e58:	add	w21, w21, w24
   17e5c:	mov	w25, #0x380c                	// #14348
   17e60:	add	w22, w20, w22
   17e64:	eor	w26, w26, w21
   17e68:	movk	w25, #0xfde5, lsl #16
   17e6c:	add	w22, w22, w26
   17e70:	add	w22, w22, w25
   17e74:	ror	w22, w22, #9
   17e78:	eor	w25, w21, w24
   17e7c:	add	w22, w22, w21
   17e80:	mov	w26, #0xea44                	// #59972
   17e84:	add	w23, w13, w23
   17e88:	eor	w25, w25, w22
   17e8c:	movk	w26, #0xa4be, lsl #16
   17e90:	add	w23, w23, w25
   17e94:	add	w23, w23, w26
   17e98:	ror	w23, w23, #28
   17e9c:	eor	w26, w22, w21
   17ea0:	add	w23, w23, w22
   17ea4:	mov	w25, #0xcfa9                	// #53161
   17ea8:	add	w24, w14, w24
   17eac:	eor	w26, w26, w23
   17eb0:	movk	w25, #0x4bde, lsl #16
   17eb4:	add	w24, w24, w26
   17eb8:	add	w24, w24, w25
   17ebc:	ror	w24, w24, #21
   17ec0:	eor	w25, w23, w22
   17ec4:	add	w24, w24, w23
   17ec8:	mov	w26, #0x4b60                	// #19296
   17ecc:	add	w21, w7, w21
   17ed0:	eor	w25, w25, w24
   17ed4:	movk	w26, #0xf6bb, lsl #16
   17ed8:	add	w21, w21, w25
   17edc:	add	w21, w21, w26
   17ee0:	ror	w21, w21, #16
   17ee4:	eor	w26, w24, w23
   17ee8:	add	w21, w21, w24
   17eec:	mov	w25, #0xbc70                	// #48240
   17ef0:	add	w22, w6, w22
   17ef4:	eor	w26, w26, w21
   17ef8:	movk	w25, #0xbebf, lsl #16
   17efc:	add	w22, w22, w26
   17f00:	add	w22, w22, w25
   17f04:	ror	w22, w22, #9
   17f08:	eor	w25, w21, w24
   17f0c:	add	w22, w22, w21
   17f10:	mov	w26, #0x7ec6                	// #32454
   17f14:	add	w23, w5, w23
   17f18:	eor	w25, w25, w22
   17f1c:	movk	w26, #0x289b, lsl #16
   17f20:	add	w23, w23, w25
   17f24:	add	w23, w23, w26
   17f28:	ror	w23, w23, #28
   17f2c:	eor	w26, w22, w21
   17f30:	add	w23, w23, w22
   17f34:	mov	w25, #0x27fa                	// #10234
   17f38:	add	w24, w4, w24
   17f3c:	eor	w26, w26, w23
   17f40:	movk	w25, #0xeaa1, lsl #16
   17f44:	add	w24, w24, w26
   17f48:	add	w24, w24, w25
   17f4c:	ror	w24, w24, #21
   17f50:	eor	w25, w23, w22
   17f54:	add	w24, w24, w23
   17f58:	mov	w26, #0x3085                	// #12421
   17f5c:	add	w21, w17, w21
   17f60:	eor	w25, w25, w24
   17f64:	movk	w26, #0xd4ef, lsl #16
   17f68:	add	w21, w21, w25
   17f6c:	add	w21, w21, w26
   17f70:	ror	w21, w21, #16
   17f74:	eor	w26, w24, w23
   17f78:	add	w21, w21, w24
   17f7c:	mov	w25, #0x1d05                	// #7429
   17f80:	add	w22, w15, w22
   17f84:	eor	w26, w26, w21
   17f88:	movk	w25, #0x488, lsl #16
   17f8c:	add	w22, w22, w26
   17f90:	add	w22, w22, w25
   17f94:	ror	w22, w22, #9
   17f98:	eor	w25, w21, w24
   17f9c:	add	w22, w22, w21
   17fa0:	mov	w26, #0xd039                	// #53305
   17fa4:	add	w23, w16, w23
   17fa8:	eor	w25, w25, w22
   17fac:	movk	w26, #0xd9d4, lsl #16
   17fb0:	add	w23, w23, w25
   17fb4:	add	w23, w23, w26
   17fb8:	ror	w23, w23, #28
   17fbc:	eor	w26, w22, w21
   17fc0:	add	w23, w23, w22
   17fc4:	mov	w25, #0x99e5                	// #39397
   17fc8:	add	w24, w19, w24
   17fcc:	eor	w26, w26, w23
   17fd0:	movk	w25, #0xe6db, lsl #16
   17fd4:	add	w24, w24, w26
   17fd8:	add	w24, w24, w25
   17fdc:	ror	w24, w24, #21
   17fe0:	eor	w25, w23, w22
   17fe4:	add	w24, w24, w23
   17fe8:	mov	w26, #0x7cf8                	// #31992
   17fec:	add	w21, w1, w21
   17ff0:	eor	w25, w25, w24
   17ff4:	movk	w26, #0x1fa2, lsl #16
   17ff8:	add	w21, w21, w25
   17ffc:	add	w21, w21, w26
   18000:	ror	w21, w21, #16
   18004:	add	w4, w4, w23
   18008:	eor	w23, w24, w23
   1800c:	add	w21, w21, w24
   18010:	mov	w25, #0x5665                	// #22117
   18014:	add	w22, w12, w22
   18018:	eor	w23, w23, w21
   1801c:	movk	w25, #0xc4ac, lsl #16
   18020:	add	w22, w22, w23
   18024:	add	w22, w22, w25
   18028:	ror	w22, w22, #9
   1802c:	add	w22, w22, w21
   18030:	add	w7, w7, w24
   18034:	orn	w24, w22, w24
   18038:	mov	w26, #0x2244                	// #8772
   1803c:	eor	w24, w24, w21
   18040:	movk	w26, #0xf429, lsl #16
   18044:	add	w4, w4, w24
   18048:	add	w4, w4, w26
   1804c:	ror	w4, w4, #26
   18050:	add	w27, w4, w22
   18054:	orn	w4, w27, w21
   18058:	mov	w23, #0xff97                	// #65431
   1805c:	eor	w4, w4, w22
   18060:	movk	w23, #0x432a, lsl #16
   18064:	add	w4, w7, w4
   18068:	add	w20, w20, w21
   1806c:	add	w21, w4, w23
   18070:	add	w23, w3, w22
   18074:	ror	w3, w21, #22
   18078:	add	w21, w3, w27
   1807c:	orn	w3, w21, w22
   18080:	mov	w25, #0x23a7                	// #9127
   18084:	eor	w3, w3, w27
   18088:	movk	w25, #0xab94, lsl #16
   1808c:	add	w20, w20, w3
   18090:	add	w20, w20, w25
   18094:	ror	w20, w20, #17
   18098:	add	w20, w20, w21
   1809c:	orn	w25, w20, w27
   180a0:	mov	w24, #0xa039                	// #41017
   180a4:	eor	w25, w25, w21
   180a8:	movk	w24, #0xfc93, lsl #16
   180ac:	add	w23, w23, w25
   180b0:	add	w23, w23, w24
   180b4:	ror	w23, w23, #11
   180b8:	add	w23, w23, w20
   180bc:	add	w17, w17, w21
   180c0:	orn	w21, w23, w21
   180c4:	mov	w26, #0x59c3                	// #22979
   180c8:	add	w19, w19, w27
   180cc:	eor	w21, w21, w20
   180d0:	movk	w26, #0x655b, lsl #16
   180d4:	add	w19, w19, w21
   180d8:	add	w19, w19, w26
   180dc:	ror	w19, w19, #26
   180e0:	add	w19, w19, w23
   180e4:	add	w6, w6, w20
   180e8:	orn	w20, w19, w20
   180ec:	mov	w7, #0xcc92                	// #52370
   180f0:	eor	w20, w20, w23
   180f4:	movk	w7, #0x8f0c, lsl #16
   180f8:	add	w17, w17, w20
   180fc:	add	w17, w17, w7
   18100:	ror	w17, w17, #22
   18104:	add	w17, w17, w19
   18108:	add	w13, w13, w23
   1810c:	orn	w23, w17, w23
   18110:	mov	w4, #0xf47d                	// #62589
   18114:	eor	w23, w23, w19
   18118:	movk	w4, #0xffef, lsl #16
   1811c:	add	w6, w6, w23
   18120:	add	w4, w6, w4
   18124:	ror	w4, w4, #17
   18128:	add	w4, w4, w17
   1812c:	orn	w6, w4, w19
   18130:	mov	w3, #0x5dd1                	// #24017
   18134:	eor	w6, w6, w17
   18138:	movk	w3, #0x8584, lsl #16
   1813c:	add	w13, w13, w6
   18140:	add	w13, w13, w3
   18144:	ror	w13, w13, #11
   18148:	add	w13, w13, w4
   1814c:	add	w1, w1, w17
   18150:	orn	w17, w13, w17
   18154:	mov	w22, #0x7e4f                	// #32335
   18158:	add	w18, w18, w19
   1815c:	eor	w17, w17, w4
   18160:	movk	w22, #0x6fa8, lsl #16
   18164:	add	w17, w18, w17
   18168:	add	w17, w17, w22
   1816c:	ror	w17, w17, #26
   18170:	add	w17, w17, w13
   18174:	orn	w18, w17, w4
   18178:	mov	w25, #0xe6e0                	// #59104
   1817c:	eor	w18, w18, w13
   18180:	movk	w25, #0xfe2c, lsl #16
   18184:	add	w18, w1, w18
   18188:	add	w18, w18, w25
   1818c:	ror	w18, w18, #22
   18190:	add	w18, w18, w17
   18194:	add	w3, w5, w13
   18198:	orn	w13, w18, w13
   1819c:	mov	w24, #0x4314                	// #17172
   181a0:	add	w15, w15, w4
   181a4:	eor	w13, w13, w17
   181a8:	movk	w24, #0xa301, lsl #16
   181ac:	add	w13, w15, w13
   181b0:	add	w13, w13, w24
   181b4:	ror	w13, w13, #17
   181b8:	add	w13, w13, w18
   181bc:	orn	w15, w13, w17
   181c0:	mov	w21, #0x11a1                	// #4513
   181c4:	eor	w15, w15, w18
   181c8:	movk	w21, #0x4e08, lsl #16
   181cc:	add	w15, w3, w15
   181d0:	add	w15, w15, w21
   181d4:	ror	w15, w15, #11
   181d8:	add	w15, w15, w13
   181dc:	add	w14, w14, w17
   181e0:	orn	w17, w15, w18
   181e4:	mov	w26, #0x7e82                	// #32386
   181e8:	eor	w17, w17, w13
   181ec:	movk	w26, #0xf753, lsl #16
   181f0:	add	w14, w14, w17
   181f4:	add	w14, w14, w26
   181f8:	ror	w14, w14, #26
   181fc:	add	w14, w14, w15
   18200:	add	w12, w12, w13
   18204:	orn	w13, w14, w13
   18208:	mov	w20, #0xf235                	// #62005
   1820c:	add	w1, w2, w18
   18210:	eor	w13, w13, w15
   18214:	movk	w20, #0xbd3a, lsl #16
   18218:	add	w13, w1, w13
   1821c:	add	w13, w13, w20
   18220:	ror	w13, w13, #22
   18224:	add	w13, w13, w14
   18228:	add	w16, w16, w15
   1822c:	orn	w15, w13, w15
   18230:	mov	w7, #0xd2bb                	// #53947
   18234:	eor	w15, w15, w14
   18238:	movk	w7, #0x2ad7, lsl #16
   1823c:	add	w12, w12, w15
   18240:	add	w12, w12, w7
   18244:	ror	w12, w12, #17
   18248:	add	w12, w12, w13
   1824c:	add	w11, w14, w11
   18250:	orn	w14, w12, w14
   18254:	mov	w23, #0xd391                	// #54161
   18258:	add	w8, w12, w8
   1825c:	add	w9, w12, w9
   18260:	eor	w12, w14, w13
   18264:	movk	w23, #0xeb86, lsl #16
   18268:	add	w12, w16, w12
   1826c:	add	w12, w12, w23
   18270:	ror	w12, w12, #11
   18274:	add	w10, w13, w10
   18278:	add	w8, w8, w12
   1827c:	stp	w11, w8, [x0]
   18280:	stp	w9, w10, [x0, #8]
   18284:	ldp	x20, x19, [sp, #64]
   18288:	ldp	x22, x21, [sp, #48]
   1828c:	ldp	x24, x23, [sp, #32]
   18290:	ldp	x26, x25, [sp, #16]
   18294:	ldr	x27, [sp], #80
   18298:	ret
   1829c:	stp	x29, x30, [sp, #-48]!
   182a0:	stp	x22, x21, [sp, #16]
   182a4:	stp	x20, x19, [sp, #32]
   182a8:	ldr	w22, [x1, #16]
   182ac:	add	x21, x1, #0x18
   182b0:	mov	x20, x0
   182b4:	mov	w8, #0x80                  	// #128
   182b8:	ubfx	x9, x22, #3, #6
   182bc:	add	x0, x21, x9
   182c0:	eor	w2, w9, #0x3f
   182c4:	mov	x19, x1
   182c8:	cmp	w2, #0x7
   182cc:	strb	w8, [x0], #1
   182d0:	mov	x29, sp
   182d4:	b.hi	18304 <scols_init_debug@@SMARTCOLS_2.25+0x4730>  // b.pmore
   182d8:	mov	w1, wzr
   182dc:	bl	7520 <memset@plt>
   182e0:	mov	x0, x19
   182e4:	mov	x1, x21
   182e8:	bl	178b8 <scols_init_debug@@SMARTCOLS_2.25+0x3ce4>
   182ec:	movi	v0.2d, #0x0
   182f0:	str	xzr, [x21, #48]
   182f4:	stp	q0, q0, [x21, #16]
   182f8:	str	q0, [x21]
   182fc:	ldr	w22, [x19, #16]
   18300:	b	18310 <scols_init_debug@@SMARTCOLS_2.25+0x473c>
   18304:	sub	w2, w2, #0x8
   18308:	mov	w1, wzr
   1830c:	bl	7520 <memset@plt>
   18310:	ldr	w8, [x19, #20]
   18314:	mov	x0, x19
   18318:	mov	x1, x21
   1831c:	stp	w22, w8, [x19, #80]
   18320:	bl	178b8 <scols_init_debug@@SMARTCOLS_2.25+0x3ce4>
   18324:	ldr	q0, [x19]
   18328:	movi	v1.2d, #0x0
   1832c:	str	q0, [x20]
   18330:	stp	q1, q1, [x19, #32]
   18334:	str	q1, [x19, #64]
   18338:	str	xzr, [x19, #80]
   1833c:	stp	q1, q1, [x19]
   18340:	ldp	x20, x19, [sp, #32]
   18344:	ldp	x22, x21, [sp, #16]
   18348:	ldp	x29, x30, [sp], #48
   1834c:	ret
   18350:	stp	x29, x30, [sp, #-16]!
   18354:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18358:	ldr	w8, [x8, #1976]
   1835c:	mov	x29, sp
   18360:	cbz	w8, 1836c <scols_init_debug@@SMARTCOLS_2.25+0x4798>
   18364:	ldp	x29, x30, [sp], #16
   18368:	ret
   1836c:	bl	18380 <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   18370:	adrp	x0, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x442c>
   18374:	add	x0, x0, #0x6d0
   18378:	ldp	x29, x30, [sp], #16
   1837c:	b	2a260 <scols_init_debug@@SMARTCOLS_2.25+0x1668c>
   18380:	sub	sp, sp, #0xe0
   18384:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18388:	add	x0, x0, #0x300
   1838c:	stp	x29, x30, [sp, #160]
   18390:	stp	x24, x23, [sp, #176]
   18394:	stp	x22, x21, [sp, #192]
   18398:	stp	x20, x19, [sp, #208]
   1839c:	add	x29, sp, #0xa0
   183a0:	bl	7cc0 <getenv@plt>
   183a4:	mov	x19, x0
   183a8:	mov	w0, #0x1                   	// #1
   183ac:	bl	7a70 <isatty@plt>
   183b0:	cbz	w0, 185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   183b4:	cbz	x19, 183f8 <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   183b8:	ldrb	w20, [x19]
   183bc:	cbz	w20, 185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   183c0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   183c4:	add	x1, x1, #0x30b
   183c8:	mov	x0, x19
   183cc:	bl	77c0 <strcmp@plt>
   183d0:	cbz	w0, 185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   183d4:	cmp	w20, #0x2f
   183d8:	b.ne	18400 <scols_init_debug@@SMARTCOLS_2.25+0x482c>  // b.any
   183dc:	mov	w1, #0x1                   	// #1
   183e0:	mov	x0, x19
   183e4:	bl	7750 <access@plt>
   183e8:	cmp	w0, #0x0
   183ec:	cset	w24, eq  // eq = none
   183f0:	cbnz	w24, 1849c <scols_init_debug@@SMARTCOLS_2.25+0x48c8>
   183f4:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   183f8:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   183fc:	add	x19, x19, #0x306
   18400:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18404:	add	x0, x0, #0x30f
   18408:	bl	7cc0 <getenv@plt>
   1840c:	cbz	x0, 185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   18410:	bl	7650 <strdup@plt>
   18414:	cbz	x0, 18624 <scols_init_debug@@SMARTCOLS_2.25+0x4a50>
   18418:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1841c:	add	x1, x1, #0x314
   18420:	mov	x20, x0
   18424:	bl	7000 <strtok@plt>
   18428:	cbz	x0, 1848c <scols_init_debug@@SMARTCOLS_2.25+0x48b8>
   1842c:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18430:	add	x21, x21, #0x314
   18434:	mov	w24, #0x1                   	// #1
   18438:	b	1844c <scols_init_debug@@SMARTCOLS_2.25+0x4878>
   1843c:	mov	x0, xzr
   18440:	mov	x1, x21
   18444:	bl	7000 <strtok@plt>
   18448:	cbz	x0, 1848c <scols_init_debug@@SMARTCOLS_2.25+0x48b8>
   1844c:	mov	w1, #0x80000               	// #524288
   18450:	bl	7460 <open@plt>
   18454:	tbnz	w0, #31, 1843c <scols_init_debug@@SMARTCOLS_2.25+0x4868>
   18458:	mov	w2, #0x1                   	// #1
   1845c:	mov	x1, x19
   18460:	mov	w3, wzr
   18464:	mov	w22, w0
   18468:	bl	7c60 <faccessat@plt>
   1846c:	mov	w23, w0
   18470:	mov	w0, w22
   18474:	bl	7690 <close@plt>
   18478:	cbnz	w23, 1843c <scols_init_debug@@SMARTCOLS_2.25+0x4868>
   1847c:	mov	x0, x20
   18480:	bl	7850 <free@plt>
   18484:	cbnz	w24, 1849c <scols_init_debug@@SMARTCOLS_2.25+0x48c8>
   18488:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   1848c:	mov	w24, wzr
   18490:	mov	x0, x20
   18494:	bl	7850 <free@plt>
   18498:	cbz	w24, 185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   1849c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   184a0:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   184a4:	add	x8, x8, #0x778
   184a8:	add	x20, x20, #0x7b0
   184ac:	str	x19, [x8, #16]
   184b0:	ldrb	w19, [x20, #792]
   184b4:	str	x8, [x20]
   184b8:	mov	w8, #0xffffffff            	// #-1
   184bc:	str	w8, [x20, #12]
   184c0:	adrp	x8, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x442c>
   184c4:	add	x8, x8, #0x8b0
   184c8:	str	x8, [x20, #800]
   184cc:	tbnz	w19, #0, 184e8 <scols_init_debug@@SMARTCOLS_2.25+0x4914>
   184d0:	add	x0, sp, #0x8
   184d4:	bl	7210 <pipe@plt>
   184d8:	tbnz	w0, #31, 185e8 <scols_init_debug@@SMARTCOLS_2.25+0x4a14>
   184dc:	ldr	w8, [sp, #12]
   184e0:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   184e4:	str	w8, [x9, #1980]
   184e8:	mov	x0, xzr
   184ec:	bl	79d0 <fflush@plt>
   184f0:	bl	72b0 <fork@plt>
   184f4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   184f8:	str	w0, [x8, #1976]
   184fc:	cbz	w0, 18634 <scols_init_debug@@SMARTCOLS_2.25+0x4a60>
   18500:	tbnz	w0, #31, 18514 <scols_init_debug@@SMARTCOLS_2.25+0x4940>
   18504:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18508:	tbnz	w19, #0, 1852c <scols_init_debug@@SMARTCOLS_2.25+0x4958>
   1850c:	ldr	w0, [sp, #8]
   18510:	b	18534 <scols_init_debug@@SMARTCOLS_2.25+0x4960>
   18514:	tbnz	w19, #0, 18614 <scols_init_debug@@SMARTCOLS_2.25+0x4a40>
   18518:	ldr	w0, [sp, #8]
   1851c:	bl	7690 <close@plt>
   18520:	ldr	w0, [sp, #12]
   18524:	bl	7690 <close@plt>
   18528:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   1852c:	ldr	w0, [x20, #1980]
   18530:	cbz	w0, 18538 <scols_init_debug@@SMARTCOLS_2.25+0x4964>
   18534:	bl	7690 <close@plt>
   18538:	ldr	w0, [x20, #1980]
   1853c:	mov	w1, #0x1                   	// #1
   18540:	bl	7bd0 <dup2@plt>
   18544:	mov	w0, #0x2                   	// #2
   18548:	bl	7a70 <isatty@plt>
   1854c:	cbz	w0, 1855c <scols_init_debug@@SMARTCOLS_2.25+0x4988>
   18550:	ldr	w0, [x20, #1980]
   18554:	mov	w1, #0x2                   	// #2
   18558:	bl	7bd0 <dup2@plt>
   1855c:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18560:	add	x20, x20, #0x7bc
   18564:	mov	x19, x20
   18568:	ldr	w0, [x19], #172
   1856c:	bl	7690 <close@plt>
   18570:	adrp	x8, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x442c>
   18574:	movi	v0.2d, #0x0
   18578:	add	x8, x8, #0x97c
   1857c:	add	x2, x20, #0x14
   18580:	add	x1, sp, #0x8
   18584:	mov	w0, #0x2                   	// #2
   18588:	stp	q0, q0, [sp, #16]
   1858c:	stp	q0, q0, [sp, #48]
   18590:	stp	q0, q0, [sp, #80]
   18594:	stp	q0, q0, [sp, #112]
   18598:	stur	q0, [sp, #144]
   1859c:	str	x8, [sp, #8]
   185a0:	bl	76a0 <sigaction@plt>
   185a4:	add	x1, sp, #0x8
   185a8:	mov	w0, #0x1                   	// #1
   185ac:	mov	x2, x19
   185b0:	bl	76a0 <sigaction@plt>
   185b4:	add	x2, x20, #0x144
   185b8:	add	x1, sp, #0x8
   185bc:	mov	w0, #0xf                   	// #15
   185c0:	bl	76a0 <sigaction@plt>
   185c4:	add	x2, x20, #0x1dc
   185c8:	add	x1, sp, #0x8
   185cc:	mov	w0, #0x3                   	// #3
   185d0:	bl	76a0 <sigaction@plt>
   185d4:	add	x2, x20, #0x274
   185d8:	add	x1, sp, #0x8
   185dc:	mov	w0, #0xd                   	// #13
   185e0:	bl	76a0 <sigaction@plt>
   185e4:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   185e8:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   185ec:	ldr	w0, [x8, #1984]
   185f0:	cmp	w0, #0x1
   185f4:	b.lt	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>  // b.tstop
   185f8:	bl	7690 <close@plt>
   185fc:	ldp	x20, x19, [sp, #208]
   18600:	ldp	x22, x21, [sp, #192]
   18604:	ldp	x24, x23, [sp, #176]
   18608:	ldp	x29, x30, [sp, #160]
   1860c:	add	sp, sp, #0xe0
   18610:	ret
   18614:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18618:	ldr	w0, [x8, #1980]
   1861c:	cbnz	w0, 185f8 <scols_init_debug@@SMARTCOLS_2.25+0x4a24>
   18620:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   18624:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18628:	add	x1, x1, #0x316
   1862c:	mov	w0, #0x1                   	// #1
   18630:	bl	7df0 <err@plt>
   18634:	tbnz	w19, #0, 18658 <scols_init_debug@@SMARTCOLS_2.25+0x4a84>
   18638:	ldr	w0, [sp, #8]
   1863c:	mov	w1, wzr
   18640:	bl	7bd0 <dup2@plt>
   18644:	ldr	w0, [sp, #8]
   18648:	bl	7690 <close@plt>
   1864c:	add	x8, sp, #0x8
   18650:	add	x8, x8, #0x4
   18654:	b	18678 <scols_init_debug@@SMARTCOLS_2.25+0x4aa4>
   18658:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1865c:	ldr	w0, [x8, #1980]
   18660:	cmp	w0, #0x1
   18664:	b.lt	18680 <scols_init_debug@@SMARTCOLS_2.25+0x4aac>  // b.tstop
   18668:	mov	w1, wzr
   1866c:	bl	7bd0 <dup2@plt>
   18670:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18674:	add	x8, x8, #0x7bc
   18678:	ldr	w0, [x8]
   1867c:	bl	7690 <close@plt>
   18680:	ldr	x8, [x20, #800]
   18684:	blr	x8
   18688:	ldr	x1, [x20]
   1868c:	ldr	x0, [x1]
   18690:	bl	77b0 <execvp@plt>
   18694:	bl	7ca0 <__errno_location@plt>
   18698:	ldr	w8, [x0]
   1869c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   186a0:	add	x1, x1, #0x365
   186a4:	mov	w2, #0x5                   	// #5
   186a8:	cmp	w8, #0x2
   186ac:	mov	w8, #0x7e                  	// #126
   186b0:	mov	x0, xzr
   186b4:	cinc	w19, w8, eq  // eq = none
   186b8:	bl	7b30 <dcgettext@plt>
   186bc:	ldr	x8, [x20]
   186c0:	mov	x1, x0
   186c4:	mov	w0, w19
   186c8:	ldr	x2, [x8]
   186cc:	bl	7df0 <err@plt>
   186d0:	sub	sp, sp, #0x30
   186d4:	stp	x20, x19, [sp, #32]
   186d8:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   186dc:	ldr	w8, [x19, #1976]
   186e0:	stp	x29, x30, [sp, #16]
   186e4:	add	x29, sp, #0x10
   186e8:	cbz	w8, 1875c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   186ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   186f0:	ldr	x8, [x8, #4032]
   186f4:	ldr	x0, [x8]
   186f8:	bl	79d0 <fflush@plt>
   186fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   18700:	ldr	x8, [x8, #4016]
   18704:	ldr	x0, [x8]
   18708:	bl	79d0 <fflush@plt>
   1870c:	mov	w0, #0x1                   	// #1
   18710:	bl	7690 <close@plt>
   18714:	mov	w0, #0x2                   	// #2
   18718:	bl	7690 <close@plt>
   1871c:	ldr	w19, [x19, #1976]
   18720:	sub	x1, x29, #0x4
   18724:	mov	w2, wzr
   18728:	mov	w0, w19
   1872c:	bl	7d60 <waitpid@plt>
   18730:	tbz	w0, #31, 1875c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   18734:	bl	7ca0 <__errno_location@plt>
   18738:	mov	x20, x0
   1873c:	ldr	w8, [x20]
   18740:	cmp	w8, #0x4
   18744:	b.ne	1876c <scols_init_debug@@SMARTCOLS_2.25+0x4b98>  // b.any
   18748:	sub	x1, x29, #0x4
   1874c:	mov	w0, w19
   18750:	mov	w2, wzr
   18754:	bl	7d60 <waitpid@plt>
   18758:	tbnz	w0, #31, 1873c <scols_init_debug@@SMARTCOLS_2.25+0x4b68>
   1875c:	ldp	x20, x19, [sp, #32]
   18760:	ldp	x29, x30, [sp, #16]
   18764:	add	sp, sp, #0x30
   18768:	ret
   1876c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18770:	add	x1, x1, #0x37a
   18774:	mov	w2, #0x5                   	// #5
   18778:	mov	x0, xzr
   1877c:	bl	7b30 <dcgettext@plt>
   18780:	ldr	w8, [x20]
   18784:	mov	x19, x0
   18788:	mov	w0, w8
   1878c:	bl	7670 <strerror@plt>
   18790:	mov	x2, x0
   18794:	mov	w0, #0x1                   	// #1
   18798:	mov	x1, x19
   1879c:	bl	7df0 <err@plt>
   187a0:	stp	x29, x30, [sp, #-32]!
   187a4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   187a8:	ldr	w8, [x8, #1976]
   187ac:	str	x19, [sp, #16]
   187b0:	mov	x29, sp
   187b4:	cbz	w8, 187c4 <scols_init_debug@@SMARTCOLS_2.25+0x4bf0>
   187b8:	ldr	x19, [sp, #16]
   187bc:	ldp	x29, x30, [sp], #32
   187c0:	ret
   187c4:	mov	w0, #0x1                   	// #1
   187c8:	bl	70c0 <dup@plt>
   187cc:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   187d0:	add	x19, x19, #0x7c8
   187d4:	str	w0, [x19, #4]
   187d8:	mov	w0, #0x2                   	// #2
   187dc:	bl	70c0 <dup@plt>
   187e0:	str	w0, [x19]
   187e4:	ldr	x19, [sp, #16]
   187e8:	ldp	x29, x30, [sp], #32
   187ec:	b	18380 <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   187f0:	stp	x29, x30, [sp, #-32]!
   187f4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   187f8:	ldr	w8, [x8, #1976]
   187fc:	str	x19, [sp, #16]
   18800:	mov	x29, sp
   18804:	cbz	w8, 188a4 <scols_init_debug@@SMARTCOLS_2.25+0x4cd0>
   18808:	bl	186d0 <scols_init_debug@@SMARTCOLS_2.25+0x4afc>
   1880c:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18810:	add	x19, x19, #0x7b0
   18814:	ldr	w0, [x19, #28]
   18818:	mov	w1, #0x1                   	// #1
   1881c:	bl	7bd0 <dup2@plt>
   18820:	ldr	w0, [x19, #24]
   18824:	mov	w1, #0x2                   	// #2
   18828:	bl	7bd0 <dup2@plt>
   1882c:	ldr	w0, [x19, #28]
   18830:	bl	7690 <close@plt>
   18834:	ldr	w0, [x19, #24]
   18838:	bl	7690 <close@plt>
   1883c:	add	x1, x19, #0x20
   18840:	mov	w0, #0x2                   	// #2
   18844:	mov	x2, xzr
   18848:	bl	76a0 <sigaction@plt>
   1884c:	add	x1, x19, #0xb8
   18850:	mov	w0, #0x1                   	// #1
   18854:	mov	x2, xzr
   18858:	bl	76a0 <sigaction@plt>
   1885c:	add	x1, x19, #0x150
   18860:	mov	w0, #0xf                   	// #15
   18864:	mov	x2, xzr
   18868:	bl	76a0 <sigaction@plt>
   1886c:	add	x1, x19, #0x1e8
   18870:	mov	w0, #0x3                   	// #3
   18874:	mov	x2, xzr
   18878:	bl	76a0 <sigaction@plt>
   1887c:	add	x1, x19, #0x280
   18880:	mov	w0, #0xd                   	// #13
   18884:	mov	x2, xzr
   18888:	bl	76a0 <sigaction@plt>
   1888c:	mov	x0, x19
   18890:	ldr	x19, [sp, #16]
   18894:	mov	w2, #0x328                 	// #808
   18898:	mov	w1, wzr
   1889c:	ldp	x29, x30, [sp], #32
   188a0:	b	7520 <memset@plt>
   188a4:	ldr	x19, [sp, #16]
   188a8:	ldp	x29, x30, [sp], #32
   188ac:	ret
   188b0:	sub	sp, sp, #0x120
   188b4:	add	x8, sp, #0x80
   188b8:	movi	v0.2d, #0x0
   188bc:	stur	q0, [x8, #72]
   188c0:	stur	q0, [x8, #56]
   188c4:	stur	q0, [x8, #88]
   188c8:	stur	q0, [x8, #104]
   188cc:	stur	q0, [x8, #24]
   188d0:	stur	q0, [x8, #8]
   188d4:	stur	q0, [x8, #40]
   188d8:	ldp	q0, q1, [sp, #192]
   188dc:	str	xzr, [sp, #248]
   188e0:	mov	w8, #0x1                   	// #1
   188e4:	str	x8, [sp, #128]
   188e8:	stp	q0, q1, [sp, #64]
   188ec:	ldp	q2, q0, [sp, #224]
   188f0:	ldr	q1, [sp, #144]
   188f4:	add	x1, sp, #0x80
   188f8:	mov	x3, sp
   188fc:	stp	q2, q0, [sp, #96]
   18900:	ldp	q0, q3, [sp, #160]
   18904:	mov	w0, #0x1                   	// #1
   18908:	mov	x2, xzr
   1890c:	mov	x4, xzr
   18910:	stp	q1, q0, [sp, #16]
   18914:	ldr	q1, [sp, #128]
   18918:	stp	x29, x30, [sp, #256]
   1891c:	str	x28, [sp, #272]
   18920:	add	x29, sp, #0x100
   18924:	str	q3, [sp, #48]
   18928:	str	q1, [sp]
   1892c:	bl	7ab0 <select@plt>
   18930:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18934:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18938:	add	x0, x0, #0x331
   1893c:	add	x1, x1, #0x336
   18940:	mov	w2, wzr
   18944:	bl	71b0 <setenv@plt>
   18948:	cbz	w0, 1896c <scols_init_debug@@SMARTCOLS_2.25+0x4d98>
   1894c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18950:	add	x1, x1, #0x33b
   18954:	mov	w2, #0x5                   	// #5
   18958:	mov	x0, xzr
   1895c:	bl	7b30 <dcgettext@plt>
   18960:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18964:	add	x1, x1, #0x331
   18968:	bl	77e0 <warn@plt>
   1896c:	ldr	x28, [sp, #272]
   18970:	ldp	x29, x30, [sp, #256]
   18974:	add	sp, sp, #0x120
   18978:	ret
   1897c:	stp	x29, x30, [sp, #-32]!
   18980:	str	x19, [sp, #16]
   18984:	mov	x29, sp
   18988:	mov	w19, w0
   1898c:	bl	186d0 <scols_init_debug@@SMARTCOLS_2.25+0x4afc>
   18990:	mov	w0, w19
   18994:	ldr	x19, [sp, #16]
   18998:	ldp	x29, x30, [sp], #32
   1899c:	b	70b0 <raise@plt>
   189a0:	stp	x29, x30, [sp, #-64]!
   189a4:	stp	x20, x19, [sp, #48]
   189a8:	mov	x29, sp
   189ac:	mov	x20, xzr
   189b0:	str	x23, [sp, #16]
   189b4:	stp	x22, x21, [sp, #32]
   189b8:	str	xzr, [x29, #24]
   189bc:	cbz	x0, 18a40 <scols_init_debug@@SMARTCOLS_2.25+0x4e6c>
   189c0:	mov	x19, x1
   189c4:	cbz	x1, 18a40 <scols_init_debug@@SMARTCOLS_2.25+0x4e6c>
   189c8:	mov	x21, x0
   189cc:	mov	w0, #0x4000                	// #16384
   189d0:	bl	7400 <malloc@plt>
   189d4:	cbz	x0, 18a60 <scols_init_debug@@SMARTCOLS_2.25+0x4e8c>
   189d8:	mov	x22, x0
   189dc:	str	x0, [x19]
   189e0:	mov	w0, #0x1                   	// #1
   189e4:	mov	w1, #0x30                  	// #48
   189e8:	bl	75a0 <calloc@plt>
   189ec:	cbz	x0, 18a74 <scols_init_debug@@SMARTCOLS_2.25+0x4ea0>
   189f0:	mov	x20, x0
   189f4:	bl	7ca0 <__errno_location@plt>
   189f8:	mov	x23, x0
   189fc:	str	wzr, [x0]
   18a00:	add	x4, x29, #0x18
   18a04:	mov	w3, #0x4000                	// #16384
   18a08:	mov	x0, x21
   18a0c:	mov	x1, x20
   18a10:	mov	x2, x22
   18a14:	bl	6fa0 <getpwnam_r@plt>
   18a18:	cbz	w0, 18a38 <scols_init_debug@@SMARTCOLS_2.25+0x4e64>
   18a1c:	str	w0, [x23]
   18a20:	mov	x0, x20
   18a24:	bl	7850 <free@plt>
   18a28:	ldr	x0, [x19]
   18a2c:	bl	7850 <free@plt>
   18a30:	mov	x20, xzr
   18a34:	b	18a40 <scols_init_debug@@SMARTCOLS_2.25+0x4e6c>
   18a38:	ldr	x8, [x29, #24]
   18a3c:	cbz	x8, 18a58 <scols_init_debug@@SMARTCOLS_2.25+0x4e84>
   18a40:	mov	x0, x20
   18a44:	ldp	x20, x19, [sp, #48]
   18a48:	ldp	x22, x21, [sp, #32]
   18a4c:	ldr	x23, [sp, #16]
   18a50:	ldp	x29, x30, [sp], #64
   18a54:	ret
   18a58:	mov	w0, #0x16                  	// #22
   18a5c:	b	18a1c <scols_init_debug@@SMARTCOLS_2.25+0x4e48>
   18a60:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18a64:	add	x1, x1, #0x38e
   18a68:	mov	w0, #0x1                   	// #1
   18a6c:	mov	w2, #0x4000                	// #16384
   18a70:	bl	7df0 <err@plt>
   18a74:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18a78:	add	x1, x1, #0x38e
   18a7c:	mov	w0, #0x1                   	// #1
   18a80:	mov	w2, #0x30                  	// #48
   18a84:	bl	7df0 <err@plt>
   18a88:	stp	x29, x30, [sp, #-64]!
   18a8c:	mov	x29, sp
   18a90:	str	x23, [sp, #16]
   18a94:	stp	x22, x21, [sp, #32]
   18a98:	stp	x20, x19, [sp, #48]
   18a9c:	str	xzr, [x29, #24]
   18aa0:	cbz	x1, 18b10 <scols_init_debug@@SMARTCOLS_2.25+0x4f3c>
   18aa4:	mov	w21, w0
   18aa8:	mov	w0, #0x4000                	// #16384
   18aac:	mov	x19, x1
   18ab0:	bl	7400 <malloc@plt>
   18ab4:	cbz	x0, 18b3c <scols_init_debug@@SMARTCOLS_2.25+0x4f68>
   18ab8:	mov	x22, x0
   18abc:	str	x0, [x19]
   18ac0:	mov	w0, #0x1                   	// #1
   18ac4:	mov	w1, #0x30                  	// #48
   18ac8:	bl	75a0 <calloc@plt>
   18acc:	cbz	x0, 18b50 <scols_init_debug@@SMARTCOLS_2.25+0x4f7c>
   18ad0:	mov	x20, x0
   18ad4:	bl	7ca0 <__errno_location@plt>
   18ad8:	mov	x23, x0
   18adc:	str	wzr, [x0]
   18ae0:	add	x4, x29, #0x18
   18ae4:	mov	w3, #0x4000                	// #16384
   18ae8:	mov	w0, w21
   18aec:	mov	x1, x20
   18af0:	mov	x2, x22
   18af4:	bl	72a0 <getpwuid_r@plt>
   18af8:	cbz	w0, 18b2c <scols_init_debug@@SMARTCOLS_2.25+0x4f58>
   18afc:	str	w0, [x23]
   18b00:	mov	x0, x20
   18b04:	bl	7850 <free@plt>
   18b08:	ldr	x0, [x19]
   18b0c:	bl	7850 <free@plt>
   18b10:	mov	x20, xzr
   18b14:	mov	x0, x20
   18b18:	ldp	x20, x19, [sp, #48]
   18b1c:	ldp	x22, x21, [sp, #32]
   18b20:	ldr	x23, [sp, #16]
   18b24:	ldp	x29, x30, [sp], #64
   18b28:	ret
   18b2c:	ldr	x8, [x29, #24]
   18b30:	cbnz	x8, 18b14 <scols_init_debug@@SMARTCOLS_2.25+0x4f40>
   18b34:	mov	w0, #0x16                  	// #22
   18b38:	b	18afc <scols_init_debug@@SMARTCOLS_2.25+0x4f28>
   18b3c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18b40:	add	x1, x1, #0x38e
   18b44:	mov	w0, #0x1                   	// #1
   18b48:	mov	w2, #0x4000                	// #16384
   18b4c:	bl	7df0 <err@plt>
   18b50:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18b54:	add	x1, x1, #0x38e
   18b58:	mov	w0, #0x1                   	// #1
   18b5c:	mov	w2, #0x30                  	// #48
   18b60:	bl	7df0 <err@plt>
   18b64:	stp	x29, x30, [sp, #-32]!
   18b68:	str	x19, [sp, #16]
   18b6c:	mov	x29, sp
   18b70:	bl	7d90 <getlogin@plt>
   18b74:	cbz	x0, 18b8c <scols_init_debug@@SMARTCOLS_2.25+0x4fb8>
   18b78:	bl	7650 <strdup@plt>
   18b7c:	cbz	x0, 18bd0 <scols_init_debug@@SMARTCOLS_2.25+0x4ffc>
   18b80:	ldr	x19, [sp, #16]
   18b84:	ldp	x29, x30, [sp], #32
   18b88:	ret
   18b8c:	bl	7ca0 <__errno_location@plt>
   18b90:	mov	x19, x0
   18b94:	str	wzr, [x0]
   18b98:	bl	7200 <getuid@plt>
   18b9c:	ldr	w8, [x19]
   18ba0:	cbz	w8, 18bb4 <scols_init_debug@@SMARTCOLS_2.25+0x4fe0>
   18ba4:	mov	x0, xzr
   18ba8:	ldr	x19, [sp, #16]
   18bac:	ldp	x29, x30, [sp], #32
   18bb0:	ret
   18bb4:	bl	77d0 <getpwuid@plt>
   18bb8:	cbz	x0, 18b80 <scols_init_debug@@SMARTCOLS_2.25+0x4fac>
   18bbc:	ldr	x0, [x0]
   18bc0:	cbz	x0, 18b80 <scols_init_debug@@SMARTCOLS_2.25+0x4fac>
   18bc4:	ldrb	w8, [x0]
   18bc8:	cbnz	w8, 18b78 <scols_init_debug@@SMARTCOLS_2.25+0x4fa4>
   18bcc:	b	18ba4 <scols_init_debug@@SMARTCOLS_2.25+0x4fd0>
   18bd0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18bd4:	add	x1, x1, #0x316
   18bd8:	mov	w0, #0x1                   	// #1
   18bdc:	bl	7df0 <err@plt>
   18be0:	stp	x29, x30, [sp, #-32]!
   18be4:	stp	x20, x19, [sp, #16]
   18be8:	mov	x29, sp
   18bec:	mov	w19, w1
   18bf0:	mov	w20, w0
   18bf4:	bl	7570 <random@plt>
   18bf8:	sub	w8, w19, w20
   18bfc:	add	w8, w8, #0x1
   18c00:	sxtw	x9, w8
   18c04:	sdiv	x9, x0, x9
   18c08:	msub	w8, w9, w8, w0
   18c0c:	add	w0, w8, w20
   18c10:	ldp	x20, x19, [sp, #16]
   18c14:	ldp	x29, x30, [sp], #32
   18c18:	ret
   18c1c:	stp	x29, x30, [sp, #-32]!
   18c20:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18c24:	add	x0, x0, #0x3c0
   18c28:	mov	w1, #0x80000               	// #524288
   18c2c:	str	x19, [sp, #16]
   18c30:	mov	x29, sp
   18c34:	bl	7460 <open@plt>
   18c38:	mov	w19, w0
   18c3c:	cmn	w0, #0x1
   18c40:	b.eq	18c4c <scols_init_debug@@SMARTCOLS_2.25+0x5078>  // b.none
   18c44:	tbz	w19, #31, 18c68 <scols_init_debug@@SMARTCOLS_2.25+0x5094>
   18c48:	b	18c88 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   18c4c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18c50:	mov	w1, #0x800                 	// #2048
   18c54:	add	x0, x0, #0x3cd
   18c58:	movk	w1, #0x8, lsl #16
   18c5c:	bl	7460 <open@plt>
   18c60:	mov	w19, w0
   18c64:	tbnz	w19, #31, 18c88 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   18c68:	mov	w1, #0x1                   	// #1
   18c6c:	mov	w0, w19
   18c70:	bl	79b0 <fcntl@plt>
   18c74:	tbnz	w0, #31, 18c88 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   18c78:	orr	w2, w0, #0x1
   18c7c:	mov	w1, #0x2                   	// #2
   18c80:	mov	w0, w19
   18c84:	bl	79b0 <fcntl@plt>
   18c88:	bl	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x50c8>
   18c8c:	mov	w0, w19
   18c90:	ldr	x19, [sp, #16]
   18c94:	ldp	x29, x30, [sp], #32
   18c98:	ret
   18c9c:	sub	sp, sp, #0x40
   18ca0:	mov	x0, sp
   18ca4:	mov	x1, xzr
   18ca8:	stp	x29, x30, [sp, #16]
   18cac:	str	x21, [sp, #32]
   18cb0:	stp	x20, x19, [sp, #48]
   18cb4:	add	x29, sp, #0x10
   18cb8:	bl	7540 <gettimeofday@plt>
   18cbc:	bl	7390 <getpid@plt>
   18cc0:	mov	w19, w0
   18cc4:	bl	7200 <getuid@plt>
   18cc8:	ldp	x20, x21, [sp]
   18ccc:	eor	w8, w0, w19, lsl #16
   18cd0:	eor	x19, x21, x20
   18cd4:	eor	w0, w8, w19
   18cd8:	bl	7b40 <srandom@plt>
   18cdc:	bl	7390 <getpid@plt>
   18ce0:	eor	w8, w20, w0
   18ce4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18ce8:	ldr	x1, [x0, #1888]
   18cec:	add	x0, x0, #0x760
   18cf0:	blr	x1
   18cf4:	mrs	x9, tpidr_el0
   18cf8:	add	x20, x9, x0
   18cfc:	strh	w8, [x20]
   18d00:	bl	74a0 <getppid@plt>
   18d04:	eor	w8, w21, w0
   18d08:	lsr	x9, x19, #16
   18d0c:	mov	x0, sp
   18d10:	mov	x1, xzr
   18d14:	strh	w8, [x20, #2]
   18d18:	strh	w9, [x20, #4]
   18d1c:	bl	7540 <gettimeofday@plt>
   18d20:	ldr	w8, [sp]
   18d24:	ldr	w9, [sp, #8]
   18d28:	eor	w8, w9, w8
   18d2c:	ands	w8, w8, #0x1f
   18d30:	b.eq	18d48 <scols_init_debug@@SMARTCOLS_2.25+0x5174>  // b.none
   18d34:	add	w19, w8, #0x1
   18d38:	bl	7570 <random@plt>
   18d3c:	sub	w19, w19, #0x1
   18d40:	cmp	w19, #0x1
   18d44:	b.gt	18d38 <scols_init_debug@@SMARTCOLS_2.25+0x5164>
   18d48:	ldp	x20, x19, [sp, #48]
   18d4c:	ldr	x21, [sp, #32]
   18d50:	ldp	x29, x30, [sp, #16]
   18d54:	add	sp, sp, #0x40
   18d58:	ret
   18d5c:	sub	sp, sp, #0x60
   18d60:	stp	x29, x30, [sp, #32]
   18d64:	stp	x24, x23, [sp, #48]
   18d68:	stp	x22, x21, [sp, #64]
   18d6c:	stp	x20, x19, [sp, #80]
   18d70:	add	x29, sp, #0x20
   18d74:	mov	x19, x1
   18d78:	mov	x20, x0
   18d7c:	bl	7ca0 <__errno_location@plt>
   18d80:	mov	x23, x0
   18d84:	cbz	x19, 18e10 <scols_init_debug@@SMARTCOLS_2.25+0x523c>
   18d88:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18d8c:	ldr	q0, [x8, #944]
   18d90:	mov	w24, wzr
   18d94:	mov	x21, x20
   18d98:	mov	x22, x19
   18d9c:	str	q0, [sp]
   18da0:	b	18db8 <scols_init_debug@@SMARTCOLS_2.25+0x51e4>
   18da4:	sxtw	x8, w0
   18da8:	mov	w24, wzr
   18dac:	sub	x22, x22, x8
   18db0:	add	x21, x21, x8
   18db4:	cbz	x22, 18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5244>
   18db8:	mov	w2, #0x1                   	// #1
   18dbc:	mov	x0, x21
   18dc0:	mov	x1, x22
   18dc4:	str	wzr, [x23]
   18dc8:	bl	7c10 <getrandom@plt>
   18dcc:	cmp	w0, #0x1
   18dd0:	b.ge	18da4 <scols_init_debug@@SMARTCOLS_2.25+0x51d0>  // b.tcont
   18dd4:	ldr	w8, [x23]
   18dd8:	cmp	w8, #0x26
   18ddc:	b.eq	18e24 <scols_init_debug@@SMARTCOLS_2.25+0x5250>  // b.none
   18de0:	cmp	w24, #0x7
   18de4:	b.gt	18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5244>
   18de8:	cmp	w8, #0xb
   18dec:	b.ne	18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5244>  // b.any
   18df0:	ldr	q0, [sp]
   18df4:	add	x0, sp, #0x10
   18df8:	mov	x1, xzr
   18dfc:	str	q0, [sp, #16]
   18e00:	bl	78c0 <nanosleep@plt>
   18e04:	add	w24, w24, #0x1
   18e08:	cbnz	x22, 18db8 <scols_init_debug@@SMARTCOLS_2.25+0x51e4>
   18e0c:	b	18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5244>
   18e10:	mov	x22, xzr
   18e14:	mov	x21, x20
   18e18:	ldr	w8, [x23]
   18e1c:	cmp	w8, #0x26
   18e20:	b.ne	18ed4 <scols_init_debug@@SMARTCOLS_2.25+0x5300>  // b.any
   18e24:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18e28:	add	x0, x0, #0x3c0
   18e2c:	mov	w1, #0x80000               	// #524288
   18e30:	bl	7460 <open@plt>
   18e34:	mov	w23, w0
   18e38:	cmn	w0, #0x1
   18e3c:	b.eq	18f84 <scols_init_debug@@SMARTCOLS_2.25+0x53b0>  // b.none
   18e40:	tbnz	w23, #31, 18fa0 <scols_init_debug@@SMARTCOLS_2.25+0x53cc>
   18e44:	mov	w1, #0x1                   	// #1
   18e48:	mov	w0, w23
   18e4c:	bl	79b0 <fcntl@plt>
   18e50:	tbnz	w0, #31, 18e64 <scols_init_debug@@SMARTCOLS_2.25+0x5290>
   18e54:	orr	w2, w0, #0x1
   18e58:	mov	w1, #0x2                   	// #2
   18e5c:	mov	w0, w23
   18e60:	bl	79b0 <fcntl@plt>
   18e64:	bl	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x50c8>
   18e68:	cbz	x22, 18ecc <scols_init_debug@@SMARTCOLS_2.25+0x52f8>
   18e6c:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18e70:	ldr	q0, [x8, #944]
   18e74:	mov	w24, wzr
   18e78:	str	q0, [sp]
   18e7c:	b	18e90 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>
   18e80:	mov	w24, wzr
   18e84:	sub	x22, x22, x0
   18e88:	add	x21, x21, x0
   18e8c:	cbz	x22, 18ecc <scols_init_debug@@SMARTCOLS_2.25+0x52f8>
   18e90:	mov	w0, w23
   18e94:	mov	x1, x21
   18e98:	mov	x2, x22
   18e9c:	bl	7a50 <read@plt>
   18ea0:	cmp	x0, #0x0
   18ea4:	b.gt	18e80 <scols_init_debug@@SMARTCOLS_2.25+0x52ac>
   18ea8:	cmp	w24, #0x8
   18eac:	b.gt	18ecc <scols_init_debug@@SMARTCOLS_2.25+0x52f8>
   18eb0:	ldr	q0, [sp]
   18eb4:	add	x0, sp, #0x10
   18eb8:	mov	x1, xzr
   18ebc:	add	w24, w24, #0x1
   18ec0:	str	q0, [sp, #16]
   18ec4:	bl	78c0 <nanosleep@plt>
   18ec8:	cbnz	x22, 18e90 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>
   18ecc:	mov	w0, w23
   18ed0:	bl	7690 <close@plt>
   18ed4:	bl	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x50c8>
   18ed8:	cbz	x19, 18efc <scols_init_debug@@SMARTCOLS_2.25+0x5328>
   18edc:	mov	x21, x19
   18ee0:	mov	x22, x20
   18ee4:	bl	7570 <random@plt>
   18ee8:	ldrb	w8, [x22]
   18eec:	subs	x21, x21, #0x1
   18ef0:	eor	w8, w8, w0, lsr #7
   18ef4:	strb	w8, [x22], #1
   18ef8:	b.ne	18ee4 <scols_init_debug@@SMARTCOLS_2.25+0x5310>  // b.any
   18efc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18f00:	ldr	x1, [x0, #1888]
   18f04:	add	x0, x0, #0x760
   18f08:	blr	x1
   18f0c:	mrs	x21, tpidr_el0
   18f10:	add	x22, x21, x0
   18f14:	ldr	w8, [x22]
   18f18:	ldrh	w23, [x22, #4]
   18f1c:	mov	w0, #0xb2                  	// #178
   18f20:	str	w8, [sp, #16]
   18f24:	strh	w23, [sp, #20]
   18f28:	bl	7d50 <syscall@plt>
   18f2c:	eor	w8, w23, w0
   18f30:	strh	w8, [x22, #4]
   18f34:	cbz	x19, 18f54 <scols_init_debug@@SMARTCOLS_2.25+0x5380>
   18f38:	add	x0, sp, #0x10
   18f3c:	bl	7a80 <jrand48@plt>
   18f40:	ldrb	w8, [x20]
   18f44:	subs	x19, x19, #0x1
   18f48:	eor	w8, w8, w0, lsr #7
   18f4c:	strb	w8, [x20], #1
   18f50:	b.ne	18f38 <scols_init_debug@@SMARTCOLS_2.25+0x5364>  // b.any
   18f54:	ldr	w8, [sp, #16]
   18f58:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   18f5c:	ldr	x1, [x0, #1888]
   18f60:	add	x0, x0, #0x760
   18f64:	blr	x1
   18f68:	str	w8, [x21, x0]
   18f6c:	ldp	x20, x19, [sp, #80]
   18f70:	ldp	x22, x21, [sp, #64]
   18f74:	ldp	x24, x23, [sp, #48]
   18f78:	ldp	x29, x30, [sp, #32]
   18f7c:	add	sp, sp, #0x60
   18f80:	ret
   18f84:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18f88:	mov	w1, #0x800                 	// #2048
   18f8c:	add	x0, x0, #0x3cd
   18f90:	movk	w1, #0x8, lsl #16
   18f94:	bl	7460 <open@plt>
   18f98:	mov	w23, w0
   18f9c:	tbz	w23, #31, 18e44 <scols_init_debug@@SMARTCOLS_2.25+0x5270>
   18fa0:	bl	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x50c8>
   18fa4:	bl	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x50c8>
   18fa8:	cbnz	x19, 18edc <scols_init_debug@@SMARTCOLS_2.25+0x5308>
   18fac:	b	18efc <scols_init_debug@@SMARTCOLS_2.25+0x5328>
   18fb0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   18fb4:	add	x1, x1, #0x3d9
   18fb8:	mov	w2, #0x5                   	// #5
   18fbc:	mov	x0, xzr
   18fc0:	b	7b30 <dcgettext@plt>
   18fc4:	stp	x29, x30, [sp, #-80]!
   18fc8:	stp	x26, x25, [sp, #16]
   18fcc:	stp	x24, x23, [sp, #32]
   18fd0:	stp	x22, x21, [sp, #48]
   18fd4:	stp	x20, x19, [sp, #64]
   18fd8:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   18fdc:	ldr	x22, [x22, #4048]
   18fe0:	mov	x19, x1
   18fe4:	mov	w20, w0
   18fe8:	mov	x8, xzr
   18fec:	ldr	x21, [x22]
   18ff0:	mov	x29, sp
   18ff4:	ldr	x9, [x21, x8]
   18ff8:	add	x8, x8, #0x8
   18ffc:	cbnz	x9, 18ff4 <scols_init_debug@@SMARTCOLS_2.25+0x5420>
   19000:	and	x0, x8, #0x7fffffff8
   19004:	bl	7400 <malloc@plt>
   19008:	str	x0, [x22]
   1900c:	cbz	x0, 190a0 <scols_init_debug@@SMARTCOLS_2.25+0x54cc>
   19010:	mov	x8, x0
   19014:	ldr	x0, [x21]
   19018:	cbz	x0, 19064 <scols_init_debug@@SMARTCOLS_2.25+0x5490>
   1901c:	mov	x25, xzr
   19020:	add	x24, x21, #0x8
   19024:	mov	x23, #0xffffffff00000000    	// #-4294967296
   19028:	mov	x26, #0x100000000           	// #4294967296
   1902c:	bl	7650 <strdup@plt>
   19030:	ldr	x8, [x22]
   19034:	str	x0, [x8, x25, lsl #3]
   19038:	cbz	x0, 190a0 <scols_init_debug@@SMARTCOLS_2.25+0x54cc>
   1903c:	ldr	x0, [x24, x25, lsl #3]
   19040:	add	x8, x25, #0x1
   19044:	add	x23, x23, x26
   19048:	mov	x25, x8
   1904c:	cbnz	x0, 1902c <scols_init_debug@@SMARTCOLS_2.25+0x5458>
   19050:	ldr	x9, [x22]
   19054:	str	xzr, [x9, w8, uxtw #3]
   19058:	cbz	w8, 19068 <scols_init_debug@@SMARTCOLS_2.25+0x5494>
   1905c:	add	x8, x21, x23, asr #29
   19060:	b	19070 <scols_init_debug@@SMARTCOLS_2.25+0x549c>
   19064:	str	xzr, [x8]
   19068:	sub	w8, w20, #0x1
   1906c:	add	x8, x19, w8, sxtw #3
   19070:	ldr	x20, [x8]
   19074:	mov	x0, x20
   19078:	bl	7030 <strlen@plt>
   1907c:	ldr	x8, [x19]
   19080:	add	x9, x20, x0
   19084:	sub	x8, x9, x8
   19088:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1908c:	cmp	x8, #0x2
   19090:	str	x8, [x9, #2776]
   19094:	b.cc	190a0 <scols_init_debug@@SMARTCOLS_2.25+0x54cc>  // b.lo, b.ul, b.last
   19098:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1909c:	str	x19, [x8, #2784]
   190a0:	ldp	x20, x19, [sp, #64]
   190a4:	ldp	x22, x21, [sp, #48]
   190a8:	ldp	x24, x23, [sp, #32]
   190ac:	ldp	x26, x25, [sp, #16]
   190b0:	ldp	x29, x30, [sp], #80
   190b4:	ret
   190b8:	stp	x29, x30, [sp, #-64]!
   190bc:	str	x28, [sp, #16]
   190c0:	stp	x22, x21, [sp, #32]
   190c4:	stp	x20, x19, [sp, #48]
   190c8:	mov	x29, sp
   190cc:	sub	sp, sp, #0x800
   190d0:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   190d4:	ldr	x8, [x22, #2784]
   190d8:	cbz	x8, 19164 <scols_init_debug@@SMARTCOLS_2.25+0x5590>
   190dc:	mov	x19, x1
   190e0:	mov	x20, x0
   190e4:	bl	7030 <strlen@plt>
   190e8:	mov	x21, x0
   190ec:	mov	x0, x19
   190f0:	bl	7030 <strlen@plt>
   190f4:	add	x8, x21, x0
   190f8:	add	x8, x8, #0x5
   190fc:	cmp	x8, #0x800
   19100:	b.hi	19164 <scols_init_debug@@SMARTCOLS_2.25+0x5590>  // b.pmore
   19104:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19108:	add	x1, x1, #0x3ee
   1910c:	mov	x0, sp
   19110:	mov	x2, x20
   19114:	mov	x3, x19
   19118:	mov	x21, sp
   1911c:	bl	71f0 <sprintf@plt>
   19120:	mov	x0, sp
   19124:	bl	7030 <strlen@plt>
   19128:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1912c:	ldr	x2, [x8, #2776]
   19130:	sub	x8, x2, #0x2
   19134:	cmp	x0, x8
   19138:	b.ls	19140 <scols_init_debug@@SMARTCOLS_2.25+0x556c>  // b.plast
   1913c:	strb	wzr, [x21, x8]
   19140:	ldr	x19, [x22, #2784]
   19144:	mov	w1, wzr
   19148:	ldr	x0, [x19]
   1914c:	bl	7520 <memset@plt>
   19150:	ldr	x0, [x19]
   19154:	mov	x1, sp
   19158:	bl	79e0 <strcpy@plt>
   1915c:	ldr	x8, [x22, #2784]
   19160:	str	xzr, [x8, #8]
   19164:	add	sp, sp, #0x800
   19168:	ldp	x20, x19, [sp, #48]
   1916c:	ldp	x22, x21, [sp, #32]
   19170:	ldr	x28, [sp, #16]
   19174:	ldp	x29, x30, [sp], #64
   19178:	ret
   1917c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19180:	str	w0, [x8, #1944]
   19184:	ret
   19188:	sub	sp, sp, #0x70
   1918c:	stp	x29, x30, [sp, #16]
   19190:	stp	x28, x27, [sp, #32]
   19194:	stp	x26, x25, [sp, #48]
   19198:	stp	x24, x23, [sp, #64]
   1919c:	stp	x22, x21, [sp, #80]
   191a0:	stp	x20, x19, [sp, #96]
   191a4:	add	x29, sp, #0x10
   191a8:	str	xzr, [x1]
   191ac:	cbz	x0, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   191b0:	ldrb	w22, [x0]
   191b4:	mov	x20, x0
   191b8:	cbz	x22, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   191bc:	mov	x21, x2
   191c0:	mov	x19, x1
   191c4:	bl	77f0 <__ctype_b_loc@plt>
   191c8:	ldr	x8, [x0]
   191cc:	mov	x23, x0
   191d0:	ldrh	w9, [x8, x22, lsl #1]
   191d4:	tbz	w9, #13, 191e8 <scols_init_debug@@SMARTCOLS_2.25+0x5614>
   191d8:	add	x9, x20, #0x1
   191dc:	ldrb	w22, [x9], #1
   191e0:	ldrh	w10, [x8, x22, lsl #1]
   191e4:	tbnz	w10, #13, 191dc <scols_init_debug@@SMARTCOLS_2.25+0x5608>
   191e8:	cmp	w22, #0x2d
   191ec:	b.ne	19224 <scols_init_debug@@SMARTCOLS_2.25+0x5650>  // b.any
   191f0:	mov	w22, #0xffffffea            	// #-22
   191f4:	neg	w19, w22
   191f8:	bl	7ca0 <__errno_location@plt>
   191fc:	str	w19, [x0]
   19200:	mov	w0, w22
   19204:	ldp	x20, x19, [sp, #96]
   19208:	ldp	x22, x21, [sp, #80]
   1920c:	ldp	x24, x23, [sp, #64]
   19210:	ldp	x26, x25, [sp, #48]
   19214:	ldp	x28, x27, [sp, #32]
   19218:	ldp	x29, x30, [sp, #16]
   1921c:	add	sp, sp, #0x70
   19220:	ret
   19224:	bl	7ca0 <__errno_location@plt>
   19228:	mov	x24, x0
   1922c:	str	wzr, [x0]
   19230:	add	x1, sp, #0x8
   19234:	mov	x0, x20
   19238:	mov	w2, wzr
   1923c:	mov	w3, wzr
   19240:	str	xzr, [sp, #8]
   19244:	bl	7580 <__strtoul_internal@plt>
   19248:	ldr	x25, [sp, #8]
   1924c:	ldr	w8, [x24]
   19250:	cmp	x25, x20
   19254:	b.eq	193d4 <scols_init_debug@@SMARTCOLS_2.25+0x5800>  // b.none
   19258:	add	x9, x0, #0x1
   1925c:	mov	x20, x0
   19260:	cmp	x9, #0x1
   19264:	b.hi	1926c <scols_init_debug@@SMARTCOLS_2.25+0x5698>  // b.pmore
   19268:	cbnz	w8, 193d8 <scols_init_debug@@SMARTCOLS_2.25+0x5804>
   1926c:	cbz	x25, 193e4 <scols_init_debug@@SMARTCOLS_2.25+0x5810>
   19270:	ldrb	w8, [x25]
   19274:	cbz	w8, 193e4 <scols_init_debug@@SMARTCOLS_2.25+0x5810>
   19278:	mov	w27, wzr
   1927c:	mov	x28, xzr
   19280:	b	19290 <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   19284:	mov	x28, xzr
   19288:	str	x22, [sp, #8]
   1928c:	mov	x25, x22
   19290:	ldrb	w8, [x25, #1]
   19294:	cmp	w8, #0x61
   19298:	b.le	192c8 <scols_init_debug@@SMARTCOLS_2.25+0x56f4>
   1929c:	cmp	w8, #0x62
   192a0:	b.eq	192d0 <scols_init_debug@@SMARTCOLS_2.25+0x56fc>  // b.none
   192a4:	cmp	w8, #0x69
   192a8:	b.ne	192e0 <scols_init_debug@@SMARTCOLS_2.25+0x570c>  // b.any
   192ac:	ldrb	w8, [x25, #2]
   192b0:	orr	w8, w8, #0x20
   192b4:	cmp	w8, #0x62
   192b8:	b.ne	192e0 <scols_init_debug@@SMARTCOLS_2.25+0x570c>  // b.any
   192bc:	ldrb	w8, [x25, #3]
   192c0:	cbnz	w8, 192e0 <scols_init_debug@@SMARTCOLS_2.25+0x570c>
   192c4:	b	193f4 <scols_init_debug@@SMARTCOLS_2.25+0x5820>
   192c8:	cmp	w8, #0x42
   192cc:	b.ne	192dc <scols_init_debug@@SMARTCOLS_2.25+0x5708>  // b.any
   192d0:	ldrb	w8, [x25, #2]
   192d4:	cbnz	w8, 192e0 <scols_init_debug@@SMARTCOLS_2.25+0x570c>
   192d8:	b	193fc <scols_init_debug@@SMARTCOLS_2.25+0x5828>
   192dc:	cbz	w8, 193f4 <scols_init_debug@@SMARTCOLS_2.25+0x5820>
   192e0:	bl	7310 <localeconv@plt>
   192e4:	cbz	x0, 19304 <scols_init_debug@@SMARTCOLS_2.25+0x5730>
   192e8:	ldr	x22, [x0]
   192ec:	cbz	x22, 19310 <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   192f0:	mov	x0, x22
   192f4:	bl	7030 <strlen@plt>
   192f8:	mov	x26, x0
   192fc:	mov	w8, #0x1                   	// #1
   19300:	b	19318 <scols_init_debug@@SMARTCOLS_2.25+0x5744>
   19304:	mov	w8, wzr
   19308:	mov	x22, xzr
   1930c:	b	19314 <scols_init_debug@@SMARTCOLS_2.25+0x5740>
   19310:	mov	w8, wzr
   19314:	mov	x26, xzr
   19318:	cbnz	x28, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   1931c:	ldrb	w9, [x25]
   19320:	eor	w8, w8, #0x1
   19324:	cmp	w9, #0x0
   19328:	cset	w9, eq  // eq = none
   1932c:	orr	w8, w8, w9
   19330:	tbnz	w8, #0, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   19334:	mov	x0, x22
   19338:	mov	x1, x25
   1933c:	mov	x2, x26
   19340:	bl	74d0 <strncmp@plt>
   19344:	cbnz	w0, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   19348:	add	x22, x25, x26
   1934c:	ldrb	w8, [x22]
   19350:	cmp	w8, #0x30
   19354:	b.ne	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5794>  // b.any
   19358:	ldrb	w8, [x22, #1]!
   1935c:	add	w27, w27, #0x1
   19360:	cmp	w8, #0x30
   19364:	b.eq	19358 <scols_init_debug@@SMARTCOLS_2.25+0x5784>  // b.none
   19368:	ldr	x9, [x23]
   1936c:	sxtb	x8, w8
   19370:	ldrh	w8, [x9, x8, lsl #1]
   19374:	tbz	w8, #11, 19284 <scols_init_debug@@SMARTCOLS_2.25+0x56b0>
   19378:	add	x1, sp, #0x8
   1937c:	mov	x0, x22
   19380:	mov	w2, wzr
   19384:	mov	w3, wzr
   19388:	str	wzr, [x24]
   1938c:	str	xzr, [sp, #8]
   19390:	bl	7580 <__strtoul_internal@plt>
   19394:	ldr	x25, [sp, #8]
   19398:	ldr	w8, [x24]
   1939c:	cmp	x25, x22
   193a0:	b.eq	193d4 <scols_init_debug@@SMARTCOLS_2.25+0x5800>  // b.none
   193a4:	add	x9, x0, #0x1
   193a8:	cmp	x9, #0x1
   193ac:	b.hi	193b4 <scols_init_debug@@SMARTCOLS_2.25+0x57e0>  // b.pmore
   193b0:	cbnz	w8, 193d8 <scols_init_debug@@SMARTCOLS_2.25+0x5804>
   193b4:	mov	x28, xzr
   193b8:	cbz	x0, 19290 <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   193bc:	cbz	x25, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   193c0:	ldrb	w8, [x25]
   193c4:	mov	w22, #0xffffffea            	// #-22
   193c8:	mov	x28, x0
   193cc:	cbnz	w8, 19290 <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   193d0:	b	191f4 <scols_init_debug@@SMARTCOLS_2.25+0x5620>
   193d4:	cbz	w8, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   193d8:	neg	w22, w8
   193dc:	tbz	w22, #31, 19200 <scols_init_debug@@SMARTCOLS_2.25+0x562c>
   193e0:	b	191f4 <scols_init_debug@@SMARTCOLS_2.25+0x5620>
   193e4:	mov	w22, wzr
   193e8:	str	x20, [x19]
   193ec:	tbz	w22, #31, 19200 <scols_init_debug@@SMARTCOLS_2.25+0x562c>
   193f0:	b	191f4 <scols_init_debug@@SMARTCOLS_2.25+0x5620>
   193f4:	mov	w24, #0x400                 	// #1024
   193f8:	b	19400 <scols_init_debug@@SMARTCOLS_2.25+0x582c>
   193fc:	mov	w24, #0x3e8                 	// #1000
   19400:	ldrsb	w22, [x25]
   19404:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19408:	add	x23, x23, #0x403
   1940c:	mov	w2, #0x9                   	// #9
   19410:	mov	x0, x23
   19414:	mov	w1, w22
   19418:	bl	7a60 <memchr@plt>
   1941c:	cbnz	x0, 1943c <scols_init_debug@@SMARTCOLS_2.25+0x5868>
   19420:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19424:	add	x23, x23, #0x40c
   19428:	mov	w2, #0x9                   	// #9
   1942c:	mov	x0, x23
   19430:	mov	w1, w22
   19434:	bl	7a60 <memchr@plt>
   19438:	cbz	x0, 191f0 <scols_init_debug@@SMARTCOLS_2.25+0x561c>
   1943c:	sub	w8, w0, w23
   19440:	adds	w8, w8, #0x1
   19444:	b.cs	19468 <scols_init_debug@@SMARTCOLS_2.25+0x5894>  // b.hs, b.nlast
   19448:	mvn	w9, w0
   1944c:	add	w9, w9, w23
   19450:	umulh	x10, x24, x20
   19454:	cmp	xzr, x10
   19458:	b.ne	19470 <scols_init_debug@@SMARTCOLS_2.25+0x589c>  // b.any
   1945c:	adds	w9, w9, #0x1
   19460:	mul	x20, x20, x24
   19464:	b.cc	19450 <scols_init_debug@@SMARTCOLS_2.25+0x587c>  // b.lo, b.ul, b.last
   19468:	mov	w22, wzr
   1946c:	b	19474 <scols_init_debug@@SMARTCOLS_2.25+0x58a0>
   19470:	mov	w22, #0xffffffde            	// #-34
   19474:	cbz	x21, 1947c <scols_init_debug@@SMARTCOLS_2.25+0x58a8>
   19478:	str	w8, [x21]
   1947c:	cbz	x28, 193e8 <scols_init_debug@@SMARTCOLS_2.25+0x5814>
   19480:	cbz	w8, 193e8 <scols_init_debug@@SMARTCOLS_2.25+0x5814>
   19484:	mvn	w8, w0
   19488:	add	w9, w8, w23
   1948c:	mov	w8, #0x1                   	// #1
   19490:	umulh	x10, x24, x8
   19494:	cmp	xzr, x10
   19498:	b.ne	194a8 <scols_init_debug@@SMARTCOLS_2.25+0x58d4>  // b.any
   1949c:	adds	w9, w9, #0x1
   194a0:	mul	x8, x8, x24
   194a4:	b.cc	19490 <scols_init_debug@@SMARTCOLS_2.25+0x58bc>  // b.lo, b.ul, b.last
   194a8:	mov	w9, #0xa                   	// #10
   194ac:	cmp	x28, #0xb
   194b0:	b.cc	194c4 <scols_init_debug@@SMARTCOLS_2.25+0x58f0>  // b.lo, b.ul, b.last
   194b4:	add	x9, x9, x9, lsl #2
   194b8:	lsl	x9, x9, #1
   194bc:	cmp	x9, x28
   194c0:	b.cc	194b4 <scols_init_debug@@SMARTCOLS_2.25+0x58e0>  // b.lo, b.ul, b.last
   194c4:	cmp	w27, #0x1
   194c8:	b.lt	19574 <scols_init_debug@@SMARTCOLS_2.25+0x59a0>  // b.tstop
   194cc:	cmp	w27, #0x3
   194d0:	b.hi	194dc <scols_init_debug@@SMARTCOLS_2.25+0x5908>  // b.pmore
   194d4:	mov	w10, wzr
   194d8:	b	19560 <scols_init_debug@@SMARTCOLS_2.25+0x598c>
   194dc:	mov	w10, #0x1                   	// #1
   194e0:	dup	v0.2d, x10
   194e4:	and	w10, w27, #0xfffffffc
   194e8:	mov	v1.16b, v0.16b
   194ec:	mov	v1.d[0], x9
   194f0:	mov	w9, w10
   194f4:	fmov	x12, d1
   194f8:	mov	x11, v1.d[1]
   194fc:	add	x12, x12, x12, lsl #2
   19500:	fmov	x13, d0
   19504:	lsl	x12, x12, #1
   19508:	add	x11, x11, x11, lsl #2
   1950c:	add	x13, x13, x13, lsl #2
   19510:	mov	x14, v0.d[1]
   19514:	fmov	d1, x12
   19518:	lsl	x11, x11, #1
   1951c:	lsl	x13, x13, #1
   19520:	mov	v1.d[1], x11
   19524:	add	x11, x14, x14, lsl #2
   19528:	fmov	d0, x13
   1952c:	lsl	x11, x11, #1
   19530:	subs	w9, w9, #0x4
   19534:	mov	v0.d[1], x11
   19538:	b.ne	194f4 <scols_init_debug@@SMARTCOLS_2.25+0x5920>  // b.any
   1953c:	mov	x9, v1.d[1]
   19540:	mov	x11, v0.d[1]
   19544:	fmov	x12, d1
   19548:	fmov	x13, d0
   1954c:	mul	x12, x13, x12
   19550:	mul	x9, x11, x9
   19554:	cmp	w27, w10
   19558:	mul	x9, x12, x9
   1955c:	b.eq	19574 <scols_init_debug@@SMARTCOLS_2.25+0x59a0>  // b.none
   19560:	sub	w10, w27, w10
   19564:	add	x9, x9, x9, lsl #2
   19568:	subs	w10, w10, #0x1
   1956c:	lsl	x9, x9, #1
   19570:	b.ne	19564 <scols_init_debug@@SMARTCOLS_2.25+0x5990>  // b.any
   19574:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
   19578:	mov	w12, #0x1                   	// #1
   1957c:	movk	x10, #0xcccd
   19580:	mov	w11, #0xa                   	// #10
   19584:	b	19598 <scols_init_debug@@SMARTCOLS_2.25+0x59c4>
   19588:	cmp	x28, #0x9
   1958c:	mov	x28, x13
   19590:	mov	x12, x14
   19594:	b.ls	193e8 <scols_init_debug@@SMARTCOLS_2.25+0x5814>  // b.plast
   19598:	umulh	x13, x28, x10
   1959c:	lsr	x13, x13, #3
   195a0:	add	x14, x12, x12, lsl #2
   195a4:	msub	x15, x13, x11, x28
   195a8:	lsl	x14, x14, #1
   195ac:	cbz	x15, 19588 <scols_init_debug@@SMARTCOLS_2.25+0x59b4>
   195b0:	udiv	x12, x9, x12
   195b4:	udiv	x12, x12, x15
   195b8:	udiv	x12, x8, x12
   195bc:	add	x20, x12, x20
   195c0:	b	19588 <scols_init_debug@@SMARTCOLS_2.25+0x59b4>
   195c4:	mov	x2, xzr
   195c8:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x55b4>
   195cc:	stp	x29, x30, [sp, #-48]!
   195d0:	stp	x20, x19, [sp, #32]
   195d4:	mov	x20, x1
   195d8:	mov	x19, x0
   195dc:	str	x21, [sp, #16]
   195e0:	mov	x29, sp
   195e4:	cbz	x0, 19618 <scols_init_debug@@SMARTCOLS_2.25+0x5a44>
   195e8:	ldrb	w21, [x19]
   195ec:	mov	x8, x19
   195f0:	cbz	w21, 1961c <scols_init_debug@@SMARTCOLS_2.25+0x5a48>
   195f4:	bl	77f0 <__ctype_b_loc@plt>
   195f8:	ldr	x9, [x0]
   195fc:	mov	x8, x19
   19600:	and	x10, x21, #0xff
   19604:	ldrh	w10, [x9, x10, lsl #1]
   19608:	tbz	w10, #11, 1961c <scols_init_debug@@SMARTCOLS_2.25+0x5a48>
   1960c:	ldrb	w21, [x8, #1]!
   19610:	cbnz	w21, 19600 <scols_init_debug@@SMARTCOLS_2.25+0x5a2c>
   19614:	b	1961c <scols_init_debug@@SMARTCOLS_2.25+0x5a48>
   19618:	mov	x8, xzr
   1961c:	cbz	x20, 19624 <scols_init_debug@@SMARTCOLS_2.25+0x5a50>
   19620:	str	x8, [x20]
   19624:	cmp	x8, x19
   19628:	b.ls	19648 <scols_init_debug@@SMARTCOLS_2.25+0x5a74>  // b.plast
   1962c:	ldrb	w8, [x8]
   19630:	cmp	w8, #0x0
   19634:	cset	w0, eq  // eq = none
   19638:	ldp	x20, x19, [sp, #32]
   1963c:	ldr	x21, [sp, #16]
   19640:	ldp	x29, x30, [sp], #48
   19644:	ret
   19648:	mov	w0, wzr
   1964c:	ldp	x20, x19, [sp, #32]
   19650:	ldr	x21, [sp, #16]
   19654:	ldp	x29, x30, [sp], #48
   19658:	ret
   1965c:	stp	x29, x30, [sp, #-48]!
   19660:	stp	x20, x19, [sp, #32]
   19664:	mov	x20, x1
   19668:	mov	x19, x0
   1966c:	str	x21, [sp, #16]
   19670:	mov	x29, sp
   19674:	cbz	x0, 196a8 <scols_init_debug@@SMARTCOLS_2.25+0x5ad4>
   19678:	ldrb	w21, [x19]
   1967c:	mov	x8, x19
   19680:	cbz	w21, 196ac <scols_init_debug@@SMARTCOLS_2.25+0x5ad8>
   19684:	bl	77f0 <__ctype_b_loc@plt>
   19688:	ldr	x9, [x0]
   1968c:	mov	x8, x19
   19690:	and	x10, x21, #0xff
   19694:	ldrh	w10, [x9, x10, lsl #1]
   19698:	tbz	w10, #12, 196ac <scols_init_debug@@SMARTCOLS_2.25+0x5ad8>
   1969c:	ldrb	w21, [x8, #1]!
   196a0:	cbnz	w21, 19690 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>
   196a4:	b	196ac <scols_init_debug@@SMARTCOLS_2.25+0x5ad8>
   196a8:	mov	x8, xzr
   196ac:	cbz	x20, 196b4 <scols_init_debug@@SMARTCOLS_2.25+0x5ae0>
   196b0:	str	x8, [x20]
   196b4:	cmp	x8, x19
   196b8:	b.ls	196d8 <scols_init_debug@@SMARTCOLS_2.25+0x5b04>  // b.plast
   196bc:	ldrb	w8, [x8]
   196c0:	cmp	w8, #0x0
   196c4:	cset	w0, eq  // eq = none
   196c8:	ldp	x20, x19, [sp, #32]
   196cc:	ldr	x21, [sp, #16]
   196d0:	ldp	x29, x30, [sp], #48
   196d4:	ret
   196d8:	mov	w0, wzr
   196dc:	ldp	x20, x19, [sp, #32]
   196e0:	ldr	x21, [sp, #16]
   196e4:	ldp	x29, x30, [sp], #48
   196e8:	ret
   196ec:	sub	sp, sp, #0x110
   196f0:	stp	x29, x30, [sp, #208]
   196f4:	add	x29, sp, #0xd0
   196f8:	mov	x8, #0xffffffffffffffd0    	// #-48
   196fc:	mov	x9, sp
   19700:	sub	x10, x29, #0x50
   19704:	stp	x28, x23, [sp, #224]
   19708:	stp	x22, x21, [sp, #240]
   1970c:	stp	x20, x19, [sp, #256]
   19710:	mov	x20, x1
   19714:	mov	x19, x0
   19718:	movk	x8, #0xff80, lsl #32
   1971c:	add	x11, x29, #0x40
   19720:	add	x9, x9, #0x80
   19724:	add	x22, x10, #0x30
   19728:	mov	w23, #0xffffffd0            	// #-48
   1972c:	stp	x2, x3, [x29, #-80]
   19730:	stp	x4, x5, [x29, #-64]
   19734:	stp	x6, x7, [x29, #-48]
   19738:	stp	q1, q2, [sp, #16]
   1973c:	stp	q3, q4, [sp, #48]
   19740:	str	q0, [sp]
   19744:	stp	q5, q6, [sp, #80]
   19748:	str	q7, [sp, #112]
   1974c:	stp	x9, x8, [x29, #-16]
   19750:	stp	x11, x22, [x29, #-32]
   19754:	tbnz	w23, #31, 19760 <scols_init_debug@@SMARTCOLS_2.25+0x5b8c>
   19758:	mov	w8, w23
   1975c:	b	19778 <scols_init_debug@@SMARTCOLS_2.25+0x5ba4>
   19760:	add	w8, w23, #0x8
   19764:	cmn	w23, #0x8
   19768:	stur	w8, [x29, #-8]
   1976c:	b.gt	19778 <scols_init_debug@@SMARTCOLS_2.25+0x5ba4>
   19770:	add	x9, x22, w23, sxtw
   19774:	b	19784 <scols_init_debug@@SMARTCOLS_2.25+0x5bb0>
   19778:	ldur	x9, [x29, #-32]
   1977c:	add	x10, x9, #0x8
   19780:	stur	x10, [x29, #-32]
   19784:	ldr	x1, [x9]
   19788:	cbz	x1, 19800 <scols_init_debug@@SMARTCOLS_2.25+0x5c2c>
   1978c:	tbnz	w8, #31, 19798 <scols_init_debug@@SMARTCOLS_2.25+0x5bc4>
   19790:	mov	w23, w8
   19794:	b	197b0 <scols_init_debug@@SMARTCOLS_2.25+0x5bdc>
   19798:	add	w23, w8, #0x8
   1979c:	cmn	w8, #0x8
   197a0:	stur	w23, [x29, #-8]
   197a4:	b.gt	197b0 <scols_init_debug@@SMARTCOLS_2.25+0x5bdc>
   197a8:	add	x8, x22, w8, sxtw
   197ac:	b	197bc <scols_init_debug@@SMARTCOLS_2.25+0x5be8>
   197b0:	ldur	x8, [x29, #-32]
   197b4:	add	x9, x8, #0x8
   197b8:	stur	x9, [x29, #-32]
   197bc:	ldr	x21, [x8]
   197c0:	cbz	x21, 19800 <scols_init_debug@@SMARTCOLS_2.25+0x5c2c>
   197c4:	mov	x0, x19
   197c8:	bl	77c0 <strcmp@plt>
   197cc:	cbz	w0, 197e4 <scols_init_debug@@SMARTCOLS_2.25+0x5c10>
   197d0:	mov	x0, x19
   197d4:	mov	x1, x21
   197d8:	bl	77c0 <strcmp@plt>
   197dc:	cbnz	w0, 19754 <scols_init_debug@@SMARTCOLS_2.25+0x5b80>
   197e0:	b	197e8 <scols_init_debug@@SMARTCOLS_2.25+0x5c14>
   197e4:	mov	w0, #0x1                   	// #1
   197e8:	ldp	x20, x19, [sp, #256]
   197ec:	ldp	x22, x21, [sp, #240]
   197f0:	ldp	x28, x23, [sp, #224]
   197f4:	ldp	x29, x30, [sp, #208]
   197f8:	add	sp, sp, #0x110
   197fc:	ret
   19800:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19804:	ldr	w0, [x8, #1944]
   19808:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1980c:	add	x1, x1, #0x415
   19810:	mov	x2, x20
   19814:	mov	x3, x19
   19818:	bl	7bf0 <errx@plt>
   1981c:	cbz	x1, 19840 <scols_init_debug@@SMARTCOLS_2.25+0x5c6c>
   19820:	sxtb	w8, w2
   19824:	ldrsb	w9, [x0]
   19828:	cbz	w9, 19840 <scols_init_debug@@SMARTCOLS_2.25+0x5c6c>
   1982c:	cmp	w8, w9
   19830:	b.eq	19844 <scols_init_debug@@SMARTCOLS_2.25+0x5c70>  // b.none
   19834:	sub	x1, x1, #0x1
   19838:	add	x0, x0, #0x1
   1983c:	cbnz	x1, 19824 <scols_init_debug@@SMARTCOLS_2.25+0x5c50>
   19840:	mov	x0, xzr
   19844:	ret
   19848:	stp	x29, x30, [sp, #-32]!
   1984c:	stp	x20, x19, [sp, #16]
   19850:	mov	x29, sp
   19854:	mov	x20, x1
   19858:	mov	x19, x0
   1985c:	bl	199b8 <scols_init_debug@@SMARTCOLS_2.25+0x5de4>
   19860:	cmp	x0, w0, sxtw
   19864:	b.ne	1987c <scols_init_debug@@SMARTCOLS_2.25+0x5ca8>  // b.any
   19868:	cmp	w0, w0, sxth
   1986c:	b.ne	1987c <scols_init_debug@@SMARTCOLS_2.25+0x5ca8>  // b.any
   19870:	ldp	x20, x19, [sp, #16]
   19874:	ldp	x29, x30, [sp], #32
   19878:	ret
   1987c:	bl	7ca0 <__errno_location@plt>
   19880:	mov	w8, #0x22                  	// #34
   19884:	str	w8, [x0]
   19888:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1988c:	ldr	w0, [x8, #1944]
   19890:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19894:	add	x1, x1, #0x415
   19898:	mov	x2, x20
   1989c:	mov	x3, x19
   198a0:	bl	7df0 <err@plt>
   198a4:	stp	x29, x30, [sp, #-32]!
   198a8:	stp	x20, x19, [sp, #16]
   198ac:	mov	x29, sp
   198b0:	mov	x20, x1
   198b4:	mov	x19, x0
   198b8:	bl	199b8 <scols_init_debug@@SMARTCOLS_2.25+0x5de4>
   198bc:	cmp	x0, w0, sxtw
   198c0:	b.ne	198d0 <scols_init_debug@@SMARTCOLS_2.25+0x5cfc>  // b.any
   198c4:	ldp	x20, x19, [sp, #16]
   198c8:	ldp	x29, x30, [sp], #32
   198cc:	ret
   198d0:	bl	7ca0 <__errno_location@plt>
   198d4:	mov	w8, #0x22                  	// #34
   198d8:	str	w8, [x0]
   198dc:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   198e0:	ldr	w0, [x8, #1944]
   198e4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   198e8:	add	x1, x1, #0x415
   198ec:	mov	x2, x20
   198f0:	mov	x3, x19
   198f4:	bl	7df0 <err@plt>
   198f8:	stp	x29, x30, [sp, #-32]!
   198fc:	mov	w2, #0xa                   	// #10
   19900:	stp	x20, x19, [sp, #16]
   19904:	mov	x29, sp
   19908:	mov	x20, x1
   1990c:	mov	x19, x0
   19910:	bl	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19914:	lsr	x8, x0, #32
   19918:	cbnz	x8, 19930 <scols_init_debug@@SMARTCOLS_2.25+0x5d5c>
   1991c:	cmp	w0, #0x10, lsl #12
   19920:	b.cs	19930 <scols_init_debug@@SMARTCOLS_2.25+0x5d5c>  // b.hs, b.nlast
   19924:	ldp	x20, x19, [sp, #16]
   19928:	ldp	x29, x30, [sp], #32
   1992c:	ret
   19930:	bl	7ca0 <__errno_location@plt>
   19934:	mov	w8, #0x22                  	// #34
   19938:	str	w8, [x0]
   1993c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19940:	ldr	w0, [x8, #1944]
   19944:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19948:	add	x1, x1, #0x415
   1994c:	mov	x2, x20
   19950:	mov	x3, x19
   19954:	bl	7df0 <err@plt>
   19958:	stp	x29, x30, [sp, #-32]!
   1995c:	mov	w2, #0x10                  	// #16
   19960:	stp	x20, x19, [sp, #16]
   19964:	mov	x29, sp
   19968:	mov	x20, x1
   1996c:	mov	x19, x0
   19970:	bl	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19974:	lsr	x8, x0, #32
   19978:	cbnz	x8, 19990 <scols_init_debug@@SMARTCOLS_2.25+0x5dbc>
   1997c:	cmp	w0, #0x10, lsl #12
   19980:	b.cs	19990 <scols_init_debug@@SMARTCOLS_2.25+0x5dbc>  // b.hs, b.nlast
   19984:	ldp	x20, x19, [sp, #16]
   19988:	ldp	x29, x30, [sp], #32
   1998c:	ret
   19990:	bl	7ca0 <__errno_location@plt>
   19994:	mov	w8, #0x22                  	// #34
   19998:	str	w8, [x0]
   1999c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   199a0:	ldr	w0, [x8, #1944]
   199a4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   199a8:	add	x1, x1, #0x415
   199ac:	mov	x2, x20
   199b0:	mov	x3, x19
   199b4:	bl	7df0 <err@plt>
   199b8:	stp	x29, x30, [sp, #-48]!
   199bc:	mov	x29, sp
   199c0:	str	x21, [sp, #16]
   199c4:	stp	x20, x19, [sp, #32]
   199c8:	mov	x20, x1
   199cc:	mov	x19, x0
   199d0:	str	xzr, [x29, #24]
   199d4:	bl	7ca0 <__errno_location@plt>
   199d8:	str	wzr, [x0]
   199dc:	cbz	x19, 19a30 <scols_init_debug@@SMARTCOLS_2.25+0x5e5c>
   199e0:	ldrb	w8, [x19]
   199e4:	cbz	w8, 19a30 <scols_init_debug@@SMARTCOLS_2.25+0x5e5c>
   199e8:	mov	x21, x0
   199ec:	add	x1, x29, #0x18
   199f0:	mov	w2, #0xa                   	// #10
   199f4:	mov	x0, x19
   199f8:	mov	w3, wzr
   199fc:	bl	74b0 <__strtol_internal@plt>
   19a00:	ldr	w8, [x21]
   19a04:	cbnz	w8, 19a4c <scols_init_debug@@SMARTCOLS_2.25+0x5e78>
   19a08:	ldr	x8, [x29, #24]
   19a0c:	cmp	x8, x19
   19a10:	b.eq	19a30 <scols_init_debug@@SMARTCOLS_2.25+0x5e5c>  // b.none
   19a14:	cbz	x8, 19a20 <scols_init_debug@@SMARTCOLS_2.25+0x5e4c>
   19a18:	ldrb	w8, [x8]
   19a1c:	cbnz	w8, 19a30 <scols_init_debug@@SMARTCOLS_2.25+0x5e5c>
   19a20:	ldp	x20, x19, [sp, #32]
   19a24:	ldr	x21, [sp, #16]
   19a28:	ldp	x29, x30, [sp], #48
   19a2c:	ret
   19a30:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19a34:	ldr	w0, [x8, #1944]
   19a38:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19a3c:	add	x1, x1, #0x415
   19a40:	mov	x2, x20
   19a44:	mov	x3, x19
   19a48:	bl	7bf0 <errx@plt>
   19a4c:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19a50:	ldr	w0, [x9, #1944]
   19a54:	cmp	w8, #0x22
   19a58:	b.ne	19a38 <scols_init_debug@@SMARTCOLS_2.25+0x5e64>  // b.any
   19a5c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19a60:	add	x1, x1, #0x415
   19a64:	mov	x2, x20
   19a68:	mov	x3, x19
   19a6c:	bl	7df0 <err@plt>
   19a70:	stp	x29, x30, [sp, #-32]!
   19a74:	mov	w2, #0xa                   	// #10
   19a78:	stp	x20, x19, [sp, #16]
   19a7c:	mov	x29, sp
   19a80:	mov	x20, x1
   19a84:	mov	x19, x0
   19a88:	bl	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19a8c:	lsr	x8, x0, #32
   19a90:	cbnz	x8, 19aa0 <scols_init_debug@@SMARTCOLS_2.25+0x5ecc>
   19a94:	ldp	x20, x19, [sp, #16]
   19a98:	ldp	x29, x30, [sp], #32
   19a9c:	ret
   19aa0:	bl	7ca0 <__errno_location@plt>
   19aa4:	mov	w8, #0x22                  	// #34
   19aa8:	str	w8, [x0]
   19aac:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19ab0:	ldr	w0, [x8, #1944]
   19ab4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19ab8:	add	x1, x1, #0x415
   19abc:	mov	x2, x20
   19ac0:	mov	x3, x19
   19ac4:	bl	7df0 <err@plt>
   19ac8:	stp	x29, x30, [sp, #-32]!
   19acc:	mov	w2, #0x10                  	// #16
   19ad0:	stp	x20, x19, [sp, #16]
   19ad4:	mov	x29, sp
   19ad8:	mov	x20, x1
   19adc:	mov	x19, x0
   19ae0:	bl	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19ae4:	lsr	x8, x0, #32
   19ae8:	cbnz	x8, 19af8 <scols_init_debug@@SMARTCOLS_2.25+0x5f24>
   19aec:	ldp	x20, x19, [sp, #16]
   19af0:	ldp	x29, x30, [sp], #32
   19af4:	ret
   19af8:	bl	7ca0 <__errno_location@plt>
   19afc:	mov	w8, #0x22                  	// #34
   19b00:	str	w8, [x0]
   19b04:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19b08:	ldr	w0, [x8, #1944]
   19b0c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19b10:	add	x1, x1, #0x415
   19b14:	mov	x2, x20
   19b18:	mov	x3, x19
   19b1c:	bl	7df0 <err@plt>
   19b20:	mov	w2, #0xa                   	// #10
   19b24:	b	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19b28:	sub	sp, sp, #0x40
   19b2c:	stp	x29, x30, [sp, #16]
   19b30:	stp	x22, x21, [sp, #32]
   19b34:	stp	x20, x19, [sp, #48]
   19b38:	add	x29, sp, #0x10
   19b3c:	mov	w21, w2
   19b40:	mov	x20, x1
   19b44:	mov	x19, x0
   19b48:	str	xzr, [sp, #8]
   19b4c:	bl	7ca0 <__errno_location@plt>
   19b50:	str	wzr, [x0]
   19b54:	cbz	x19, 19bac <scols_init_debug@@SMARTCOLS_2.25+0x5fd8>
   19b58:	ldrb	w8, [x19]
   19b5c:	cbz	w8, 19bac <scols_init_debug@@SMARTCOLS_2.25+0x5fd8>
   19b60:	mov	x22, x0
   19b64:	add	x1, sp, #0x8
   19b68:	mov	x0, x19
   19b6c:	mov	w2, w21
   19b70:	mov	w3, wzr
   19b74:	bl	7580 <__strtoul_internal@plt>
   19b78:	ldr	w8, [x22]
   19b7c:	cbnz	w8, 19bc8 <scols_init_debug@@SMARTCOLS_2.25+0x5ff4>
   19b80:	ldr	x8, [sp, #8]
   19b84:	cmp	x8, x19
   19b88:	b.eq	19bac <scols_init_debug@@SMARTCOLS_2.25+0x5fd8>  // b.none
   19b8c:	cbz	x8, 19b98 <scols_init_debug@@SMARTCOLS_2.25+0x5fc4>
   19b90:	ldrb	w8, [x8]
   19b94:	cbnz	w8, 19bac <scols_init_debug@@SMARTCOLS_2.25+0x5fd8>
   19b98:	ldp	x20, x19, [sp, #48]
   19b9c:	ldp	x22, x21, [sp, #32]
   19ba0:	ldp	x29, x30, [sp, #16]
   19ba4:	add	sp, sp, #0x40
   19ba8:	ret
   19bac:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19bb0:	ldr	w0, [x8, #1944]
   19bb4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19bb8:	add	x1, x1, #0x415
   19bbc:	mov	x2, x20
   19bc0:	mov	x3, x19
   19bc4:	bl	7bf0 <errx@plt>
   19bc8:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19bcc:	ldr	w0, [x9, #1944]
   19bd0:	cmp	w8, #0x22
   19bd4:	b.ne	19bb4 <scols_init_debug@@SMARTCOLS_2.25+0x5fe0>  // b.any
   19bd8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19bdc:	add	x1, x1, #0x415
   19be0:	mov	x2, x20
   19be4:	mov	x3, x19
   19be8:	bl	7df0 <err@plt>
   19bec:	mov	w2, #0x10                  	// #16
   19bf0:	b	19b28 <scols_init_debug@@SMARTCOLS_2.25+0x5f54>
   19bf4:	stp	x29, x30, [sp, #-48]!
   19bf8:	mov	x29, sp
   19bfc:	str	x21, [sp, #16]
   19c00:	stp	x20, x19, [sp, #32]
   19c04:	mov	x20, x1
   19c08:	mov	x19, x0
   19c0c:	str	xzr, [x29, #24]
   19c10:	bl	7ca0 <__errno_location@plt>
   19c14:	str	wzr, [x0]
   19c18:	cbz	x19, 19c64 <scols_init_debug@@SMARTCOLS_2.25+0x6090>
   19c1c:	ldrb	w8, [x19]
   19c20:	cbz	w8, 19c64 <scols_init_debug@@SMARTCOLS_2.25+0x6090>
   19c24:	mov	x21, x0
   19c28:	add	x1, x29, #0x18
   19c2c:	mov	x0, x19
   19c30:	bl	7150 <strtod@plt>
   19c34:	ldr	w8, [x21]
   19c38:	cbnz	w8, 19c80 <scols_init_debug@@SMARTCOLS_2.25+0x60ac>
   19c3c:	ldr	x8, [x29, #24]
   19c40:	cmp	x8, x19
   19c44:	b.eq	19c64 <scols_init_debug@@SMARTCOLS_2.25+0x6090>  // b.none
   19c48:	cbz	x8, 19c54 <scols_init_debug@@SMARTCOLS_2.25+0x6080>
   19c4c:	ldrb	w8, [x8]
   19c50:	cbnz	w8, 19c64 <scols_init_debug@@SMARTCOLS_2.25+0x6090>
   19c54:	ldp	x20, x19, [sp, #32]
   19c58:	ldr	x21, [sp, #16]
   19c5c:	ldp	x29, x30, [sp], #48
   19c60:	ret
   19c64:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19c68:	ldr	w0, [x8, #1944]
   19c6c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19c70:	add	x1, x1, #0x415
   19c74:	mov	x2, x20
   19c78:	mov	x3, x19
   19c7c:	bl	7bf0 <errx@plt>
   19c80:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19c84:	ldr	w0, [x9, #1944]
   19c88:	cmp	w8, #0x22
   19c8c:	b.ne	19c6c <scols_init_debug@@SMARTCOLS_2.25+0x6098>  // b.any
   19c90:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19c94:	add	x1, x1, #0x415
   19c98:	mov	x2, x20
   19c9c:	mov	x3, x19
   19ca0:	bl	7df0 <err@plt>
   19ca4:	stp	x29, x30, [sp, #-48]!
   19ca8:	mov	x29, sp
   19cac:	str	x21, [sp, #16]
   19cb0:	stp	x20, x19, [sp, #32]
   19cb4:	mov	x20, x1
   19cb8:	mov	x19, x0
   19cbc:	str	xzr, [x29, #24]
   19cc0:	bl	7ca0 <__errno_location@plt>
   19cc4:	str	wzr, [x0]
   19cc8:	cbz	x19, 19d18 <scols_init_debug@@SMARTCOLS_2.25+0x6144>
   19ccc:	ldrb	w8, [x19]
   19cd0:	cbz	w8, 19d18 <scols_init_debug@@SMARTCOLS_2.25+0x6144>
   19cd4:	mov	x21, x0
   19cd8:	add	x1, x29, #0x18
   19cdc:	mov	w2, #0xa                   	// #10
   19ce0:	mov	x0, x19
   19ce4:	bl	7810 <strtol@plt>
   19ce8:	ldr	w8, [x21]
   19cec:	cbnz	w8, 19d34 <scols_init_debug@@SMARTCOLS_2.25+0x6160>
   19cf0:	ldr	x8, [x29, #24]
   19cf4:	cmp	x8, x19
   19cf8:	b.eq	19d18 <scols_init_debug@@SMARTCOLS_2.25+0x6144>  // b.none
   19cfc:	cbz	x8, 19d08 <scols_init_debug@@SMARTCOLS_2.25+0x6134>
   19d00:	ldrb	w8, [x8]
   19d04:	cbnz	w8, 19d18 <scols_init_debug@@SMARTCOLS_2.25+0x6144>
   19d08:	ldp	x20, x19, [sp, #32]
   19d0c:	ldr	x21, [sp, #16]
   19d10:	ldp	x29, x30, [sp], #48
   19d14:	ret
   19d18:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19d1c:	ldr	w0, [x8, #1944]
   19d20:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19d24:	add	x1, x1, #0x415
   19d28:	mov	x2, x20
   19d2c:	mov	x3, x19
   19d30:	bl	7bf0 <errx@plt>
   19d34:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19d38:	ldr	w0, [x9, #1944]
   19d3c:	cmp	w8, #0x22
   19d40:	b.ne	19d20 <scols_init_debug@@SMARTCOLS_2.25+0x614c>  // b.any
   19d44:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19d48:	add	x1, x1, #0x415
   19d4c:	mov	x2, x20
   19d50:	mov	x3, x19
   19d54:	bl	7df0 <err@plt>
   19d58:	stp	x29, x30, [sp, #-48]!
   19d5c:	mov	x29, sp
   19d60:	str	x21, [sp, #16]
   19d64:	stp	x20, x19, [sp, #32]
   19d68:	mov	x20, x1
   19d6c:	mov	x19, x0
   19d70:	str	xzr, [x29, #24]
   19d74:	bl	7ca0 <__errno_location@plt>
   19d78:	str	wzr, [x0]
   19d7c:	cbz	x19, 19dcc <scols_init_debug@@SMARTCOLS_2.25+0x61f8>
   19d80:	ldrb	w8, [x19]
   19d84:	cbz	w8, 19dcc <scols_init_debug@@SMARTCOLS_2.25+0x61f8>
   19d88:	mov	x21, x0
   19d8c:	add	x1, x29, #0x18
   19d90:	mov	w2, #0xa                   	// #10
   19d94:	mov	x0, x19
   19d98:	bl	7020 <strtoul@plt>
   19d9c:	ldr	w8, [x21]
   19da0:	cbnz	w8, 19de8 <scols_init_debug@@SMARTCOLS_2.25+0x6214>
   19da4:	ldr	x8, [x29, #24]
   19da8:	cmp	x8, x19
   19dac:	b.eq	19dcc <scols_init_debug@@SMARTCOLS_2.25+0x61f8>  // b.none
   19db0:	cbz	x8, 19dbc <scols_init_debug@@SMARTCOLS_2.25+0x61e8>
   19db4:	ldrb	w8, [x8]
   19db8:	cbnz	w8, 19dcc <scols_init_debug@@SMARTCOLS_2.25+0x61f8>
   19dbc:	ldp	x20, x19, [sp, #32]
   19dc0:	ldr	x21, [sp, #16]
   19dc4:	ldp	x29, x30, [sp], #48
   19dc8:	ret
   19dcc:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19dd0:	ldr	w0, [x8, #1944]
   19dd4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19dd8:	add	x1, x1, #0x415
   19ddc:	mov	x2, x20
   19de0:	mov	x3, x19
   19de4:	bl	7bf0 <errx@plt>
   19de8:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19dec:	ldr	w0, [x9, #1944]
   19df0:	cmp	w8, #0x22
   19df4:	b.ne	19dd4 <scols_init_debug@@SMARTCOLS_2.25+0x6200>  // b.any
   19df8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19dfc:	add	x1, x1, #0x415
   19e00:	mov	x2, x20
   19e04:	mov	x3, x19
   19e08:	bl	7df0 <err@plt>
   19e0c:	sub	sp, sp, #0x30
   19e10:	stp	x20, x19, [sp, #32]
   19e14:	mov	x20, x1
   19e18:	add	x1, sp, #0x8
   19e1c:	mov	x2, xzr
   19e20:	stp	x29, x30, [sp, #16]
   19e24:	add	x29, sp, #0x10
   19e28:	mov	x19, x0
   19e2c:	bl	19188 <scols_init_debug@@SMARTCOLS_2.25+0x55b4>
   19e30:	cbnz	w0, 19e48 <scols_init_debug@@SMARTCOLS_2.25+0x6274>
   19e34:	ldr	x0, [sp, #8]
   19e38:	ldp	x20, x19, [sp, #32]
   19e3c:	ldp	x29, x30, [sp, #16]
   19e40:	add	sp, sp, #0x30
   19e44:	ret
   19e48:	bl	7ca0 <__errno_location@plt>
   19e4c:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   19e50:	ldr	w8, [x0]
   19e54:	ldr	w0, [x9, #1944]
   19e58:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19e5c:	add	x1, x1, #0x415
   19e60:	mov	x2, x20
   19e64:	mov	x3, x19
   19e68:	cbnz	w8, 19e70 <scols_init_debug@@SMARTCOLS_2.25+0x629c>
   19e6c:	bl	7bf0 <errx@plt>
   19e70:	bl	7df0 <err@plt>
   19e74:	stp	x29, x30, [sp, #-32]!
   19e78:	str	x19, [sp, #16]
   19e7c:	mov	x19, x1
   19e80:	mov	x1, x2
   19e84:	mov	x29, sp
   19e88:	bl	19bf4 <scols_init_debug@@SMARTCOLS_2.25+0x6020>
   19e8c:	fcvtzs	x8, d0
   19e90:	mov	x9, #0x848000000000        	// #145685290680320
   19e94:	movk	x9, #0x412e, lsl #48
   19e98:	scvtf	d1, x8
   19e9c:	fmov	d2, x9
   19ea0:	fsub	d0, d0, d1
   19ea4:	fmul	d0, d0, d2
   19ea8:	fcvtzs	x9, d0
   19eac:	stp	x8, x9, [x19]
   19eb0:	ldr	x19, [sp, #16]
   19eb4:	ldp	x29, x30, [sp], #32
   19eb8:	ret
   19ebc:	and	w8, w0, #0xf000
   19ec0:	sub	w8, w8, #0x1, lsl #12
   19ec4:	lsr	w9, w8, #12
   19ec8:	cmp	w9, #0xb
   19ecc:	mov	w8, wzr
   19ed0:	b.hi	19f24 <scols_init_debug@@SMARTCOLS_2.25+0x6350>  // b.pmore
   19ed4:	adrp	x10, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   19ed8:	add	x10, x10, #0x3f7
   19edc:	adr	x11, 19ef0 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   19ee0:	ldrb	w12, [x10, x9]
   19ee4:	add	x11, x11, x12, lsl #2
   19ee8:	mov	w9, #0x64                  	// #100
   19eec:	br	x11
   19ef0:	mov	w9, #0x70                  	// #112
   19ef4:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   19ef8:	mov	w9, #0x63                  	// #99
   19efc:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   19f00:	mov	w9, #0x62                  	// #98
   19f04:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   19f08:	mov	w9, #0x6c                  	// #108
   19f0c:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   19f10:	mov	w9, #0x73                  	// #115
   19f14:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x6348>
   19f18:	mov	w9, #0x2d                  	// #45
   19f1c:	mov	w8, #0x1                   	// #1
   19f20:	strb	w9, [x1]
   19f24:	tst	w0, #0x100
   19f28:	mov	w9, #0x72                  	// #114
   19f2c:	mov	w10, #0x2d                  	// #45
   19f30:	add	x11, x1, x8
   19f34:	mov	w12, #0x77                  	// #119
   19f38:	csel	w17, w10, w9, eq  // eq = none
   19f3c:	tst	w0, #0x80
   19f40:	mov	w14, #0x53                  	// #83
   19f44:	mov	w15, #0x73                  	// #115
   19f48:	mov	w16, #0x78                  	// #120
   19f4c:	strb	w17, [x11]
   19f50:	csel	w17, w10, w12, eq  // eq = none
   19f54:	tst	w0, #0x40
   19f58:	orr	x13, x8, #0x2
   19f5c:	strb	w17, [x11, #1]
   19f60:	csel	w11, w15, w14, ne  // ne = any
   19f64:	csel	w17, w16, w10, ne  // ne = any
   19f68:	tst	w0, #0x800
   19f6c:	csel	w11, w17, w11, eq  // eq = none
   19f70:	add	x13, x13, x1
   19f74:	tst	w0, #0x20
   19f78:	strb	w11, [x13]
   19f7c:	csel	w11, w10, w9, eq  // eq = none
   19f80:	tst	w0, #0x10
   19f84:	strb	w11, [x13, #1]
   19f88:	csel	w11, w10, w12, eq  // eq = none
   19f8c:	tst	w0, #0x8
   19f90:	csel	w14, w15, w14, ne  // ne = any
   19f94:	csel	w15, w16, w10, ne  // ne = any
   19f98:	tst	w0, #0x400
   19f9c:	orr	x8, x8, #0x6
   19fa0:	csel	w14, w15, w14, eq  // eq = none
   19fa4:	tst	w0, #0x4
   19fa8:	add	x8, x8, x1
   19fac:	csel	w9, w10, w9, eq  // eq = none
   19fb0:	tst	w0, #0x2
   19fb4:	mov	w17, #0x54                  	// #84
   19fb8:	strb	w11, [x13, #2]
   19fbc:	mov	w11, #0x74                  	// #116
   19fc0:	strb	w14, [x13, #3]
   19fc4:	strb	w9, [x8]
   19fc8:	csel	w9, w10, w12, eq  // eq = none
   19fcc:	tst	w0, #0x1
   19fd0:	strb	w9, [x8, #1]
   19fd4:	csel	w9, w11, w17, ne  // ne = any
   19fd8:	csel	w10, w16, w10, ne  // ne = any
   19fdc:	tst	w0, #0x200
   19fe0:	csel	w9, w10, w9, eq  // eq = none
   19fe4:	mov	x0, x1
   19fe8:	strb	w9, [x8, #2]
   19fec:	strb	wzr, [x8, #3]
   19ff0:	ret
   19ff4:	sub	sp, sp, #0x50
   19ff8:	add	x8, sp, #0x8
   19ffc:	stp	x29, x30, [sp, #48]
   1a000:	stp	x20, x19, [sp, #64]
   1a004:	add	x29, sp, #0x30
   1a008:	tbz	w0, #1, 1a018 <scols_init_debug@@SMARTCOLS_2.25+0x6444>
   1a00c:	orr	x8, x8, #0x1
   1a010:	mov	w9, #0x20                  	// #32
   1a014:	strb	w9, [sp, #8]
   1a018:	cmp	x1, #0x400
   1a01c:	b.cs	1a030 <scols_init_debug@@SMARTCOLS_2.25+0x645c>  // b.hs, b.nlast
   1a020:	mov	w9, #0x42                  	// #66
   1a024:	mov	w19, w1
   1a028:	strh	w9, [x8]
   1a02c:	b	1a190 <scols_init_debug@@SMARTCOLS_2.25+0x65bc>
   1a030:	cmp	x1, #0x100, lsl #12
   1a034:	b.cs	1a040 <scols_init_debug@@SMARTCOLS_2.25+0x646c>  // b.hs, b.nlast
   1a038:	mov	w9, #0xa                   	// #10
   1a03c:	b	1a084 <scols_init_debug@@SMARTCOLS_2.25+0x64b0>
   1a040:	lsr	x9, x1, #30
   1a044:	cbnz	x9, 1a050 <scols_init_debug@@SMARTCOLS_2.25+0x647c>
   1a048:	mov	w9, #0x14                  	// #20
   1a04c:	b	1a084 <scols_init_debug@@SMARTCOLS_2.25+0x64b0>
   1a050:	lsr	x9, x1, #40
   1a054:	cbnz	x9, 1a060 <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   1a058:	mov	w9, #0x1e                  	// #30
   1a05c:	b	1a084 <scols_init_debug@@SMARTCOLS_2.25+0x64b0>
   1a060:	lsr	x9, x1, #50
   1a064:	cbnz	x9, 1a070 <scols_init_debug@@SMARTCOLS_2.25+0x649c>
   1a068:	mov	w9, #0x28                  	// #40
   1a06c:	b	1a084 <scols_init_debug@@SMARTCOLS_2.25+0x64b0>
   1a070:	lsr	x9, x1, #60
   1a074:	mov	w10, #0x3c                  	// #60
   1a078:	cmp	x9, #0x0
   1a07c:	mov	w9, #0x32                  	// #50
   1a080:	csel	w9, w9, w10, eq  // eq = none
   1a084:	mov	w10, #0xcccd                	// #52429
   1a088:	movk	w10, #0xcccc, lsl #16
   1a08c:	adrp	x11, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a090:	umull	x10, w9, w10
   1a094:	add	x11, x11, #0x41e
   1a098:	lsr	x10, x10, #35
   1a09c:	ldrb	w12, [x11, x10]
   1a0a0:	mov	x10, #0xffffffffffffffff    	// #-1
   1a0a4:	lsl	x10, x10, x9
   1a0a8:	mov	x11, x8
   1a0ac:	lsr	x19, x1, x9
   1a0b0:	bic	x10, x1, x10
   1a0b4:	strb	w12, [x11], #1
   1a0b8:	tbz	w0, #0, 1a0d0 <scols_init_debug@@SMARTCOLS_2.25+0x64fc>
   1a0bc:	cmp	w9, #0xa
   1a0c0:	b.cc	1a0d0 <scols_init_debug@@SMARTCOLS_2.25+0x64fc>  // b.lo, b.ul, b.last
   1a0c4:	mov	w11, #0x4269                	// #17001
   1a0c8:	sturh	w11, [x8, #1]
   1a0cc:	add	x11, x8, #0x3
   1a0d0:	strb	wzr, [x11]
   1a0d4:	cbz	x10, 1a190 <scols_init_debug@@SMARTCOLS_2.25+0x65bc>
   1a0d8:	sub	w8, w9, #0xa
   1a0dc:	lsr	x8, x10, x8
   1a0e0:	tbnz	w0, #2, 1a0f8 <scols_init_debug@@SMARTCOLS_2.25+0x6524>
   1a0e4:	sub	x9, x8, #0x3b6
   1a0e8:	cmp	x9, #0x64
   1a0ec:	b.cs	1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6598>  // b.hs, b.nlast
   1a0f0:	add	w19, w19, #0x1
   1a0f4:	b	1a190 <scols_init_debug@@SMARTCOLS_2.25+0x65bc>
   1a0f8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
   1a0fc:	add	x8, x8, #0x5
   1a100:	movk	x9, #0xcccd
   1a104:	umulh	x10, x8, x9
   1a108:	lsr	x20, x10, #3
   1a10c:	mul	x9, x20, x9
   1a110:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
   1a114:	ror	x9, x9, #1
   1a118:	movk	x10, #0x1999, lsl #48
   1a11c:	cmp	x9, x10
   1a120:	b.ls	1a170 <scols_init_debug@@SMARTCOLS_2.25+0x659c>  // b.plast
   1a124:	cbz	x20, 1a190 <scols_init_debug@@SMARTCOLS_2.25+0x65bc>
   1a128:	bl	7310 <localeconv@plt>
   1a12c:	cbz	x0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x656c>
   1a130:	ldr	x4, [x0]
   1a134:	cbz	x4, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x656c>
   1a138:	ldrb	w8, [x4]
   1a13c:	cbnz	w8, 1a148 <scols_init_debug@@SMARTCOLS_2.25+0x6574>
   1a140:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a144:	add	x4, x4, #0x18f
   1a148:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a14c:	add	x2, x2, #0x426
   1a150:	add	x0, sp, #0x10
   1a154:	add	x6, sp, #0x8
   1a158:	mov	w1, #0x20                  	// #32
   1a15c:	mov	w3, w19
   1a160:	mov	x5, x20
   1a164:	bl	7300 <snprintf@plt>
   1a168:	b	1a1ac <scols_init_debug@@SMARTCOLS_2.25+0x65d8>
   1a16c:	add	x8, x8, #0x32
   1a170:	mov	x9, #0xf5c3                	// #62915
   1a174:	movk	x9, #0x5c28, lsl #16
   1a178:	movk	x9, #0xc28f, lsl #32
   1a17c:	lsr	x8, x8, #2
   1a180:	movk	x9, #0x28f5, lsl #48
   1a184:	umulh	x8, x8, x9
   1a188:	lsr	x20, x8, #2
   1a18c:	cbnz	x20, 1a128 <scols_init_debug@@SMARTCOLS_2.25+0x6554>
   1a190:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a194:	add	x2, x2, #0x430
   1a198:	add	x0, sp, #0x10
   1a19c:	add	x4, sp, #0x8
   1a1a0:	mov	w1, #0x20                  	// #32
   1a1a4:	mov	w3, w19
   1a1a8:	bl	7300 <snprintf@plt>
   1a1ac:	add	x0, sp, #0x10
   1a1b0:	bl	7650 <strdup@plt>
   1a1b4:	ldp	x20, x19, [sp, #64]
   1a1b8:	ldp	x29, x30, [sp, #48]
   1a1bc:	add	sp, sp, #0x50
   1a1c0:	ret
   1a1c4:	stp	x29, x30, [sp, #-64]!
   1a1c8:	stp	x24, x23, [sp, #16]
   1a1cc:	stp	x22, x21, [sp, #32]
   1a1d0:	stp	x20, x19, [sp, #48]
   1a1d4:	mov	x29, sp
   1a1d8:	cbz	x0, 1a294 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>
   1a1dc:	mov	x19, x3
   1a1e0:	mov	x9, x0
   1a1e4:	mov	w0, #0xffffffff            	// #-1
   1a1e8:	cbz	x3, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a1ec:	mov	x20, x2
   1a1f0:	cbz	x2, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a1f4:	mov	x21, x1
   1a1f8:	cbz	x1, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a1fc:	ldrb	w10, [x9]
   1a200:	cbz	w10, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a204:	mov	x23, xzr
   1a208:	mov	x8, xzr
   1a20c:	add	x22, x9, #0x1
   1a210:	b	1a224 <scols_init_debug@@SMARTCOLS_2.25+0x6650>
   1a214:	mov	x0, x23
   1a218:	add	x22, x22, #0x1
   1a21c:	mov	x23, x0
   1a220:	cbz	w10, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a224:	cmp	x23, x20
   1a228:	b.cs	1a2ac <scols_init_debug@@SMARTCOLS_2.25+0x66d8>  // b.hs, b.nlast
   1a22c:	and	w11, w10, #0xff
   1a230:	ldrb	w10, [x22]
   1a234:	sub	x9, x22, #0x1
   1a238:	cmp	x8, #0x0
   1a23c:	csel	x8, x9, x8, eq  // eq = none
   1a240:	cmp	w11, #0x2c
   1a244:	csel	x9, x9, xzr, eq  // eq = none
   1a248:	cmp	w10, #0x0
   1a24c:	csel	x24, x22, x9, eq  // eq = none
   1a250:	cbz	x8, 1a214 <scols_init_debug@@SMARTCOLS_2.25+0x6640>
   1a254:	cbz	x24, 1a214 <scols_init_debug@@SMARTCOLS_2.25+0x6640>
   1a258:	subs	x1, x24, x8
   1a25c:	b.ls	1a294 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>  // b.plast
   1a260:	mov	x0, x8
   1a264:	blr	x19
   1a268:	cmn	w0, #0x1
   1a26c:	b.eq	1a294 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>  // b.none
   1a270:	str	w0, [x21, x23, lsl #2]
   1a274:	ldrb	w8, [x24]
   1a278:	add	x0, x23, #0x1
   1a27c:	cbz	w8, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a280:	ldrb	w10, [x22], #1
   1a284:	mov	x8, xzr
   1a288:	mov	x23, x0
   1a28c:	cbnz	w10, 1a224 <scols_init_debug@@SMARTCOLS_2.25+0x6650>
   1a290:	b	1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a294:	mov	w0, #0xffffffff            	// #-1
   1a298:	ldp	x20, x19, [sp, #48]
   1a29c:	ldp	x22, x21, [sp, #32]
   1a2a0:	ldp	x24, x23, [sp, #16]
   1a2a4:	ldp	x29, x30, [sp], #64
   1a2a8:	ret
   1a2ac:	mov	w0, #0xfffffffe            	// #-2
   1a2b0:	b	1a298 <scols_init_debug@@SMARTCOLS_2.25+0x66c4>
   1a2b4:	stp	x29, x30, [sp, #-80]!
   1a2b8:	str	x25, [sp, #16]
   1a2bc:	stp	x24, x23, [sp, #32]
   1a2c0:	stp	x22, x21, [sp, #48]
   1a2c4:	stp	x20, x19, [sp, #64]
   1a2c8:	mov	x29, sp
   1a2cc:	cbz	x0, 1a2f4 <scols_init_debug@@SMARTCOLS_2.25+0x6720>
   1a2d0:	mov	x19, x3
   1a2d4:	mov	x9, x0
   1a2d8:	mov	w0, #0xffffffff            	// #-1
   1a2dc:	cbz	x3, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a2e0:	ldrb	w8, [x9]
   1a2e4:	cbz	w8, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a2e8:	ldr	x11, [x19]
   1a2ec:	cmp	x11, x2
   1a2f0:	b.ls	1a310 <scols_init_debug@@SMARTCOLS_2.25+0x673c>  // b.plast
   1a2f4:	mov	w0, #0xffffffff            	// #-1
   1a2f8:	ldp	x20, x19, [sp, #64]
   1a2fc:	ldp	x22, x21, [sp, #48]
   1a300:	ldp	x24, x23, [sp, #32]
   1a304:	ldr	x25, [sp, #16]
   1a308:	ldp	x29, x30, [sp], #80
   1a30c:	ret
   1a310:	mov	x20, x4
   1a314:	cmp	w8, #0x2b
   1a318:	b.ne	1a324 <scols_init_debug@@SMARTCOLS_2.25+0x6750>  // b.any
   1a31c:	add	x9, x9, #0x1
   1a320:	b	1a32c <scols_init_debug@@SMARTCOLS_2.25+0x6758>
   1a324:	mov	x11, xzr
   1a328:	str	xzr, [x19]
   1a32c:	mov	w0, #0xffffffff            	// #-1
   1a330:	cbz	x20, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a334:	sub	x21, x2, x11
   1a338:	cbz	x21, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a33c:	cbz	x1, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a340:	ldrb	w10, [x9]
   1a344:	cbz	w10, 1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a348:	mov	x24, xzr
   1a34c:	mov	x8, xzr
   1a350:	add	x22, x1, x11, lsl #2
   1a354:	add	x23, x9, #0x1
   1a358:	b	1a36c <scols_init_debug@@SMARTCOLS_2.25+0x6798>
   1a35c:	mov	x0, x24
   1a360:	add	x23, x23, #0x1
   1a364:	mov	x24, x0
   1a368:	cbz	w10, 1a3d8 <scols_init_debug@@SMARTCOLS_2.25+0x6804>
   1a36c:	cmp	x24, x21
   1a370:	b.cs	1a3f0 <scols_init_debug@@SMARTCOLS_2.25+0x681c>  // b.hs, b.nlast
   1a374:	and	w11, w10, #0xff
   1a378:	ldrb	w10, [x23]
   1a37c:	sub	x9, x23, #0x1
   1a380:	cmp	x8, #0x0
   1a384:	csel	x8, x9, x8, eq  // eq = none
   1a388:	cmp	w11, #0x2c
   1a38c:	csel	x9, x9, xzr, eq  // eq = none
   1a390:	cmp	w10, #0x0
   1a394:	csel	x25, x23, x9, eq  // eq = none
   1a398:	cbz	x8, 1a35c <scols_init_debug@@SMARTCOLS_2.25+0x6788>
   1a39c:	cbz	x25, 1a35c <scols_init_debug@@SMARTCOLS_2.25+0x6788>
   1a3a0:	subs	x1, x25, x8
   1a3a4:	b.ls	1a2f4 <scols_init_debug@@SMARTCOLS_2.25+0x6720>  // b.plast
   1a3a8:	mov	x0, x8
   1a3ac:	blr	x20
   1a3b0:	cmn	w0, #0x1
   1a3b4:	b.eq	1a2f4 <scols_init_debug@@SMARTCOLS_2.25+0x6720>  // b.none
   1a3b8:	str	w0, [x22, x24, lsl #2]
   1a3bc:	ldrb	w8, [x25]
   1a3c0:	add	x0, x24, #0x1
   1a3c4:	cbz	w8, 1a3d8 <scols_init_debug@@SMARTCOLS_2.25+0x6804>
   1a3c8:	ldrb	w10, [x23], #1
   1a3cc:	mov	x8, xzr
   1a3d0:	mov	x24, x0
   1a3d4:	cbnz	w10, 1a36c <scols_init_debug@@SMARTCOLS_2.25+0x6798>
   1a3d8:	cmp	w0, #0x1
   1a3dc:	b.lt	1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>  // b.tstop
   1a3e0:	ldr	x8, [x19]
   1a3e4:	add	x8, x8, w0, uxtw
   1a3e8:	str	x8, [x19]
   1a3ec:	b	1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a3f0:	mov	w0, #0xfffffffe            	// #-2
   1a3f4:	b	1a2f8 <scols_init_debug@@SMARTCOLS_2.25+0x6724>
   1a3f8:	stp	x29, x30, [sp, #-64]!
   1a3fc:	mov	x8, x0
   1a400:	mov	w0, #0xffffffea            	// #-22
   1a404:	str	x23, [sp, #16]
   1a408:	stp	x22, x21, [sp, #32]
   1a40c:	stp	x20, x19, [sp, #48]
   1a410:	mov	x29, sp
   1a414:	cbz	x1, 1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1a418:	cbz	x8, 1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1a41c:	mov	x19, x2
   1a420:	cbz	x2, 1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1a424:	ldrb	w9, [x8]
   1a428:	cbz	w9, 1a4b8 <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   1a42c:	mov	x20, x1
   1a430:	mov	x0, xzr
   1a434:	add	x21, x8, #0x1
   1a438:	mov	w22, #0x1                   	// #1
   1a43c:	b	1a448 <scols_init_debug@@SMARTCOLS_2.25+0x6874>
   1a440:	add	x21, x21, #0x1
   1a444:	cbz	w9, 1a4b8 <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   1a448:	mov	x8, x21
   1a44c:	ldrb	w10, [x8], #-1
   1a450:	and	w9, w9, #0xff
   1a454:	cmp	x0, #0x0
   1a458:	csel	x0, x8, x0, eq  // eq = none
   1a45c:	cmp	w9, #0x2c
   1a460:	csel	x8, x8, xzr, eq  // eq = none
   1a464:	cmp	w10, #0x0
   1a468:	mov	w9, w10
   1a46c:	csel	x23, x21, x8, eq  // eq = none
   1a470:	cbz	x0, 1a440 <scols_init_debug@@SMARTCOLS_2.25+0x686c>
   1a474:	cbz	x23, 1a440 <scols_init_debug@@SMARTCOLS_2.25+0x686c>
   1a478:	subs	x1, x23, x0
   1a47c:	b.ls	1a4d0 <scols_init_debug@@SMARTCOLS_2.25+0x68fc>  // b.plast
   1a480:	blr	x19
   1a484:	tbnz	w0, #31, 1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1a488:	mov	w8, w0
   1a48c:	lsr	x8, x8, #3
   1a490:	ldrb	w9, [x20, x8]
   1a494:	and	w10, w0, #0x7
   1a498:	lsl	w10, w22, w10
   1a49c:	orr	w9, w9, w10
   1a4a0:	strb	w9, [x20, x8]
   1a4a4:	ldrb	w8, [x23]
   1a4a8:	cbz	w8, 1a4b8 <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   1a4ac:	ldrb	w9, [x21]
   1a4b0:	mov	x0, xzr
   1a4b4:	b	1a440 <scols_init_debug@@SMARTCOLS_2.25+0x686c>
   1a4b8:	mov	w0, wzr
   1a4bc:	ldp	x20, x19, [sp, #48]
   1a4c0:	ldp	x22, x21, [sp, #32]
   1a4c4:	ldr	x23, [sp, #16]
   1a4c8:	ldp	x29, x30, [sp], #64
   1a4cc:	ret
   1a4d0:	mov	w0, #0xffffffff            	// #-1
   1a4d4:	b	1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1a4d8:	stp	x29, x30, [sp, #-48]!
   1a4dc:	mov	x8, x0
   1a4e0:	mov	w0, #0xffffffea            	// #-22
   1a4e4:	stp	x22, x21, [sp, #16]
   1a4e8:	stp	x20, x19, [sp, #32]
   1a4ec:	mov	x29, sp
   1a4f0:	cbz	x1, 1a584 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   1a4f4:	cbz	x8, 1a584 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   1a4f8:	mov	x19, x2
   1a4fc:	cbz	x2, 1a584 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   1a500:	ldrb	w9, [x8]
   1a504:	cbz	w9, 1a580 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>
   1a508:	mov	x20, x1
   1a50c:	mov	x0, xzr
   1a510:	add	x21, x8, #0x1
   1a514:	b	1a520 <scols_init_debug@@SMARTCOLS_2.25+0x694c>
   1a518:	add	x21, x21, #0x1
   1a51c:	cbz	w9, 1a580 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>
   1a520:	mov	x8, x21
   1a524:	ldrb	w10, [x8], #-1
   1a528:	and	w9, w9, #0xff
   1a52c:	cmp	x0, #0x0
   1a530:	csel	x0, x8, x0, eq  // eq = none
   1a534:	cmp	w9, #0x2c
   1a538:	csel	x8, x8, xzr, eq  // eq = none
   1a53c:	cmp	w10, #0x0
   1a540:	mov	w9, w10
   1a544:	csel	x22, x21, x8, eq  // eq = none
   1a548:	cbz	x0, 1a518 <scols_init_debug@@SMARTCOLS_2.25+0x6944>
   1a54c:	cbz	x22, 1a518 <scols_init_debug@@SMARTCOLS_2.25+0x6944>
   1a550:	subs	x1, x22, x0
   1a554:	b.ls	1a594 <scols_init_debug@@SMARTCOLS_2.25+0x69c0>  // b.plast
   1a558:	blr	x19
   1a55c:	tbnz	x0, #63, 1a584 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   1a560:	ldr	x8, [x20]
   1a564:	orr	x8, x8, x0
   1a568:	str	x8, [x20]
   1a56c:	ldrb	w8, [x22]
   1a570:	cbz	w8, 1a580 <scols_init_debug@@SMARTCOLS_2.25+0x69ac>
   1a574:	ldrb	w9, [x21]
   1a578:	mov	x0, xzr
   1a57c:	b	1a518 <scols_init_debug@@SMARTCOLS_2.25+0x6944>
   1a580:	mov	w0, wzr
   1a584:	ldp	x20, x19, [sp, #32]
   1a588:	ldp	x22, x21, [sp, #16]
   1a58c:	ldp	x29, x30, [sp], #48
   1a590:	ret
   1a594:	mov	w0, #0xffffffff            	// #-1
   1a598:	ldp	x20, x19, [sp, #32]
   1a59c:	ldp	x22, x21, [sp, #16]
   1a5a0:	ldp	x29, x30, [sp], #48
   1a5a4:	ret
   1a5a8:	stp	x29, x30, [sp, #-64]!
   1a5ac:	mov	x29, sp
   1a5b0:	str	x23, [sp, #16]
   1a5b4:	stp	x22, x21, [sp, #32]
   1a5b8:	stp	x20, x19, [sp, #48]
   1a5bc:	str	xzr, [x29, #24]
   1a5c0:	cbz	x0, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a5c4:	mov	w21, w3
   1a5c8:	mov	x19, x2
   1a5cc:	mov	x23, x1
   1a5d0:	mov	x22, x0
   1a5d4:	str	w3, [x1]
   1a5d8:	str	w3, [x2]
   1a5dc:	bl	7ca0 <__errno_location@plt>
   1a5e0:	str	wzr, [x0]
   1a5e4:	ldrb	w8, [x22]
   1a5e8:	mov	x20, x0
   1a5ec:	cmp	w8, #0x3a
   1a5f0:	b.ne	1a5fc <scols_init_debug@@SMARTCOLS_2.25+0x6a28>  // b.any
   1a5f4:	add	x21, x22, #0x1
   1a5f8:	b	1a658 <scols_init_debug@@SMARTCOLS_2.25+0x6a84>
   1a5fc:	add	x1, x29, #0x18
   1a600:	mov	w2, #0xa                   	// #10
   1a604:	mov	x0, x22
   1a608:	bl	7810 <strtol@plt>
   1a60c:	str	w0, [x23]
   1a610:	str	w0, [x19]
   1a614:	ldr	x8, [x29, #24]
   1a618:	mov	w0, #0xffffffff            	// #-1
   1a61c:	cmp	x8, x22
   1a620:	b.eq	1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>  // b.none
   1a624:	ldr	w9, [x20]
   1a628:	cbnz	w9, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a62c:	cbz	x8, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a630:	ldrb	w9, [x8]
   1a634:	cmp	w9, #0x2d
   1a638:	b.eq	1a64c <scols_init_debug@@SMARTCOLS_2.25+0x6a78>  // b.none
   1a63c:	cmp	w9, #0x3a
   1a640:	b.ne	1a694 <scols_init_debug@@SMARTCOLS_2.25+0x6ac0>  // b.any
   1a644:	ldrb	w9, [x8, #1]
   1a648:	cbz	w9, 1a6ac <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1a64c:	add	x21, x8, #0x1
   1a650:	str	xzr, [x29, #24]
   1a654:	str	wzr, [x20]
   1a658:	add	x1, x29, #0x18
   1a65c:	mov	w2, #0xa                   	// #10
   1a660:	mov	x0, x21
   1a664:	bl	7810 <strtol@plt>
   1a668:	str	w0, [x19]
   1a66c:	ldr	w8, [x20]
   1a670:	mov	w0, #0xffffffff            	// #-1
   1a674:	cbnz	w8, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a678:	ldr	x8, [x29, #24]
   1a67c:	cbz	x8, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a680:	cmp	x8, x21
   1a684:	mov	w0, #0xffffffff            	// #-1
   1a688:	b.eq	1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>  // b.none
   1a68c:	ldrb	w8, [x8]
   1a690:	cbnz	w8, 1a698 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a694:	mov	w0, wzr
   1a698:	ldp	x20, x19, [sp, #48]
   1a69c:	ldp	x22, x21, [sp, #32]
   1a6a0:	ldr	x23, [sp, #16]
   1a6a4:	ldp	x29, x30, [sp], #64
   1a6a8:	ret
   1a6ac:	str	w21, [x19]
   1a6b0:	b	1a694 <scols_init_debug@@SMARTCOLS_2.25+0x6ac0>
   1a6b4:	stp	x29, x30, [sp, #-48]!
   1a6b8:	mov	w8, wzr
   1a6bc:	str	x21, [sp, #16]
   1a6c0:	stp	x20, x19, [sp, #32]
   1a6c4:	mov	x29, sp
   1a6c8:	cbz	x1, 1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>
   1a6cc:	cbz	x0, 1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>
   1a6d0:	ldrb	w8, [x0]
   1a6d4:	and	w8, w8, #0xff
   1a6d8:	cmp	w8, #0x2f
   1a6dc:	mov	x19, x0
   1a6e0:	b.ne	1a6fc <scols_init_debug@@SMARTCOLS_2.25+0x6b28>  // b.any
   1a6e4:	mov	x0, x19
   1a6e8:	ldrb	w8, [x0, #1]!
   1a6ec:	cmp	w8, #0x2f
   1a6f0:	mov	w8, #0x2f                  	// #47
   1a6f4:	b.eq	1a6d4 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>  // b.none
   1a6f8:	b	1a70c <scols_init_debug@@SMARTCOLS_2.25+0x6b38>
   1a6fc:	cbnz	w8, 1a70c <scols_init_debug@@SMARTCOLS_2.25+0x6b38>
   1a700:	mov	x20, xzr
   1a704:	mov	x19, xzr
   1a708:	b	1a72c <scols_init_debug@@SMARTCOLS_2.25+0x6b58>
   1a70c:	mov	w20, #0x1                   	// #1
   1a710:	ldrb	w8, [x19, x20]
   1a714:	cbz	w8, 1a72c <scols_init_debug@@SMARTCOLS_2.25+0x6b58>
   1a718:	cmp	w8, #0x2f
   1a71c:	b.eq	1a72c <scols_init_debug@@SMARTCOLS_2.25+0x6b58>  // b.none
   1a720:	add	x20, x20, #0x1
   1a724:	ldrb	w8, [x19, x20]
   1a728:	cbnz	w8, 1a718 <scols_init_debug@@SMARTCOLS_2.25+0x6b44>
   1a72c:	ldrb	w8, [x1]
   1a730:	and	w8, w8, #0xff
   1a734:	cmp	w8, #0x2f
   1a738:	mov	x21, x1
   1a73c:	b.ne	1a758 <scols_init_debug@@SMARTCOLS_2.25+0x6b84>  // b.any
   1a740:	mov	x1, x21
   1a744:	ldrb	w8, [x1, #1]!
   1a748:	cmp	w8, #0x2f
   1a74c:	mov	w8, #0x2f                  	// #47
   1a750:	b.eq	1a730 <scols_init_debug@@SMARTCOLS_2.25+0x6b5c>  // b.none
   1a754:	b	1a768 <scols_init_debug@@SMARTCOLS_2.25+0x6b94>
   1a758:	cbnz	w8, 1a768 <scols_init_debug@@SMARTCOLS_2.25+0x6b94>
   1a75c:	mov	x8, xzr
   1a760:	mov	x21, xzr
   1a764:	b	1a788 <scols_init_debug@@SMARTCOLS_2.25+0x6bb4>
   1a768:	mov	w8, #0x1                   	// #1
   1a76c:	ldrb	w9, [x21, x8]
   1a770:	cbz	w9, 1a788 <scols_init_debug@@SMARTCOLS_2.25+0x6bb4>
   1a774:	cmp	w9, #0x2f
   1a778:	b.eq	1a788 <scols_init_debug@@SMARTCOLS_2.25+0x6bb4>  // b.none
   1a77c:	add	x8, x8, #0x1
   1a780:	ldrb	w9, [x21, x8]
   1a784:	cbnz	w9, 1a774 <scols_init_debug@@SMARTCOLS_2.25+0x6ba0>
   1a788:	add	x9, x8, x20
   1a78c:	cmp	x9, #0x1
   1a790:	b.eq	1a79c <scols_init_debug@@SMARTCOLS_2.25+0x6bc8>  // b.none
   1a794:	cbnz	x9, 1a7bc <scols_init_debug@@SMARTCOLS_2.25+0x6be8>
   1a798:	b	1a7f0 <scols_init_debug@@SMARTCOLS_2.25+0x6c1c>
   1a79c:	cbz	x19, 1a7ac <scols_init_debug@@SMARTCOLS_2.25+0x6bd8>
   1a7a0:	ldrb	w9, [x19]
   1a7a4:	cmp	w9, #0x2f
   1a7a8:	b.eq	1a7f0 <scols_init_debug@@SMARTCOLS_2.25+0x6c1c>  // b.none
   1a7ac:	cbz	x21, 1a7f8 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   1a7b0:	ldrb	w9, [x21]
   1a7b4:	cmp	w9, #0x2f
   1a7b8:	b.eq	1a7f0 <scols_init_debug@@SMARTCOLS_2.25+0x6c1c>  // b.none
   1a7bc:	cmp	x20, x8
   1a7c0:	mov	w8, wzr
   1a7c4:	b.ne	1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>  // b.any
   1a7c8:	cbz	x19, 1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>
   1a7cc:	cbz	x21, 1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>
   1a7d0:	mov	x0, x19
   1a7d4:	mov	x1, x21
   1a7d8:	mov	x2, x20
   1a7dc:	bl	74d0 <strncmp@plt>
   1a7e0:	cbnz	w0, 1a7f8 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   1a7e4:	add	x0, x19, x20
   1a7e8:	add	x1, x21, x20
   1a7ec:	b	1a6d0 <scols_init_debug@@SMARTCOLS_2.25+0x6afc>
   1a7f0:	mov	w8, #0x1                   	// #1
   1a7f4:	b	1a7fc <scols_init_debug@@SMARTCOLS_2.25+0x6c28>
   1a7f8:	mov	w8, wzr
   1a7fc:	ldp	x20, x19, [sp, #32]
   1a800:	ldr	x21, [sp, #16]
   1a804:	mov	w0, w8
   1a808:	ldp	x29, x30, [sp], #48
   1a80c:	ret
   1a810:	stp	x29, x30, [sp, #-64]!
   1a814:	orr	x8, x0, x1
   1a818:	stp	x24, x23, [sp, #16]
   1a81c:	stp	x22, x21, [sp, #32]
   1a820:	stp	x20, x19, [sp, #48]
   1a824:	mov	x29, sp
   1a828:	cbz	x8, 1a85c <scols_init_debug@@SMARTCOLS_2.25+0x6c88>
   1a82c:	mov	x19, x1
   1a830:	mov	x21, x0
   1a834:	mov	x20, x2
   1a838:	cbz	x0, 1a878 <scols_init_debug@@SMARTCOLS_2.25+0x6ca4>
   1a83c:	cbz	x19, 1a894 <scols_init_debug@@SMARTCOLS_2.25+0x6cc0>
   1a840:	mov	x0, x21
   1a844:	bl	7030 <strlen@plt>
   1a848:	mvn	x8, x0
   1a84c:	cmp	x8, x20
   1a850:	b.cs	1a89c <scols_init_debug@@SMARTCOLS_2.25+0x6cc8>  // b.hs, b.nlast
   1a854:	mov	x22, xzr
   1a858:	b	1a8d8 <scols_init_debug@@SMARTCOLS_2.25+0x6d04>
   1a85c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a860:	add	x0, x0, #0x1ad
   1a864:	ldp	x20, x19, [sp, #48]
   1a868:	ldp	x22, x21, [sp, #32]
   1a86c:	ldp	x24, x23, [sp, #16]
   1a870:	ldp	x29, x30, [sp], #64
   1a874:	b	7650 <strdup@plt>
   1a878:	mov	x0, x19
   1a87c:	mov	x1, x20
   1a880:	ldp	x20, x19, [sp, #48]
   1a884:	ldp	x22, x21, [sp, #32]
   1a888:	ldp	x24, x23, [sp, #16]
   1a88c:	ldp	x29, x30, [sp], #64
   1a890:	b	7930 <strndup@plt>
   1a894:	mov	x0, x21
   1a898:	b	1a864 <scols_init_debug@@SMARTCOLS_2.25+0x6c90>
   1a89c:	add	x24, x0, x20
   1a8a0:	mov	x23, x0
   1a8a4:	add	x0, x24, #0x1
   1a8a8:	bl	7400 <malloc@plt>
   1a8ac:	mov	x22, x0
   1a8b0:	cbz	x0, 1a8d8 <scols_init_debug@@SMARTCOLS_2.25+0x6d04>
   1a8b4:	mov	x0, x22
   1a8b8:	mov	x1, x21
   1a8bc:	mov	x2, x23
   1a8c0:	bl	6f90 <memcpy@plt>
   1a8c4:	add	x0, x22, x23
   1a8c8:	mov	x1, x19
   1a8cc:	mov	x2, x20
   1a8d0:	bl	6f90 <memcpy@plt>
   1a8d4:	strb	wzr, [x22, x24]
   1a8d8:	mov	x0, x22
   1a8dc:	ldp	x20, x19, [sp, #48]
   1a8e0:	ldp	x22, x21, [sp, #32]
   1a8e4:	ldp	x24, x23, [sp, #16]
   1a8e8:	ldp	x29, x30, [sp], #64
   1a8ec:	ret
   1a8f0:	stp	x29, x30, [sp, #-64]!
   1a8f4:	stp	x20, x19, [sp, #48]
   1a8f8:	mov	x20, x0
   1a8fc:	stp	x24, x23, [sp, #16]
   1a900:	stp	x22, x21, [sp, #32]
   1a904:	mov	x29, sp
   1a908:	cbz	x1, 1a93c <scols_init_debug@@SMARTCOLS_2.25+0x6d68>
   1a90c:	mov	x0, x1
   1a910:	mov	x19, x1
   1a914:	bl	7030 <strlen@plt>
   1a918:	mov	x21, x0
   1a91c:	cbz	x20, 1a948 <scols_init_debug@@SMARTCOLS_2.25+0x6d74>
   1a920:	mov	x0, x20
   1a924:	bl	7030 <strlen@plt>
   1a928:	mvn	x8, x0
   1a92c:	cmp	x21, x8
   1a930:	b.ls	1a964 <scols_init_debug@@SMARTCOLS_2.25+0x6d90>  // b.plast
   1a934:	mov	x22, xzr
   1a938:	b	1a9a0 <scols_init_debug@@SMARTCOLS_2.25+0x6dcc>
   1a93c:	cbz	x20, 1a9b8 <scols_init_debug@@SMARTCOLS_2.25+0x6de4>
   1a940:	mov	x0, x20
   1a944:	b	1a9c0 <scols_init_debug@@SMARTCOLS_2.25+0x6dec>
   1a948:	mov	x0, x19
   1a94c:	mov	x1, x21
   1a950:	ldp	x20, x19, [sp, #48]
   1a954:	ldp	x22, x21, [sp, #32]
   1a958:	ldp	x24, x23, [sp, #16]
   1a95c:	ldp	x29, x30, [sp], #64
   1a960:	b	7930 <strndup@plt>
   1a964:	add	x24, x0, x21
   1a968:	mov	x23, x0
   1a96c:	add	x0, x24, #0x1
   1a970:	bl	7400 <malloc@plt>
   1a974:	mov	x22, x0
   1a978:	cbz	x0, 1a9a0 <scols_init_debug@@SMARTCOLS_2.25+0x6dcc>
   1a97c:	mov	x0, x22
   1a980:	mov	x1, x20
   1a984:	mov	x2, x23
   1a988:	bl	6f90 <memcpy@plt>
   1a98c:	add	x0, x22, x23
   1a990:	mov	x1, x19
   1a994:	mov	x2, x21
   1a998:	bl	6f90 <memcpy@plt>
   1a99c:	strb	wzr, [x22, x24]
   1a9a0:	mov	x0, x22
   1a9a4:	ldp	x20, x19, [sp, #48]
   1a9a8:	ldp	x22, x21, [sp, #32]
   1a9ac:	ldp	x24, x23, [sp, #16]
   1a9b0:	ldp	x29, x30, [sp], #64
   1a9b4:	ret
   1a9b8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1a9bc:	add	x0, x0, #0x1ad
   1a9c0:	ldp	x20, x19, [sp, #48]
   1a9c4:	ldp	x22, x21, [sp, #32]
   1a9c8:	ldp	x24, x23, [sp, #16]
   1a9cc:	ldp	x29, x30, [sp], #64
   1a9d0:	b	7650 <strdup@plt>
   1a9d4:	sub	sp, sp, #0x140
   1a9d8:	stp	x29, x30, [sp, #240]
   1a9dc:	add	x29, sp, #0xf0
   1a9e0:	sub	x9, x29, #0x70
   1a9e4:	mov	x10, sp
   1a9e8:	mov	x11, #0xffffffffffffffd0    	// #-48
   1a9ec:	add	x8, x29, #0x50
   1a9f0:	movk	x11, #0xff80, lsl #32
   1a9f4:	add	x9, x9, #0x30
   1a9f8:	add	x10, x10, #0x80
   1a9fc:	stp	x8, x9, [x29, #-32]
   1aa00:	stp	x10, x11, [x29, #-16]
   1aa04:	stp	x2, x3, [x29, #-112]
   1aa08:	stp	x4, x5, [x29, #-96]
   1aa0c:	stp	x6, x7, [x29, #-80]
   1aa10:	stp	q1, q2, [sp, #16]
   1aa14:	str	q0, [sp]
   1aa18:	ldp	q0, q1, [x29, #-32]
   1aa1c:	stp	x20, x19, [sp, #304]
   1aa20:	mov	x19, x0
   1aa24:	add	x0, x29, #0x18
   1aa28:	sub	x2, x29, #0x40
   1aa2c:	str	x28, [sp, #256]
   1aa30:	stp	x24, x23, [sp, #272]
   1aa34:	stp	x22, x21, [sp, #288]
   1aa38:	stp	q3, q4, [sp, #48]
   1aa3c:	stp	q5, q6, [sp, #80]
   1aa40:	str	q7, [sp, #112]
   1aa44:	stp	q0, q1, [x29, #-64]
   1aa48:	bl	78d0 <vasprintf@plt>
   1aa4c:	tbnz	w0, #31, 1aa84 <scols_init_debug@@SMARTCOLS_2.25+0x6eb0>
   1aa50:	ldr	x21, [x29, #24]
   1aa54:	orr	x8, x19, x21
   1aa58:	cbz	x8, 1aa8c <scols_init_debug@@SMARTCOLS_2.25+0x6eb8>
   1aa5c:	mov	w22, w0
   1aa60:	cbz	x19, 1aaa0 <scols_init_debug@@SMARTCOLS_2.25+0x6ecc>
   1aa64:	cbz	x21, 1aab4 <scols_init_debug@@SMARTCOLS_2.25+0x6ee0>
   1aa68:	mov	x0, x19
   1aa6c:	bl	7030 <strlen@plt>
   1aa70:	mvn	x8, x0
   1aa74:	cmp	x8, x22
   1aa78:	b.cs	1aabc <scols_init_debug@@SMARTCOLS_2.25+0x6ee8>  // b.hs, b.nlast
   1aa7c:	mov	x20, xzr
   1aa80:	b	1aaf8 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   1aa84:	mov	x20, xzr
   1aa88:	b	1ab00 <scols_init_debug@@SMARTCOLS_2.25+0x6f2c>
   1aa8c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1aa90:	add	x0, x0, #0x1ad
   1aa94:	bl	7650 <strdup@plt>
   1aa98:	mov	x20, x0
   1aa9c:	b	1aaf8 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   1aaa0:	mov	x0, x21
   1aaa4:	mov	x1, x22
   1aaa8:	bl	7930 <strndup@plt>
   1aaac:	mov	x20, x0
   1aab0:	b	1aaf8 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   1aab4:	mov	x0, x19
   1aab8:	b	1aa94 <scols_init_debug@@SMARTCOLS_2.25+0x6ec0>
   1aabc:	add	x24, x0, x22
   1aac0:	mov	x23, x0
   1aac4:	add	x0, x24, #0x1
   1aac8:	bl	7400 <malloc@plt>
   1aacc:	mov	x20, x0
   1aad0:	cbz	x0, 1aaf8 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   1aad4:	mov	x0, x20
   1aad8:	mov	x1, x19
   1aadc:	mov	x2, x23
   1aae0:	bl	6f90 <memcpy@plt>
   1aae4:	add	x0, x20, x23
   1aae8:	mov	x1, x21
   1aaec:	mov	x2, x22
   1aaf0:	bl	6f90 <memcpy@plt>
   1aaf4:	strb	wzr, [x20, x24]
   1aaf8:	ldr	x0, [x29, #24]
   1aafc:	bl	7850 <free@plt>
   1ab00:	mov	x0, x20
   1ab04:	ldp	x20, x19, [sp, #304]
   1ab08:	ldp	x22, x21, [sp, #288]
   1ab0c:	ldp	x24, x23, [sp, #272]
   1ab10:	ldr	x28, [sp, #256]
   1ab14:	ldp	x29, x30, [sp, #240]
   1ab18:	add	sp, sp, #0x140
   1ab1c:	ret
   1ab20:	sub	sp, sp, #0x60
   1ab24:	stp	x29, x30, [sp, #16]
   1ab28:	stp	x26, x25, [sp, #32]
   1ab2c:	stp	x24, x23, [sp, #48]
   1ab30:	stp	x22, x21, [sp, #64]
   1ab34:	stp	x20, x19, [sp, #80]
   1ab38:	ldr	x23, [x0]
   1ab3c:	add	x29, sp, #0x10
   1ab40:	ldrb	w8, [x23]
   1ab44:	cbz	w8, 1ad04 <scols_init_debug@@SMARTCOLS_2.25+0x7130>
   1ab48:	mov	x20, x0
   1ab4c:	mov	x22, x1
   1ab50:	mov	x0, x23
   1ab54:	mov	x1, x2
   1ab58:	mov	w24, w3
   1ab5c:	mov	x21, x2
   1ab60:	bl	7940 <strspn@plt>
   1ab64:	add	x19, x23, x0
   1ab68:	ldrb	w25, [x19]
   1ab6c:	cbz	x25, 1ad00 <scols_init_debug@@SMARTCOLS_2.25+0x712c>
   1ab70:	cbz	w24, 1ac00 <scols_init_debug@@SMARTCOLS_2.25+0x702c>
   1ab74:	cmp	w25, #0x3f
   1ab78:	b.hi	1ac1c <scols_init_debug@@SMARTCOLS_2.25+0x7048>  // b.pmore
   1ab7c:	mov	w8, #0x1                   	// #1
   1ab80:	mov	x9, #0x1                   	// #1
   1ab84:	lsl	x8, x8, x25
   1ab88:	movk	x9, #0x84, lsl #32
   1ab8c:	and	x8, x8, x9
   1ab90:	cbz	x8, 1ac1c <scols_init_debug@@SMARTCOLS_2.25+0x7048>
   1ab94:	sturb	w25, [x29, #-4]
   1ab98:	sturb	wzr, [x29, #-3]
   1ab9c:	mov	x24, x19
   1aba0:	ldrb	w9, [x24, #1]!
   1aba4:	cbz	w9, 1ac9c <scols_init_debug@@SMARTCOLS_2.25+0x70c8>
   1aba8:	add	x10, x0, x23
   1abac:	mov	x26, xzr
   1abb0:	mov	w8, wzr
   1abb4:	add	x23, x10, #0x2
   1abb8:	b	1abdc <scols_init_debug@@SMARTCOLS_2.25+0x7008>
   1abbc:	sxtb	w1, w9
   1abc0:	sub	x0, x29, #0x4
   1abc4:	bl	7950 <strchr@plt>
   1abc8:	cbnz	x0, 1acb0 <scols_init_debug@@SMARTCOLS_2.25+0x70dc>
   1abcc:	mov	w8, wzr
   1abd0:	ldrb	w9, [x23, x26]
   1abd4:	add	x26, x26, #0x1
   1abd8:	cbz	w9, 1abfc <scols_init_debug@@SMARTCOLS_2.25+0x7028>
   1abdc:	cbnz	w8, 1abcc <scols_init_debug@@SMARTCOLS_2.25+0x6ff8>
   1abe0:	and	w8, w9, #0xff
   1abe4:	cmp	w8, #0x5c
   1abe8:	b.ne	1abbc <scols_init_debug@@SMARTCOLS_2.25+0x6fe8>  // b.any
   1abec:	mov	w8, #0x1                   	// #1
   1abf0:	ldrb	w9, [x23, x26]
   1abf4:	add	x26, x26, #0x1
   1abf8:	cbnz	w9, 1abdc <scols_init_debug@@SMARTCOLS_2.25+0x7008>
   1abfc:	b	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x70e0>
   1ac00:	mov	x0, x19
   1ac04:	mov	x1, x21
   1ac08:	bl	7c50 <strcspn@plt>
   1ac0c:	add	x8, x19, x0
   1ac10:	str	x0, [x22]
   1ac14:	str	x8, [x20]
   1ac18:	b	1ad08 <scols_init_debug@@SMARTCOLS_2.25+0x7134>
   1ac1c:	add	x9, x0, x23
   1ac20:	mov	x24, xzr
   1ac24:	mov	w8, wzr
   1ac28:	add	x23, x9, #0x1
   1ac2c:	b	1ac50 <scols_init_debug@@SMARTCOLS_2.25+0x707c>
   1ac30:	sxtb	w1, w25
   1ac34:	mov	x0, x21
   1ac38:	bl	7950 <strchr@plt>
   1ac3c:	cbnz	x0, 1aca8 <scols_init_debug@@SMARTCOLS_2.25+0x70d4>
   1ac40:	mov	w8, wzr
   1ac44:	ldrb	w25, [x23, x24]
   1ac48:	add	x24, x24, #0x1
   1ac4c:	cbz	w25, 1ac70 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1ac50:	cbnz	w8, 1ac40 <scols_init_debug@@SMARTCOLS_2.25+0x706c>
   1ac54:	and	w8, w25, #0xff
   1ac58:	cmp	w8, #0x5c
   1ac5c:	b.ne	1ac30 <scols_init_debug@@SMARTCOLS_2.25+0x705c>  // b.any
   1ac60:	mov	w8, #0x1                   	// #1
   1ac64:	ldrb	w25, [x23, x24]
   1ac68:	add	x24, x24, #0x1
   1ac6c:	cbnz	w25, 1ac50 <scols_init_debug@@SMARTCOLS_2.25+0x707c>
   1ac70:	sub	w8, w24, w8
   1ac74:	sxtw	x8, w8
   1ac78:	str	x8, [x22]
   1ac7c:	add	x22, x19, x8
   1ac80:	ldrsb	w1, [x22]
   1ac84:	cbz	w1, 1ac94 <scols_init_debug@@SMARTCOLS_2.25+0x70c0>
   1ac88:	mov	x0, x21
   1ac8c:	bl	7950 <strchr@plt>
   1ac90:	cbz	x0, 1ad00 <scols_init_debug@@SMARTCOLS_2.25+0x712c>
   1ac94:	str	x22, [x20]
   1ac98:	b	1ad08 <scols_init_debug@@SMARTCOLS_2.25+0x7134>
   1ac9c:	mov	w8, wzr
   1aca0:	mov	w26, wzr
   1aca4:	b	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x70e0>
   1aca8:	mov	w8, wzr
   1acac:	b	1ac70 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1acb0:	mov	w8, wzr
   1acb4:	sub	w8, w26, w8
   1acb8:	sxtw	x23, w8
   1acbc:	str	x23, [x22]
   1acc0:	add	x8, x23, x19
   1acc4:	ldrb	w8, [x8, #1]
   1acc8:	cbz	w8, 1ad00 <scols_init_debug@@SMARTCOLS_2.25+0x712c>
   1accc:	cmp	w8, w25
   1acd0:	b.ne	1ad00 <scols_init_debug@@SMARTCOLS_2.25+0x712c>  // b.any
   1acd4:	add	x8, x23, x19
   1acd8:	ldrsb	w1, [x8, #2]
   1acdc:	cbz	w1, 1acec <scols_init_debug@@SMARTCOLS_2.25+0x7118>
   1ace0:	mov	x0, x21
   1ace4:	bl	7950 <strchr@plt>
   1ace8:	cbz	x0, 1ad00 <scols_init_debug@@SMARTCOLS_2.25+0x712c>
   1acec:	add	x8, x19, x23
   1acf0:	add	x8, x8, #0x2
   1acf4:	str	x8, [x20]
   1acf8:	mov	x19, x24
   1acfc:	b	1ad08 <scols_init_debug@@SMARTCOLS_2.25+0x7134>
   1ad00:	str	x19, [x20]
   1ad04:	mov	x19, xzr
   1ad08:	mov	x0, x19
   1ad0c:	ldp	x20, x19, [sp, #80]
   1ad10:	ldp	x22, x21, [sp, #64]
   1ad14:	ldp	x24, x23, [sp, #48]
   1ad18:	ldp	x26, x25, [sp, #32]
   1ad1c:	ldp	x29, x30, [sp, #16]
   1ad20:	add	sp, sp, #0x60
   1ad24:	ret
   1ad28:	stp	x29, x30, [sp, #-32]!
   1ad2c:	str	x19, [sp, #16]
   1ad30:	mov	x19, x0
   1ad34:	mov	x29, sp
   1ad38:	mov	x0, x19
   1ad3c:	bl	74f0 <fgetc@plt>
   1ad40:	cmp	w0, #0xa
   1ad44:	b.eq	1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x718c>  // b.none
   1ad48:	cmn	w0, #0x1
   1ad4c:	b.ne	1ad38 <scols_init_debug@@SMARTCOLS_2.25+0x7164>  // b.any
   1ad50:	mov	w0, #0x1                   	// #1
   1ad54:	ldr	x19, [sp, #16]
   1ad58:	ldp	x29, x30, [sp], #32
   1ad5c:	ret
   1ad60:	mov	w0, wzr
   1ad64:	ldr	x19, [sp, #16]
   1ad68:	ldp	x29, x30, [sp], #32
   1ad6c:	ret
   1ad70:	sub	sp, sp, #0xc0
   1ad74:	stp	x29, x30, [sp, #144]
   1ad78:	str	x21, [sp, #160]
   1ad7c:	stp	x20, x19, [sp, #176]
   1ad80:	add	x29, sp, #0x90
   1ad84:	stp	xzr, xzr, [sp]
   1ad88:	cbz	x0, 1b434 <scols_init_debug@@SMARTCOLS_2.25+0x7860>
   1ad8c:	mov	x19, x1
   1ad90:	cbz	x1, 1b454 <scols_init_debug@@SMARTCOLS_2.25+0x7880>
   1ad94:	mov	x20, x0
   1ad98:	mov	x0, xzr
   1ad9c:	bl	73d0 <time@plt>
   1ada0:	str	x0, [x29, #24]
   1ada4:	add	x0, x29, #0x18
   1ada8:	sub	x1, x29, #0x40
   1adac:	bl	71a0 <localtime_r@plt>
   1adb0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1adb4:	mov	w21, #0xffffffff            	// #-1
   1adb8:	add	x1, x1, #0x4cb
   1adbc:	mov	x0, x20
   1adc0:	stur	w21, [x29, #-32]
   1adc4:	bl	77c0 <strcmp@plt>
   1adc8:	cbz	w0, 1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1adcc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1add0:	add	x1, x1, #0x4cf
   1add4:	mov	x0, x20
   1add8:	bl	77c0 <strcmp@plt>
   1addc:	cbz	w0, 1ae30 <scols_init_debug@@SMARTCOLS_2.25+0x725c>
   1ade0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ade4:	add	x1, x1, #0x4d5
   1ade8:	mov	x0, x20
   1adec:	bl	77c0 <strcmp@plt>
   1adf0:	cbz	w0, 1ae3c <scols_init_debug@@SMARTCOLS_2.25+0x7268>
   1adf4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1adf8:	add	x1, x1, #0x4df
   1adfc:	mov	x0, x20
   1ae00:	bl	77c0 <strcmp@plt>
   1ae04:	cbz	w0, 1ae50 <scols_init_debug@@SMARTCOLS_2.25+0x727c>
   1ae08:	ldrb	w8, [x20]
   1ae0c:	cmp	w8, #0x2d
   1ae10:	b.eq	1aeb0 <scols_init_debug@@SMARTCOLS_2.25+0x72dc>  // b.none
   1ae14:	cmp	w8, #0x2b
   1ae18:	b.ne	1aec8 <scols_init_debug@@SMARTCOLS_2.25+0x72f4>  // b.any
   1ae1c:	add	x0, x20, #0x1
   1ae20:	add	x1, sp, #0x8
   1ae24:	bl	1b474 <scols_init_debug@@SMARTCOLS_2.25+0x78a0>
   1ae28:	tbz	w0, #31, 1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x7290>
   1ae2c:	b	1aec0 <scols_init_debug@@SMARTCOLS_2.25+0x72ec>
   1ae30:	stur	xzr, [x29, #-60]
   1ae34:	stur	wzr, [x29, #-64]
   1ae38:	b	1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x7290>
   1ae3c:	ldur	w8, [x29, #-52]
   1ae40:	stur	xzr, [x29, #-60]
   1ae44:	stur	wzr, [x29, #-64]
   1ae48:	sub	w8, w8, #0x1
   1ae4c:	b	1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x728c>
   1ae50:	ldur	w8, [x29, #-52]
   1ae54:	stur	xzr, [x29, #-60]
   1ae58:	stur	wzr, [x29, #-64]
   1ae5c:	add	w8, w8, #0x1
   1ae60:	stur	w8, [x29, #-52]
   1ae64:	mov	w21, #0xffffffff            	// #-1
   1ae68:	sub	x0, x29, #0x40
   1ae6c:	bl	76e0 <mktime@plt>
   1ae70:	cmn	x0, #0x1
   1ae74:	str	x0, [x29, #24]
   1ae78:	b.eq	1b404 <scols_init_debug@@SMARTCOLS_2.25+0x7830>  // b.none
   1ae7c:	tbnz	w21, #31, 1ae8c <scols_init_debug@@SMARTCOLS_2.25+0x72b8>
   1ae80:	ldur	w8, [x29, #-40]
   1ae84:	cmp	w8, w21
   1ae88:	b.ne	1b404 <scols_init_debug@@SMARTCOLS_2.25+0x7830>  // b.any
   1ae8c:	ldp	x9, x8, [sp]
   1ae90:	mov	w10, #0x4240                	// #16960
   1ae94:	movk	w10, #0xf, lsl #16
   1ae98:	mov	w20, wzr
   1ae9c:	madd	x8, x0, x10, x8
   1aea0:	subs	x8, x8, x9
   1aea4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   1aea8:	str	x8, [x19]
   1aeac:	b	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x7834>
   1aeb0:	add	x0, x20, #0x1
   1aeb4:	mov	x1, sp
   1aeb8:	bl	1b474 <scols_init_debug@@SMARTCOLS_2.25+0x78a0>
   1aebc:	tbz	w0, #31, 1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x7290>
   1aec0:	mov	w20, w0
   1aec4:	b	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x7834>
   1aec8:	mov	x0, x20
   1aecc:	bl	7030 <strlen@plt>
   1aed0:	subs	x1, x0, #0x4
   1aed4:	b.cc	1aef0 <scols_init_debug@@SMARTCOLS_2.25+0x731c>  // b.lo, b.ul, b.last
   1aed8:	add	x8, x20, x0
   1aedc:	ldur	w8, [x8, #-4]
   1aee0:	mov	w9, #0x6120                	// #24864
   1aee4:	movk	w9, #0x6f67, lsl #16
   1aee8:	cmp	w8, w9
   1aeec:	b.eq	1b070 <scols_init_debug@@SMARTCOLS_2.25+0x749c>  // b.none
   1aef0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1aef4:	add	x1, x1, #0x435
   1aef8:	mov	w2, #0x6                   	// #6
   1aefc:	mov	x0, x20
   1af00:	bl	78a0 <strncasecmp@plt>
   1af04:	cbnz	w0, 1af20 <scols_init_debug@@SMARTCOLS_2.25+0x734c>
   1af08:	ldrb	w8, [x20, #6]
   1af0c:	cmp	w8, #0x20
   1af10:	b.ne	1af20 <scols_init_debug@@SMARTCOLS_2.25+0x734c>  // b.any
   1af14:	mov	x9, xzr
   1af18:	mov	w8, #0x7                   	// #7
   1af1c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1af20:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1af24:	add	x1, x1, #0x43c
   1af28:	mov	w2, #0x3                   	// #3
   1af2c:	mov	x0, x20
   1af30:	bl	78a0 <strncasecmp@plt>
   1af34:	cbnz	w0, 1af50 <scols_init_debug@@SMARTCOLS_2.25+0x737c>
   1af38:	ldrb	w8, [x20, #3]
   1af3c:	cmp	w8, #0x20
   1af40:	b.ne	1af50 <scols_init_debug@@SMARTCOLS_2.25+0x737c>  // b.any
   1af44:	mov	w8, #0x4                   	// #4
   1af48:	mov	w9, #0x1                   	// #1
   1af4c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1af50:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1af54:	add	x1, x1, #0x440
   1af58:	mov	w2, #0x6                   	// #6
   1af5c:	mov	x0, x20
   1af60:	bl	78a0 <strncasecmp@plt>
   1af64:	cbnz	w0, 1af80 <scols_init_debug@@SMARTCOLS_2.25+0x73ac>
   1af68:	ldrb	w8, [x20, #6]
   1af6c:	cmp	w8, #0x20
   1af70:	b.ne	1af80 <scols_init_debug@@SMARTCOLS_2.25+0x73ac>  // b.any
   1af74:	mov	w8, #0x7                   	// #7
   1af78:	mov	w9, #0x2                   	// #2
   1af7c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1af80:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1af84:	add	x1, x1, #0x447
   1af88:	mov	w2, #0x3                   	// #3
   1af8c:	mov	x0, x20
   1af90:	bl	78a0 <strncasecmp@plt>
   1af94:	cbnz	w0, 1afb0 <scols_init_debug@@SMARTCOLS_2.25+0x73dc>
   1af98:	ldrb	w8, [x20, #3]
   1af9c:	cmp	w8, #0x20
   1afa0:	b.ne	1afb0 <scols_init_debug@@SMARTCOLS_2.25+0x73dc>  // b.any
   1afa4:	mov	w8, #0x4                   	// #4
   1afa8:	mov	w9, #0x3                   	// #3
   1afac:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1afb0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1afb4:	add	x1, x1, #0x44b
   1afb8:	mov	w2, #0x7                   	// #7
   1afbc:	mov	x0, x20
   1afc0:	bl	78a0 <strncasecmp@plt>
   1afc4:	cbnz	w0, 1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x740c>
   1afc8:	ldrb	w8, [x20, #7]
   1afcc:	cmp	w8, #0x20
   1afd0:	b.ne	1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x740c>  // b.any
   1afd4:	mov	w8, #0x8                   	// #8
   1afd8:	mov	w9, #0x4                   	// #4
   1afdc:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1afe0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1afe4:	add	x1, x1, #0x453
   1afe8:	mov	w2, #0x3                   	// #3
   1afec:	mov	x0, x20
   1aff0:	bl	78a0 <strncasecmp@plt>
   1aff4:	cbnz	w0, 1b010 <scols_init_debug@@SMARTCOLS_2.25+0x743c>
   1aff8:	ldrb	w8, [x20, #3]
   1affc:	cmp	w8, #0x20
   1b000:	b.ne	1b010 <scols_init_debug@@SMARTCOLS_2.25+0x743c>  // b.any
   1b004:	mov	w8, #0x4                   	// #4
   1b008:	mov	w9, #0x5                   	// #5
   1b00c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b010:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b014:	add	x1, x1, #0x457
   1b018:	mov	w2, #0x9                   	// #9
   1b01c:	mov	x0, x20
   1b020:	bl	78a0 <strncasecmp@plt>
   1b024:	cbnz	w0, 1b040 <scols_init_debug@@SMARTCOLS_2.25+0x746c>
   1b028:	ldrb	w8, [x20, #9]
   1b02c:	cmp	w8, #0x20
   1b030:	b.ne	1b040 <scols_init_debug@@SMARTCOLS_2.25+0x746c>  // b.any
   1b034:	mov	w8, #0xa                   	// #10
   1b038:	mov	w9, #0x6                   	// #6
   1b03c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b040:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b044:	add	x1, x1, #0x461
   1b048:	mov	w2, #0x3                   	// #3
   1b04c:	mov	x0, x20
   1b050:	bl	78a0 <strncasecmp@plt>
   1b054:	cbnz	w0, 1b09c <scols_init_debug@@SMARTCOLS_2.25+0x74c8>
   1b058:	ldrb	w8, [x20, #3]
   1b05c:	cmp	w8, #0x20
   1b060:	b.ne	1b09c <scols_init_debug@@SMARTCOLS_2.25+0x74c8>  // b.any
   1b064:	mov	w8, #0x4                   	// #4
   1b068:	mov	w9, #0x7                   	// #7
   1b06c:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b070:	mov	x0, x20
   1b074:	bl	7930 <strndup@plt>
   1b078:	cbz	x0, 1b15c <scols_init_debug@@SMARTCOLS_2.25+0x7588>
   1b07c:	mov	x1, sp
   1b080:	mov	x21, x0
   1b084:	bl	1b474 <scols_init_debug@@SMARTCOLS_2.25+0x78a0>
   1b088:	mov	w20, w0
   1b08c:	mov	x0, x21
   1b090:	bl	7850 <free@plt>
   1b094:	tbz	w20, #31, 1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x7290>
   1b098:	b	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x7834>
   1b09c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b0a0:	add	x1, x1, #0x465
   1b0a4:	mov	w2, #0x8                   	// #8
   1b0a8:	mov	x0, x20
   1b0ac:	bl	78a0 <strncasecmp@plt>
   1b0b0:	cbnz	w0, 1b0cc <scols_init_debug@@SMARTCOLS_2.25+0x74f8>
   1b0b4:	ldrb	w8, [x20, #8]
   1b0b8:	cmp	w8, #0x20
   1b0bc:	b.ne	1b0cc <scols_init_debug@@SMARTCOLS_2.25+0x74f8>  // b.any
   1b0c0:	mov	w8, #0x9                   	// #9
   1b0c4:	mov	w9, #0x8                   	// #8
   1b0c8:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b0cc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b0d0:	add	x1, x1, #0x46e
   1b0d4:	mov	w2, #0x3                   	// #3
   1b0d8:	mov	x0, x20
   1b0dc:	bl	78a0 <strncasecmp@plt>
   1b0e0:	cbnz	w0, 1b0fc <scols_init_debug@@SMARTCOLS_2.25+0x7528>
   1b0e4:	ldrb	w8, [x20, #3]
   1b0e8:	cmp	w8, #0x20
   1b0ec:	b.ne	1b0fc <scols_init_debug@@SMARTCOLS_2.25+0x7528>  // b.any
   1b0f0:	mov	w8, #0x4                   	// #4
   1b0f4:	mov	w9, #0x9                   	// #9
   1b0f8:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b0fc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b100:	add	x1, x1, #0x472
   1b104:	mov	w2, #0x6                   	// #6
   1b108:	mov	x0, x20
   1b10c:	bl	78a0 <strncasecmp@plt>
   1b110:	cbnz	w0, 1b12c <scols_init_debug@@SMARTCOLS_2.25+0x7558>
   1b114:	ldrb	w8, [x20, #6]
   1b118:	cmp	w8, #0x20
   1b11c:	b.ne	1b12c <scols_init_debug@@SMARTCOLS_2.25+0x7558>  // b.any
   1b120:	mov	w8, #0x7                   	// #7
   1b124:	mov	w9, #0xa                   	// #10
   1b128:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b12c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b130:	add	x1, x1, #0x479
   1b134:	mov	w2, #0x3                   	// #3
   1b138:	mov	x0, x20
   1b13c:	bl	78a0 <strncasecmp@plt>
   1b140:	cbnz	w0, 1b164 <scols_init_debug@@SMARTCOLS_2.25+0x7590>
   1b144:	ldrb	w8, [x20, #3]
   1b148:	cmp	w8, #0x20
   1b14c:	b.ne	1b164 <scols_init_debug@@SMARTCOLS_2.25+0x7590>  // b.any
   1b150:	mov	w8, #0x4                   	// #4
   1b154:	mov	w9, #0xb                   	// #11
   1b158:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b15c:	mov	w20, #0xfffffff4            	// #-12
   1b160:	b	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x7834>
   1b164:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b168:	add	x1, x1, #0x47d
   1b16c:	mov	w2, #0x8                   	// #8
   1b170:	mov	x0, x20
   1b174:	bl	78a0 <strncasecmp@plt>
   1b178:	cbnz	w0, 1b194 <scols_init_debug@@SMARTCOLS_2.25+0x75c0>
   1b17c:	ldrb	w8, [x20, #8]
   1b180:	cmp	w8, #0x20
   1b184:	b.ne	1b194 <scols_init_debug@@SMARTCOLS_2.25+0x75c0>  // b.any
   1b188:	mov	w8, #0x9                   	// #9
   1b18c:	mov	w9, #0xc                   	// #12
   1b190:	b	1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1b194:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b198:	add	x1, x1, #0x486
   1b19c:	mov	w2, #0x3                   	// #3
   1b1a0:	mov	x0, x20
   1b1a4:	bl	78a0 <strncasecmp@plt>
   1b1a8:	cbnz	w0, 1b42c <scols_init_debug@@SMARTCOLS_2.25+0x7858>
   1b1ac:	ldrb	w8, [x20, #3]
   1b1b0:	cmp	w8, #0x20
   1b1b4:	b.ne	1b42c <scols_init_debug@@SMARTCOLS_2.25+0x7858>  // b.any
   1b1b8:	mov	w8, #0x4                   	// #4
   1b1bc:	mov	w9, #0xd                   	// #13
   1b1c0:	adrp	x10, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1b1c4:	add	x10, x10, #0x8b8
   1b1c8:	add	x9, x10, x9, lsl #4
   1b1cc:	ldr	w21, [x9, #8]
   1b1d0:	add	x20, x20, x8
   1b1d4:	ldp	q0, q1, [x29, #-64]
   1b1d8:	ldur	q2, [x29, #-32]
   1b1dc:	ldur	x8, [x29, #-16]
   1b1e0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b1e4:	add	x1, x1, #0x4ed
   1b1e8:	sub	x2, x29, #0x40
   1b1ec:	mov	x0, x20
   1b1f0:	stp	q0, q1, [sp, #16]
   1b1f4:	str	q2, [sp, #48]
   1b1f8:	str	x8, [sp, #64]
   1b1fc:	bl	72c0 <strptime@plt>
   1b200:	cbz	x0, 1b20c <scols_init_debug@@SMARTCOLS_2.25+0x7638>
   1b204:	ldrb	w8, [x0]
   1b208:	cbz	w8, 1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1b20c:	ldp	q0, q1, [sp, #16]
   1b210:	ldr	q2, [sp, #48]
   1b214:	ldr	x8, [sp, #64]
   1b218:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b21c:	add	x1, x1, #0x4ff
   1b220:	sub	x2, x29, #0x40
   1b224:	mov	x0, x20
   1b228:	stp	q0, q1, [x29, #-64]
   1b22c:	stur	q2, [x29, #-32]
   1b230:	stur	x8, [x29, #-16]
   1b234:	bl	72c0 <strptime@plt>
   1b238:	cbz	x0, 1b244 <scols_init_debug@@SMARTCOLS_2.25+0x7670>
   1b23c:	ldrb	w8, [x0]
   1b240:	cbz	w8, 1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1b244:	ldp	q0, q1, [sp, #16]
   1b248:	ldr	q2, [sp, #48]
   1b24c:	ldr	x8, [sp, #64]
   1b250:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b254:	add	x1, x1, #0x511
   1b258:	sub	x2, x29, #0x40
   1b25c:	mov	x0, x20
   1b260:	stp	q0, q1, [x29, #-64]
   1b264:	stur	q2, [x29, #-32]
   1b268:	stur	x8, [x29, #-16]
   1b26c:	bl	72c0 <strptime@plt>
   1b270:	cbz	x0, 1b27c <scols_init_debug@@SMARTCOLS_2.25+0x76a8>
   1b274:	ldrb	w8, [x0]
   1b278:	cbz	w8, 1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1b27c:	ldp	q0, q1, [sp, #16]
   1b280:	ldr	q2, [sp, #48]
   1b284:	ldr	x8, [sp, #64]
   1b288:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b28c:	add	x1, x1, #0x523
   1b290:	sub	x2, x29, #0x40
   1b294:	mov	x0, x20
   1b298:	stp	q0, q1, [x29, #-64]
   1b29c:	stur	q2, [x29, #-32]
   1b2a0:	stur	x8, [x29, #-16]
   1b2a4:	bl	72c0 <strptime@plt>
   1b2a8:	cbz	x0, 1b2b4 <scols_init_debug@@SMARTCOLS_2.25+0x76e0>
   1b2ac:	ldrb	w8, [x0]
   1b2b0:	cbz	w8, 1b424 <scols_init_debug@@SMARTCOLS_2.25+0x7850>
   1b2b4:	ldp	q0, q1, [sp, #16]
   1b2b8:	ldr	q2, [sp, #48]
   1b2bc:	ldr	x8, [sp, #64]
   1b2c0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b2c4:	add	x1, x1, #0x532
   1b2c8:	sub	x2, x29, #0x40
   1b2cc:	mov	x0, x20
   1b2d0:	stp	q0, q1, [x29, #-64]
   1b2d4:	stur	q2, [x29, #-32]
   1b2d8:	stur	x8, [x29, #-16]
   1b2dc:	bl	72c0 <strptime@plt>
   1b2e0:	cbz	x0, 1b2ec <scols_init_debug@@SMARTCOLS_2.25+0x7718>
   1b2e4:	ldrb	w8, [x0]
   1b2e8:	cbz	w8, 1b424 <scols_init_debug@@SMARTCOLS_2.25+0x7850>
   1b2ec:	ldp	q0, q1, [sp, #16]
   1b2f0:	ldr	q2, [sp, #48]
   1b2f4:	ldr	x8, [sp, #64]
   1b2f8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b2fc:	add	x1, x1, #0x541
   1b300:	sub	x2, x29, #0x40
   1b304:	mov	x0, x20
   1b308:	stp	q0, q1, [x29, #-64]
   1b30c:	stur	q2, [x29, #-32]
   1b310:	stur	x8, [x29, #-16]
   1b314:	bl	72c0 <strptime@plt>
   1b318:	cbz	x0, 1b324 <scols_init_debug@@SMARTCOLS_2.25+0x7750>
   1b31c:	ldrb	w8, [x0]
   1b320:	cbz	w8, 1b420 <scols_init_debug@@SMARTCOLS_2.25+0x784c>
   1b324:	ldp	q0, q1, [sp, #16]
   1b328:	ldr	q2, [sp, #48]
   1b32c:	ldr	x8, [sp, #64]
   1b330:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b334:	add	x1, x1, #0x54a
   1b338:	sub	x2, x29, #0x40
   1b33c:	mov	x0, x20
   1b340:	stp	q0, q1, [x29, #-64]
   1b344:	stur	q2, [x29, #-32]
   1b348:	stur	x8, [x29, #-16]
   1b34c:	bl	72c0 <strptime@plt>
   1b350:	cbz	x0, 1b35c <scols_init_debug@@SMARTCOLS_2.25+0x7788>
   1b354:	ldrb	w8, [x0]
   1b358:	cbz	w8, 1b420 <scols_init_debug@@SMARTCOLS_2.25+0x784c>
   1b35c:	ldp	q0, q1, [sp, #16]
   1b360:	ldr	q2, [sp, #48]
   1b364:	ldr	x8, [sp, #64]
   1b368:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b36c:	add	x1, x1, #0x508
   1b370:	sub	x2, x29, #0x40
   1b374:	mov	x0, x20
   1b378:	stp	q0, q1, [x29, #-64]
   1b37c:	stur	q2, [x29, #-32]
   1b380:	stur	x8, [x29, #-16]
   1b384:	bl	72c0 <strptime@plt>
   1b388:	cbz	x0, 1b394 <scols_init_debug@@SMARTCOLS_2.25+0x77c0>
   1b38c:	ldrb	w8, [x0]
   1b390:	cbz	w8, 1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1b394:	ldp	q0, q1, [sp, #16]
   1b398:	ldr	q2, [sp, #48]
   1b39c:	ldr	x8, [sp, #64]
   1b3a0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b3a4:	add	x1, x1, #0x53b
   1b3a8:	sub	x2, x29, #0x40
   1b3ac:	mov	x0, x20
   1b3b0:	stp	q0, q1, [x29, #-64]
   1b3b4:	stur	q2, [x29, #-32]
   1b3b8:	stur	x8, [x29, #-16]
   1b3bc:	bl	72c0 <strptime@plt>
   1b3c0:	cbz	x0, 1b3cc <scols_init_debug@@SMARTCOLS_2.25+0x77f8>
   1b3c4:	ldrb	w8, [x0]
   1b3c8:	cbz	w8, 1b424 <scols_init_debug@@SMARTCOLS_2.25+0x7850>
   1b3cc:	ldp	q0, q1, [sp, #16]
   1b3d0:	ldr	q2, [sp, #48]
   1b3d4:	ldr	x8, [sp, #64]
   1b3d8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b3dc:	add	x1, x1, #0x553
   1b3e0:	sub	x2, x29, #0x40
   1b3e4:	mov	x0, x20
   1b3e8:	stp	q0, q1, [x29, #-64]
   1b3ec:	stur	q2, [x29, #-32]
   1b3f0:	stur	x8, [x29, #-16]
   1b3f4:	bl	72c0 <strptime@plt>
   1b3f8:	cbz	x0, 1b404 <scols_init_debug@@SMARTCOLS_2.25+0x7830>
   1b3fc:	ldrb	w8, [x0]
   1b400:	cbz	w8, 1b424 <scols_init_debug@@SMARTCOLS_2.25+0x7850>
   1b404:	mov	w20, #0xffffffea            	// #-22
   1b408:	mov	w0, w20
   1b40c:	ldp	x20, x19, [sp, #176]
   1b410:	ldr	x21, [sp, #160]
   1b414:	ldp	x29, x30, [sp, #144]
   1b418:	add	sp, sp, #0xc0
   1b41c:	ret
   1b420:	stur	xzr, [x29, #-60]
   1b424:	stur	wzr, [x29, #-64]
   1b428:	b	1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1b42c:	mov	w21, #0xffffffff            	// #-1
   1b430:	b	1b1d4 <scols_init_debug@@SMARTCOLS_2.25+0x7600>
   1b434:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1b438:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b43c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b440:	add	x0, x0, #0xbcc
   1b444:	add	x1, x1, #0x48a
   1b448:	add	x3, x3, #0x49a
   1b44c:	mov	w2, #0xc4                  	// #196
   1b450:	bl	7c90 <__assert_fail@plt>
   1b454:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b458:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b45c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b460:	add	x0, x0, #0x4c6
   1b464:	add	x1, x1, #0x48a
   1b468:	add	x3, x3, #0x49a
   1b46c:	mov	w2, #0xc5                  	// #197
   1b470:	bl	7c90 <__assert_fail@plt>
   1b474:	sub	sp, sp, #0x80
   1b478:	stp	x29, x30, [sp, #32]
   1b47c:	stp	x28, x27, [sp, #48]
   1b480:	stp	x26, x25, [sp, #64]
   1b484:	stp	x24, x23, [sp, #80]
   1b488:	stp	x22, x21, [sp, #96]
   1b48c:	stp	x20, x19, [sp, #112]
   1b490:	add	x29, sp, #0x20
   1b494:	cbz	x0, 1b664 <scols_init_debug@@SMARTCOLS_2.25+0x7a90>
   1b498:	mov	x26, x1
   1b49c:	cbz	x1, 1b684 <scols_init_debug@@SMARTCOLS_2.25+0x7ab0>
   1b4a0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b4a4:	add	x1, x1, #0x613
   1b4a8:	mov	x20, x0
   1b4ac:	bl	7940 <strspn@plt>
   1b4b0:	add	x23, x20, x0
   1b4b4:	ldrb	w8, [x23]
   1b4b8:	cbz	w8, 1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>
   1b4bc:	bl	7ca0 <__errno_location@plt>
   1b4c0:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b4c4:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
   1b4c8:	mov	x20, x0
   1b4cc:	mov	x19, xzr
   1b4d0:	add	x21, x21, #0x613
   1b4d4:	movk	x28, #0xcccd
   1b4d8:	sub	x1, x29, #0x8
   1b4dc:	mov	w2, #0xa                   	// #10
   1b4e0:	mov	x0, x23
   1b4e4:	str	wzr, [x20]
   1b4e8:	bl	7130 <strtoll@plt>
   1b4ec:	ldr	w8, [x20]
   1b4f0:	cmp	w8, #0x1
   1b4f4:	b.ge	1b654 <scols_init_debug@@SMARTCOLS_2.25+0x7a80>  // b.tcont
   1b4f8:	mov	x22, x0
   1b4fc:	tbnz	x0, #63, 1b65c <scols_init_debug@@SMARTCOLS_2.25+0x7a88>
   1b500:	ldur	x25, [x29, #-8]
   1b504:	ldrb	w8, [x25]
   1b508:	cmp	w8, #0x2e
   1b50c:	b.ne	1b550 <scols_init_debug@@SMARTCOLS_2.25+0x797c>  // b.any
   1b510:	add	x24, x25, #0x1
   1b514:	sub	x1, x29, #0x8
   1b518:	mov	w2, #0xa                   	// #10
   1b51c:	mov	x0, x24
   1b520:	str	wzr, [x20]
   1b524:	bl	7130 <strtoll@plt>
   1b528:	ldr	w8, [x20]
   1b52c:	cmp	w8, #0x1
   1b530:	b.ge	1b654 <scols_init_debug@@SMARTCOLS_2.25+0x7a80>  // b.tcont
   1b534:	mov	x23, x0
   1b538:	tbnz	x0, #63, 1b65c <scols_init_debug@@SMARTCOLS_2.25+0x7a88>
   1b53c:	ldur	x25, [x29, #-8]
   1b540:	cmp	x25, x24
   1b544:	b.eq	1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>  // b.none
   1b548:	sub	w27, w25, w24
   1b54c:	b	1b560 <scols_init_debug@@SMARTCOLS_2.25+0x798c>
   1b550:	cmp	x25, x23
   1b554:	b.eq	1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>  // b.none
   1b558:	mov	x23, xzr
   1b55c:	mov	w27, wzr
   1b560:	mov	x0, x25
   1b564:	mov	x1, x21
   1b568:	bl	7940 <strspn@plt>
   1b56c:	add	x24, x25, x0
   1b570:	stur	x24, [x29, #-8]
   1b574:	cbz	x25, 1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>
   1b578:	str	x19, [sp, #16]
   1b57c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1b580:	mov	x21, xzr
   1b584:	add	x19, x19, #0x9a0
   1b588:	b	1b59c <scols_init_debug@@SMARTCOLS_2.25+0x79c8>
   1b58c:	add	x21, x21, #0x1
   1b590:	cmp	x21, #0x1c
   1b594:	add	x19, x19, #0x10
   1b598:	b.eq	1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>  // b.none
   1b59c:	ldur	x25, [x19, #-8]
   1b5a0:	mov	x0, x25
   1b5a4:	bl	7030 <strlen@plt>
   1b5a8:	cbz	x0, 1b58c <scols_init_debug@@SMARTCOLS_2.25+0x79b8>
   1b5ac:	mov	x2, x0
   1b5b0:	mov	x0, x24
   1b5b4:	mov	x1, x25
   1b5b8:	bl	74d0 <strncmp@plt>
   1b5bc:	cbnz	w0, 1b58c <scols_init_debug@@SMARTCOLS_2.25+0x79b8>
   1b5c0:	ldr	x19, [x19]
   1b5c4:	str	x26, [sp, #8]
   1b5c8:	mul	x26, x19, x23
   1b5cc:	cbz	w27, 1b5e0 <scols_init_debug@@SMARTCOLS_2.25+0x7a0c>
   1b5d0:	umulh	x8, x26, x28
   1b5d4:	subs	w27, w27, #0x1
   1b5d8:	lsr	x26, x8, #3
   1b5dc:	b.ne	1b5d0 <scols_init_debug@@SMARTCOLS_2.25+0x79fc>  // b.any
   1b5e0:	cmp	w21, #0x1c
   1b5e4:	b.cs	1b630 <scols_init_debug@@SMARTCOLS_2.25+0x7a5c>  // b.hs, b.nlast
   1b5e8:	mov	x0, x25
   1b5ec:	bl	7030 <strlen@plt>
   1b5f0:	ldr	x8, [sp, #16]
   1b5f4:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b5f8:	add	x23, x24, x0
   1b5fc:	add	x21, x21, #0x613
   1b600:	madd	x8, x19, x22, x8
   1b604:	mov	x0, x23
   1b608:	mov	x1, x21
   1b60c:	add	x19, x8, x26
   1b610:	bl	7940 <strspn@plt>
   1b614:	add	x23, x23, x0
   1b618:	ldrb	w8, [x23]
   1b61c:	ldr	x26, [sp, #8]
   1b620:	cbnz	w8, 1b4d8 <scols_init_debug@@SMARTCOLS_2.25+0x7904>
   1b624:	mov	w0, wzr
   1b628:	str	x19, [x26]
   1b62c:	b	1b634 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1b630:	mov	w0, #0xffffffea            	// #-22
   1b634:	ldp	x20, x19, [sp, #112]
   1b638:	ldp	x22, x21, [sp, #96]
   1b63c:	ldp	x24, x23, [sp, #80]
   1b640:	ldp	x26, x25, [sp, #64]
   1b644:	ldp	x28, x27, [sp, #48]
   1b648:	ldp	x29, x30, [sp, #32]
   1b64c:	add	sp, sp, #0x80
   1b650:	ret
   1b654:	neg	w0, w8
   1b658:	b	1b634 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1b65c:	mov	w0, #0xffffffde            	// #-34
   1b660:	b	1b634 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1b664:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1b668:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b66c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b670:	add	x0, x0, #0xbcc
   1b674:	add	x1, x1, #0x48a
   1b678:	add	x3, x3, #0x5ed
   1b67c:	mov	w2, #0x4d                  	// #77
   1b680:	bl	7c90 <__assert_fail@plt>
   1b684:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b688:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b68c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b690:	add	x0, x0, #0x4c6
   1b694:	add	x1, x1, #0x48a
   1b698:	add	x3, x3, #0x5ed
   1b69c:	mov	w2, #0x4e                  	// #78
   1b6a0:	bl	7c90 <__assert_fail@plt>
   1b6a4:	ldr	w8, [x0, #32]
   1b6a8:	tbnz	w8, #31, 1b6b4 <scols_init_debug@@SMARTCOLS_2.25+0x7ae0>
   1b6ac:	ldr	w0, [x0, #40]
   1b6b0:	ret
   1b6b4:	mov	w0, wzr
   1b6b8:	ret
   1b6bc:	sub	sp, sp, #0x70
   1b6c0:	stp	x22, x21, [sp, #80]
   1b6c4:	stp	x20, x19, [sp, #96]
   1b6c8:	mov	x20, x3
   1b6cc:	mov	x21, x2
   1b6d0:	mov	w22, w1
   1b6d4:	mov	x19, x0
   1b6d8:	stp	x29, x30, [sp, #64]
   1b6dc:	add	x29, sp, #0x40
   1b6e0:	tbnz	w1, #6, 1b710 <scols_init_debug@@SMARTCOLS_2.25+0x7b3c>
   1b6e4:	add	x1, sp, #0x8
   1b6e8:	mov	x0, x19
   1b6ec:	bl	71a0 <localtime_r@plt>
   1b6f0:	cbz	x0, 1b720 <scols_init_debug@@SMARTCOLS_2.25+0x7b4c>
   1b6f4:	ldr	x1, [x19, #8]
   1b6f8:	add	x0, sp, #0x8
   1b6fc:	mov	w2, w22
   1b700:	mov	x3, x21
   1b704:	mov	x4, x20
   1b708:	bl	1b750 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1b70c:	b	1b73c <scols_init_debug@@SMARTCOLS_2.25+0x7b68>
   1b710:	add	x1, sp, #0x8
   1b714:	mov	x0, x19
   1b718:	bl	7550 <gmtime_r@plt>
   1b71c:	cbnz	x0, 1b6f4 <scols_init_debug@@SMARTCOLS_2.25+0x7b20>
   1b720:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b724:	add	x1, x1, #0x560
   1b728:	mov	w2, #0x5                   	// #5
   1b72c:	bl	7b30 <dcgettext@plt>
   1b730:	ldr	x1, [x19]
   1b734:	bl	7a40 <warnx@plt>
   1b738:	mov	w0, #0xffffffff            	// #-1
   1b73c:	ldp	x20, x19, [sp, #96]
   1b740:	ldp	x22, x21, [sp, #80]
   1b744:	ldp	x29, x30, [sp, #64]
   1b748:	add	sp, sp, #0x70
   1b74c:	ret
   1b750:	stp	x29, x30, [sp, #-64]!
   1b754:	str	x23, [sp, #16]
   1b758:	stp	x22, x21, [sp, #32]
   1b75c:	stp	x20, x19, [sp, #48]
   1b760:	mov	x19, x4
   1b764:	mov	x20, x3
   1b768:	mov	w22, w2
   1b76c:	mov	x23, x1
   1b770:	mov	x21, x0
   1b774:	mov	x29, sp
   1b778:	tbnz	w2, #0, 1b7b4 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1b77c:	tbz	w22, #1, 1b7f8 <scols_init_debug@@SMARTCOLS_2.25+0x7c24>
   1b780:	ldp	w4, w3, [x21, #4]
   1b784:	ldr	w5, [x21]
   1b788:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b78c:	add	x2, x2, #0x627
   1b790:	mov	x0, x20
   1b794:	mov	x1, x19
   1b798:	bl	7300 <snprintf@plt>
   1b79c:	tbnz	w0, #31, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b7a0:	mov	w8, w0
   1b7a4:	subs	x19, x19, x8
   1b7a8:	b.cc	1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>  // b.lo, b.ul, b.last
   1b7ac:	add	x20, x20, x8
   1b7b0:	b	1b7f8 <scols_init_debug@@SMARTCOLS_2.25+0x7c24>
   1b7b4:	ldp	w9, w8, [x21, #16]
   1b7b8:	ldr	w5, [x21, #12]
   1b7bc:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b7c0:	sxtw	x8, w8
   1b7c4:	add	x3, x8, #0x76c
   1b7c8:	add	w4, w9, #0x1
   1b7cc:	add	x2, x2, #0x618
   1b7d0:	mov	x0, x20
   1b7d4:	mov	x1, x19
   1b7d8:	bl	7300 <snprintf@plt>
   1b7dc:	tbnz	w0, #31, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b7e0:	mov	w8, w0
   1b7e4:	cmp	x8, x19
   1b7e8:	b.hi	1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>  // b.pmore
   1b7ec:	sub	x19, x19, x8
   1b7f0:	add	x20, x20, x8
   1b7f4:	tbnz	w22, #1, 1b84c <scols_init_debug@@SMARTCOLS_2.25+0x7c78>
   1b7f8:	tbnz	w22, #3, 1b80c <scols_init_debug@@SMARTCOLS_2.25+0x7c38>
   1b7fc:	tbz	w22, #4, 1b838 <scols_init_debug@@SMARTCOLS_2.25+0x7c64>
   1b800:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b804:	add	x2, x2, #0x63d
   1b808:	b	1b814 <scols_init_debug@@SMARTCOLS_2.25+0x7c40>
   1b80c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b810:	add	x2, x2, #0x636
   1b814:	mov	x0, x20
   1b818:	mov	x1, x19
   1b81c:	mov	x3, x23
   1b820:	bl	7300 <snprintf@plt>
   1b824:	tbnz	w0, #31, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b828:	mov	w8, w0
   1b82c:	subs	x19, x19, x8
   1b830:	b.cc	1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>  // b.lo, b.ul, b.last
   1b834:	add	x20, x20, x8
   1b838:	tbz	w22, #2, 1b8f0 <scols_init_debug@@SMARTCOLS_2.25+0x7d1c>
   1b83c:	ldr	w8, [x21, #32]
   1b840:	tbnz	w8, #31, 1b86c <scols_init_debug@@SMARTCOLS_2.25+0x7c98>
   1b844:	ldr	w8, [x21, #40]
   1b848:	b	1b870 <scols_init_debug@@SMARTCOLS_2.25+0x7c9c>
   1b84c:	cbz	x19, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b850:	tst	w22, #0x20
   1b854:	mov	w8, #0x54                  	// #84
   1b858:	mov	w9, #0x20                  	// #32
   1b85c:	csel	w8, w9, w8, eq  // eq = none
   1b860:	strb	w8, [x20], #1
   1b864:	sub	x19, x19, #0x1
   1b868:	b	1b780 <scols_init_debug@@SMARTCOLS_2.25+0x7bac>
   1b86c:	mov	w8, wzr
   1b870:	mov	w9, #0x8889                	// #34953
   1b874:	movk	w9, #0x8888, lsl #16
   1b878:	mov	w10, #0xb3c5                	// #46021
   1b87c:	movk	w10, #0x91a2, lsl #16
   1b880:	smull	x11, w8, w9
   1b884:	smull	x10, w8, w10
   1b888:	lsr	x11, x11, #32
   1b88c:	lsr	x10, x10, #32
   1b890:	add	w11, w11, w8
   1b894:	add	w8, w10, w8
   1b898:	asr	w10, w11, #5
   1b89c:	add	w10, w10, w11, lsr #31
   1b8a0:	asr	w11, w8, #11
   1b8a4:	add	w3, w11, w8, lsr #31
   1b8a8:	smull	x8, w10, w9
   1b8ac:	lsr	x8, x8, #32
   1b8b0:	add	w8, w8, w10
   1b8b4:	asr	w9, w8, #5
   1b8b8:	add	w8, w9, w8, lsr #31
   1b8bc:	mov	w9, #0x3c                  	// #60
   1b8c0:	msub	w8, w8, w9, w10
   1b8c4:	cmp	w8, #0x0
   1b8c8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b8cc:	cneg	w4, w8, mi  // mi = first
   1b8d0:	add	x2, x2, #0x644
   1b8d4:	mov	x0, x20
   1b8d8:	mov	x1, x19
   1b8dc:	bl	7300 <snprintf@plt>
   1b8e0:	tbnz	w0, #31, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b8e4:	sxtw	x8, w0
   1b8e8:	cmp	x19, x8
   1b8ec:	b.cc	1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>  // b.lo, b.ul, b.last
   1b8f0:	mov	w0, wzr
   1b8f4:	b	1b914 <scols_init_debug@@SMARTCOLS_2.25+0x7d40>
   1b8f8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b8fc:	add	x1, x1, #0x64f
   1b900:	mov	w2, #0x5                   	// #5
   1b904:	mov	x0, xzr
   1b908:	bl	7b30 <dcgettext@plt>
   1b90c:	bl	7a40 <warnx@plt>
   1b910:	mov	w0, #0xffffffff            	// #-1
   1b914:	ldp	x20, x19, [sp, #48]
   1b918:	ldp	x22, x21, [sp, #32]
   1b91c:	ldr	x23, [sp, #16]
   1b920:	ldp	x29, x30, [sp], #64
   1b924:	ret
   1b928:	mov	x4, x3
   1b92c:	mov	x3, x2
   1b930:	mov	w2, w1
   1b934:	mov	x1, xzr
   1b938:	b	1b750 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1b93c:	sub	sp, sp, #0x70
   1b940:	stp	x22, x21, [sp, #80]
   1b944:	stp	x20, x19, [sp, #96]
   1b948:	mov	x20, x3
   1b94c:	mov	x21, x2
   1b950:	mov	w22, w1
   1b954:	mov	x19, x0
   1b958:	stp	x29, x30, [sp, #64]
   1b95c:	add	x29, sp, #0x40
   1b960:	tbnz	w1, #6, 1b990 <scols_init_debug@@SMARTCOLS_2.25+0x7dbc>
   1b964:	add	x1, sp, #0x8
   1b968:	mov	x0, x19
   1b96c:	bl	71a0 <localtime_r@plt>
   1b970:	cbz	x0, 1b9a0 <scols_init_debug@@SMARTCOLS_2.25+0x7dcc>
   1b974:	add	x0, sp, #0x8
   1b978:	mov	x1, xzr
   1b97c:	mov	w2, w22
   1b980:	mov	x3, x21
   1b984:	mov	x4, x20
   1b988:	bl	1b750 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1b98c:	b	1b9bc <scols_init_debug@@SMARTCOLS_2.25+0x7de8>
   1b990:	add	x1, sp, #0x8
   1b994:	mov	x0, x19
   1b998:	bl	7550 <gmtime_r@plt>
   1b99c:	cbnz	x0, 1b974 <scols_init_debug@@SMARTCOLS_2.25+0x7da0>
   1b9a0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1b9a4:	add	x1, x1, #0x560
   1b9a8:	mov	w2, #0x5                   	// #5
   1b9ac:	bl	7b30 <dcgettext@plt>
   1b9b0:	mov	x1, x19
   1b9b4:	bl	7a40 <warnx@plt>
   1b9b8:	mov	w0, #0xffffffff            	// #-1
   1b9bc:	ldp	x20, x19, [sp, #96]
   1b9c0:	ldp	x22, x21, [sp, #80]
   1b9c4:	ldp	x29, x30, [sp, #64]
   1b9c8:	add	sp, sp, #0x70
   1b9cc:	ret
   1b9d0:	sub	sp, sp, #0xb0
   1b9d4:	stp	x29, x30, [sp, #112]
   1b9d8:	stp	x22, x21, [sp, #144]
   1b9dc:	stp	x20, x19, [sp, #160]
   1b9e0:	ldr	x8, [x1]
   1b9e4:	str	x23, [sp, #128]
   1b9e8:	mov	x19, x4
   1b9ec:	mov	x20, x3
   1b9f0:	mov	w21, w2
   1b9f4:	mov	x22, x1
   1b9f8:	mov	x23, x0
   1b9fc:	add	x29, sp, #0x70
   1ba00:	cbnz	x8, 1ba10 <scols_init_debug@@SMARTCOLS_2.25+0x7e3c>
   1ba04:	mov	x0, x22
   1ba08:	mov	x1, xzr
   1ba0c:	bl	7540 <gettimeofday@plt>
   1ba10:	add	x1, sp, #0x38
   1ba14:	mov	x0, x23
   1ba18:	bl	71a0 <localtime_r@plt>
   1ba1c:	mov	x1, sp
   1ba20:	mov	x0, x22
   1ba24:	bl	71a0 <localtime_r@plt>
   1ba28:	ldr	w8, [sp, #76]
   1ba2c:	ldr	w9, [sp, #20]
   1ba30:	cmp	w8, w9
   1ba34:	b.ne	1ba80 <scols_init_debug@@SMARTCOLS_2.25+0x7eac>  // b.any
   1ba38:	ldr	w10, [sp, #84]
   1ba3c:	ldr	w11, [sp, #28]
   1ba40:	cmp	w10, w11
   1ba44:	b.ne	1ba80 <scols_init_debug@@SMARTCOLS_2.25+0x7eac>  // b.any
   1ba48:	ldp	w4, w3, [sp, #60]
   1ba4c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ba50:	add	x2, x2, #0x62c
   1ba54:	mov	x0, x20
   1ba58:	mov	x1, x19
   1ba5c:	bl	7300 <snprintf@plt>
   1ba60:	mov	w8, w0
   1ba64:	mov	w0, #0xffffffff            	// #-1
   1ba68:	tbnz	w8, #31, 1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x7eec>
   1ba6c:	sxtw	x8, w8
   1ba70:	cmp	x8, x19
   1ba74:	b.hi	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x7eec>  // b.pmore
   1ba78:	mov	w0, wzr
   1ba7c:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x7eec>
   1ba80:	adrp	x10, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ba84:	adrp	x11, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ba88:	add	x10, x10, #0x57a
   1ba8c:	add	x11, x11, #0x588
   1ba90:	tst	w21, #0x2
   1ba94:	adrp	x12, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ba98:	add	x12, x12, #0x585
   1ba9c:	csel	x10, x11, x10, eq  // eq = none
   1baa0:	cmp	w8, w9
   1baa4:	csel	x2, x10, x12, eq  // eq = none
   1baa8:	add	x3, sp, #0x38
   1baac:	mov	x0, x20
   1bab0:	mov	x1, x19
   1bab4:	bl	7230 <strftime@plt>
   1bab8:	cmp	w0, #0x1
   1babc:	csetm	w0, lt  // lt = tstop
   1bac0:	ldp	x20, x19, [sp, #160]
   1bac4:	ldp	x22, x21, [sp, #144]
   1bac8:	ldr	x23, [sp, #128]
   1bacc:	ldp	x29, x30, [sp, #112]
   1bad0:	add	sp, sp, #0xb0
   1bad4:	ret
   1bad8:	sub	sp, sp, #0x50
   1badc:	stp	x22, x21, [sp, #48]
   1bae0:	stp	x20, x19, [sp, #64]
   1bae4:	mov	x19, x1
   1bae8:	mov	x21, x0
   1baec:	mov	x2, sp
   1baf0:	mov	w0, #0x1                   	// #1
   1baf4:	mov	w1, #0x5413                	// #21523
   1baf8:	stp	x29, x30, [sp, #16]
   1bafc:	stp	x24, x23, [sp, #32]
   1bb00:	add	x29, sp, #0x10
   1bb04:	bl	7e00 <ioctl@plt>
   1bb08:	ldrh	w20, [sp]
   1bb0c:	mov	w22, w0
   1bb10:	cbz	x21, 1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x7fa0>
   1bb14:	ldrh	w0, [sp, #2]
   1bb18:	cbz	w0, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x7f4c>
   1bb1c:	cbz	w22, 1bb70 <scols_init_debug@@SMARTCOLS_2.25+0x7f9c>
   1bb20:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bb24:	add	x0, x0, #0x671
   1bb28:	bl	7cc0 <getenv@plt>
   1bb2c:	cbz	x0, 1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1bb30:	mov	x23, x0
   1bb34:	str	xzr, [sp, #8]
   1bb38:	bl	7ca0 <__errno_location@plt>
   1bb3c:	mov	x24, x0
   1bb40:	str	wzr, [x0]
   1bb44:	add	x1, sp, #0x8
   1bb48:	mov	w2, #0xa                   	// #10
   1bb4c:	mov	x0, x23
   1bb50:	bl	7810 <strtol@plt>
   1bb54:	ldr	w8, [x24]
   1bb58:	cbnz	w8, 1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1bb5c:	ldr	x8, [sp, #8]
   1bb60:	cbz	x8, 1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1bb64:	ldrb	w9, [x8]
   1bb68:	cbz	w9, 1bbf0 <scols_init_debug@@SMARTCOLS_2.25+0x801c>
   1bb6c:	mov	w0, #0xffffffff            	// #-1
   1bb70:	str	w0, [x21]
   1bb74:	cbz	x19, 1bbd4 <scols_init_debug@@SMARTCOLS_2.25+0x8000>
   1bb78:	cbz	w20, 1bb80 <scols_init_debug@@SMARTCOLS_2.25+0x7fac>
   1bb7c:	cbz	w22, 1bbd0 <scols_init_debug@@SMARTCOLS_2.25+0x7ffc>
   1bb80:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bb84:	add	x0, x0, #0x679
   1bb88:	bl	7cc0 <getenv@plt>
   1bb8c:	cbz	x0, 1bbcc <scols_init_debug@@SMARTCOLS_2.25+0x7ff8>
   1bb90:	mov	x21, x0
   1bb94:	str	xzr, [sp, #8]
   1bb98:	bl	7ca0 <__errno_location@plt>
   1bb9c:	mov	x20, x0
   1bba0:	str	wzr, [x0]
   1bba4:	add	x1, sp, #0x8
   1bba8:	mov	w2, #0xa                   	// #10
   1bbac:	mov	x0, x21
   1bbb0:	bl	7810 <strtol@plt>
   1bbb4:	ldr	w8, [x20]
   1bbb8:	cbnz	w8, 1bbcc <scols_init_debug@@SMARTCOLS_2.25+0x7ff8>
   1bbbc:	ldr	x8, [sp, #8]
   1bbc0:	cbz	x8, 1bbcc <scols_init_debug@@SMARTCOLS_2.25+0x7ff8>
   1bbc4:	ldrb	w9, [x8]
   1bbc8:	cbz	w9, 1bc0c <scols_init_debug@@SMARTCOLS_2.25+0x8038>
   1bbcc:	mov	w20, #0xffffffff            	// #-1
   1bbd0:	str	w20, [x19]
   1bbd4:	ldp	x20, x19, [sp, #64]
   1bbd8:	ldp	x22, x21, [sp, #48]
   1bbdc:	ldp	x24, x23, [sp, #32]
   1bbe0:	ldp	x29, x30, [sp, #16]
   1bbe4:	mov	w0, wzr
   1bbe8:	add	sp, sp, #0x50
   1bbec:	ret
   1bbf0:	sub	x9, x0, #0x1
   1bbf4:	mov	w10, #0x7ffffffe            	// #2147483646
   1bbf8:	cmp	x9, x10
   1bbfc:	b.hi	1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>  // b.pmore
   1bc00:	cmp	x8, x23
   1bc04:	b.hi	1bb70 <scols_init_debug@@SMARTCOLS_2.25+0x7f9c>  // b.pmore
   1bc08:	b	1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1bc0c:	sub	x9, x0, #0x1
   1bc10:	mov	w10, #0x7ffffffe            	// #2147483646
   1bc14:	mov	x20, x0
   1bc18:	cmp	x9, x10
   1bc1c:	b.hi	1bbcc <scols_init_debug@@SMARTCOLS_2.25+0x7ff8>  // b.pmore
   1bc20:	cmp	x8, x21
   1bc24:	b.hi	1bbd0 <scols_init_debug@@SMARTCOLS_2.25+0x7ffc>  // b.pmore
   1bc28:	b	1bbcc <scols_init_debug@@SMARTCOLS_2.25+0x7ff8>
   1bc2c:	stp	x29, x30, [sp, #-32]!
   1bc30:	mov	x29, sp
   1bc34:	str	x19, [sp, #16]
   1bc38:	mov	w19, w0
   1bc3c:	add	x0, x29, #0x1c
   1bc40:	mov	x1, xzr
   1bc44:	str	wzr, [x29, #28]
   1bc48:	bl	1bad8 <scols_init_debug@@SMARTCOLS_2.25+0x7f04>
   1bc4c:	ldr	w8, [x29, #28]
   1bc50:	cmp	w8, #0x0
   1bc54:	csel	w0, w8, w19, gt
   1bc58:	ldr	x19, [sp, #16]
   1bc5c:	ldp	x29, x30, [sp], #32
   1bc60:	ret
   1bc64:	stp	x29, x30, [sp, #-32]!
   1bc68:	mov	w0, wzr
   1bc6c:	str	x19, [sp, #16]
   1bc70:	mov	x29, sp
   1bc74:	bl	7a70 <isatty@plt>
   1bc78:	mov	w19, wzr
   1bc7c:	cbz	w0, 1bc90 <scols_init_debug@@SMARTCOLS_2.25+0x80bc>
   1bc80:	mov	w0, w19
   1bc84:	ldr	x19, [sp, #16]
   1bc88:	ldp	x29, x30, [sp], #32
   1bc8c:	ret
   1bc90:	mov	w0, #0x1                   	// #1
   1bc94:	mov	w19, #0x1                   	// #1
   1bc98:	bl	7a70 <isatty@plt>
   1bc9c:	cbnz	w0, 1bc80 <scols_init_debug@@SMARTCOLS_2.25+0x80ac>
   1bca0:	mov	w0, #0x2                   	// #2
   1bca4:	mov	w19, #0x2                   	// #2
   1bca8:	bl	7a70 <isatty@plt>
   1bcac:	cmp	w0, #0x0
   1bcb0:	mov	w8, #0xffffffea            	// #-22
   1bcb4:	csel	w19, w8, w19, eq  // eq = none
   1bcb8:	mov	w0, w19
   1bcbc:	ldr	x19, [sp, #16]
   1bcc0:	ldp	x29, x30, [sp], #32
   1bcc4:	ret
   1bcc8:	stp	x29, x30, [sp, #-48]!
   1bccc:	stp	x22, x21, [sp, #16]
   1bcd0:	stp	x20, x19, [sp, #32]
   1bcd4:	mov	x19, x2
   1bcd8:	mov	x20, x1
   1bcdc:	mov	x22, x0
   1bce0:	mov	x29, sp
   1bce4:	cbz	x1, 1bcec <scols_init_debug@@SMARTCOLS_2.25+0x8118>
   1bce8:	str	xzr, [x20]
   1bcec:	cbz	x22, 1bcf4 <scols_init_debug@@SMARTCOLS_2.25+0x8120>
   1bcf0:	str	xzr, [x22]
   1bcf4:	cbz	x19, 1bcfc <scols_init_debug@@SMARTCOLS_2.25+0x8128>
   1bcf8:	str	xzr, [x19]
   1bcfc:	mov	w0, wzr
   1bd00:	bl	7a70 <isatty@plt>
   1bd04:	mov	w21, wzr
   1bd08:	cbnz	w0, 1bd2c <scols_init_debug@@SMARTCOLS_2.25+0x8158>
   1bd0c:	mov	w0, #0x1                   	// #1
   1bd10:	mov	w21, #0x1                   	// #1
   1bd14:	bl	7a70 <isatty@plt>
   1bd18:	cbnz	w0, 1bd2c <scols_init_debug@@SMARTCOLS_2.25+0x8158>
   1bd1c:	mov	w0, #0x2                   	// #2
   1bd20:	mov	w21, #0x2                   	// #2
   1bd24:	bl	7a70 <isatty@plt>
   1bd28:	cbz	w0, 1bddc <scols_init_debug@@SMARTCOLS_2.25+0x8208>
   1bd2c:	mov	w0, w21
   1bd30:	bl	7190 <ttyname@plt>
   1bd34:	cbz	x0, 1bdb0 <scols_init_debug@@SMARTCOLS_2.25+0x81dc>
   1bd38:	mov	x21, x0
   1bd3c:	cbz	x22, 1bd44 <scols_init_debug@@SMARTCOLS_2.25+0x8170>
   1bd40:	str	x21, [x22]
   1bd44:	orr	x8, x20, x19
   1bd48:	cbz	x8, 1bd6c <scols_init_debug@@SMARTCOLS_2.25+0x8198>
   1bd4c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bd50:	add	x1, x1, #0x67f
   1bd54:	mov	w2, #0x5                   	// #5
   1bd58:	mov	x0, x21
   1bd5c:	bl	74d0 <strncmp@plt>
   1bd60:	add	x8, x21, #0x5
   1bd64:	cmp	w0, #0x0
   1bd68:	csel	x21, x8, x21, eq  // eq = none
   1bd6c:	cbz	x20, 1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x81a0>
   1bd70:	str	x21, [x20]
   1bd74:	cbz	x19, 1bd9c <scols_init_debug@@SMARTCOLS_2.25+0x81c8>
   1bd78:	ldrb	w20, [x21]
   1bd7c:	cbz	w20, 1bd9c <scols_init_debug@@SMARTCOLS_2.25+0x81c8>
   1bd80:	bl	77f0 <__ctype_b_loc@plt>
   1bd84:	ldr	x8, [x0]
   1bd88:	sxtb	x9, w20
   1bd8c:	ldrh	w9, [x8, x9, lsl #1]
   1bd90:	tbnz	w9, #11, 1bdc4 <scols_init_debug@@SMARTCOLS_2.25+0x81f0>
   1bd94:	ldrb	w20, [x21, #1]!
   1bd98:	cbnz	w20, 1bd88 <scols_init_debug@@SMARTCOLS_2.25+0x81b4>
   1bd9c:	mov	w0, wzr
   1bda0:	ldp	x20, x19, [sp, #32]
   1bda4:	ldp	x22, x21, [sp, #16]
   1bda8:	ldp	x29, x30, [sp], #48
   1bdac:	ret
   1bdb0:	mov	w0, #0xffffffff            	// #-1
   1bdb4:	ldp	x20, x19, [sp, #32]
   1bdb8:	ldp	x22, x21, [sp, #16]
   1bdbc:	ldp	x29, x30, [sp], #48
   1bdc0:	ret
   1bdc4:	mov	w0, wzr
   1bdc8:	str	x21, [x19]
   1bdcc:	ldp	x20, x19, [sp, #32]
   1bdd0:	ldp	x22, x21, [sp, #16]
   1bdd4:	ldp	x29, x30, [sp], #48
   1bdd8:	ret
   1bddc:	mov	w0, #0xffffffea            	// #-22
   1bde0:	ldp	x20, x19, [sp, #32]
   1bde4:	ldp	x22, x21, [sp, #16]
   1bde8:	ldp	x29, x30, [sp], #48
   1bdec:	ret
   1bdf0:	stp	x29, x30, [sp, #-32]!
   1bdf4:	str	x19, [sp, #16]
   1bdf8:	mov	x19, x0
   1bdfc:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1be00:	add	x0, x0, #0x685
   1be04:	mov	x29, sp
   1be08:	bl	7cc0 <getenv@plt>
   1be0c:	str	x0, [x19]
   1be10:	ldr	x19, [sp, #16]
   1be14:	cmp	x0, #0x0
   1be18:	mov	w8, #0xffffffea            	// #-22
   1be1c:	csel	w8, wzr, w8, eq  // eq = none
   1be20:	mov	w0, w8
   1be24:	ldp	x29, x30, [sp], #32
   1be28:	ret
   1be2c:	stp	x29, x30, [sp, #-48]!
   1be30:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1be34:	add	x0, x0, #0x68a
   1be38:	str	x21, [sp, #16]
   1be3c:	stp	x20, x19, [sp, #32]
   1be40:	mov	x29, sp
   1be44:	bl	7cc0 <getenv@plt>
   1be48:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1be4c:	add	x8, x8, #0x690
   1be50:	cmp	x0, #0x0
   1be54:	csel	x19, x8, x0, eq  // eq = none
   1be58:	mov	x0, x19
   1be5c:	bl	1bed0 <scols_init_debug@@SMARTCOLS_2.25+0x82fc>
   1be60:	bl	75f0 <__xpg_basename@plt>
   1be64:	mov	x20, x0
   1be68:	bl	7030 <strlen@plt>
   1be6c:	add	x0, x0, #0x2
   1be70:	bl	1bf1c <scols_init_debug@@SMARTCOLS_2.25+0x8348>
   1be74:	mov	w8, #0x2d                  	// #45
   1be78:	mov	x21, x0
   1be7c:	strb	w8, [x0], #1
   1be80:	mov	x1, x20
   1be84:	bl	79e0 <strcpy@plt>
   1be88:	mov	x0, x19
   1be8c:	mov	x1, x21
   1be90:	mov	x2, xzr
   1be94:	bl	70e0 <execl@plt>
   1be98:	bl	7ca0 <__errno_location@plt>
   1be9c:	ldr	w8, [x0]
   1bea0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bea4:	add	x1, x1, #0x365
   1bea8:	mov	w2, #0x5                   	// #5
   1beac:	cmp	w8, #0x2
   1beb0:	mov	w8, #0x7e                  	// #126
   1beb4:	mov	x0, xzr
   1beb8:	cinc	w20, w8, eq  // eq = none
   1bebc:	bl	7b30 <dcgettext@plt>
   1bec0:	mov	x1, x0
   1bec4:	mov	w0, w20
   1bec8:	mov	x2, x19
   1becc:	bl	7df0 <err@plt>
   1bed0:	stp	x29, x30, [sp, #-16]!
   1bed4:	mov	x29, sp
   1bed8:	cbz	x0, 1beec <scols_init_debug@@SMARTCOLS_2.25+0x8318>
   1bedc:	bl	7650 <strdup@plt>
   1bee0:	cbz	x0, 1bf0c <scols_init_debug@@SMARTCOLS_2.25+0x8338>
   1bee4:	ldp	x29, x30, [sp], #16
   1bee8:	ret
   1beec:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bef0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bef4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bef8:	add	x0, x0, #0x698
   1befc:	add	x1, x1, #0x69c
   1bf00:	add	x3, x3, #0x6af
   1bf04:	mov	w2, #0x4a                  	// #74
   1bf08:	bl	7c90 <__assert_fail@plt>
   1bf0c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bf10:	add	x1, x1, #0x316
   1bf14:	mov	w0, #0x1                   	// #1
   1bf18:	bl	7df0 <err@plt>
   1bf1c:	stp	x29, x30, [sp, #-32]!
   1bf20:	str	x19, [sp, #16]
   1bf24:	mov	x29, sp
   1bf28:	mov	x19, x0
   1bf2c:	bl	7400 <malloc@plt>
   1bf30:	cbz	x19, 1bf38 <scols_init_debug@@SMARTCOLS_2.25+0x8364>
   1bf34:	cbz	x0, 1bf44 <scols_init_debug@@SMARTCOLS_2.25+0x8370>
   1bf38:	ldr	x19, [sp, #16]
   1bf3c:	ldp	x29, x30, [sp], #32
   1bf40:	ret
   1bf44:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1bf48:	add	x1, x1, #0x38e
   1bf4c:	mov	w0, #0x1                   	// #1
   1bf50:	mov	x2, x19
   1bf54:	bl	7df0 <err@plt>
   1bf58:	cbz	x0, 1bf90 <scols_init_debug@@SMARTCOLS_2.25+0x83bc>
   1bf5c:	stp	x29, x30, [sp, #-32]!
   1bf60:	stp	x20, x19, [sp, #16]
   1bf64:	mov	x19, x0
   1bf68:	ldr	x0, [x0]
   1bf6c:	mov	x29, sp
   1bf70:	cbz	x0, 1bf84 <scols_init_debug@@SMARTCOLS_2.25+0x83b0>
   1bf74:	add	x20, x19, #0x8
   1bf78:	bl	7850 <free@plt>
   1bf7c:	ldr	x0, [x20], #8
   1bf80:	cbnz	x0, 1bf78 <scols_init_debug@@SMARTCOLS_2.25+0x83a4>
   1bf84:	str	xzr, [x19]
   1bf88:	ldp	x20, x19, [sp, #16]
   1bf8c:	ldp	x29, x30, [sp], #32
   1bf90:	ret
   1bf94:	stp	x29, x30, [sp, #-32]!
   1bf98:	stp	x20, x19, [sp, #16]
   1bf9c:	mov	x19, x0
   1bfa0:	mov	x29, sp
   1bfa4:	cbz	x0, 1bfc0 <scols_init_debug@@SMARTCOLS_2.25+0x83ec>
   1bfa8:	ldr	x0, [x19]
   1bfac:	cbz	x0, 1bfc0 <scols_init_debug@@SMARTCOLS_2.25+0x83ec>
   1bfb0:	add	x20, x19, #0x8
   1bfb4:	bl	7850 <free@plt>
   1bfb8:	ldr	x0, [x20], #8
   1bfbc:	cbnz	x0, 1bfb4 <scols_init_debug@@SMARTCOLS_2.25+0x83e0>
   1bfc0:	mov	x0, x19
   1bfc4:	bl	7850 <free@plt>
   1bfc8:	ldp	x20, x19, [sp, #16]
   1bfcc:	mov	x0, xzr
   1bfd0:	ldp	x29, x30, [sp], #32
   1bfd4:	ret
   1bfd8:	stp	x29, x30, [sp, #-48]!
   1bfdc:	stp	x20, x19, [sp, #32]
   1bfe0:	mov	x20, x0
   1bfe4:	str	x21, [sp, #16]
   1bfe8:	mov	x29, sp
   1bfec:	cbz	x0, 1c020 <scols_init_debug@@SMARTCOLS_2.25+0x844c>
   1bff0:	ldr	x8, [x20]
   1bff4:	cbz	x8, 1c020 <scols_init_debug@@SMARTCOLS_2.25+0x844c>
   1bff8:	mov	w8, #0x1                   	// #1
   1bffc:	ldr	x9, [x20, x8, lsl #3]
   1c000:	add	x8, x8, #0x1
   1c004:	cbnz	x9, 1bffc <scols_init_debug@@SMARTCOLS_2.25+0x8428>
   1c008:	and	x8, x8, #0xffffffff
   1c00c:	lsl	x0, x8, #3
   1c010:	bl	7400 <malloc@plt>
   1c014:	mov	x19, x0
   1c018:	cbnz	x0, 1c030 <scols_init_debug@@SMARTCOLS_2.25+0x845c>
   1c01c:	b	1c06c <scols_init_debug@@SMARTCOLS_2.25+0x8498>
   1c020:	mov	w0, #0x8                   	// #8
   1c024:	bl	7400 <malloc@plt>
   1c028:	mov	x19, x0
   1c02c:	cbz	x0, 1c06c <scols_init_debug@@SMARTCOLS_2.25+0x8498>
   1c030:	cbz	x20, 1c064 <scols_init_debug@@SMARTCOLS_2.25+0x8490>
   1c034:	ldr	x0, [x20]
   1c038:	cbz	x0, 1c064 <scols_init_debug@@SMARTCOLS_2.25+0x8490>
   1c03c:	mov	x21, xzr
   1c040:	add	x20, x20, #0x8
   1c044:	bl	7650 <strdup@plt>
   1c048:	str	x0, [x19, x21]
   1c04c:	cbz	x0, 1c080 <scols_init_debug@@SMARTCOLS_2.25+0x84ac>
   1c050:	ldr	x0, [x20, x21]
   1c054:	add	x21, x21, #0x8
   1c058:	cbnz	x0, 1c044 <scols_init_debug@@SMARTCOLS_2.25+0x8470>
   1c05c:	add	x8, x19, x21
   1c060:	b	1c068 <scols_init_debug@@SMARTCOLS_2.25+0x8494>
   1c064:	mov	x8, x19
   1c068:	str	xzr, [x8]
   1c06c:	mov	x0, x19
   1c070:	ldp	x20, x19, [sp, #32]
   1c074:	ldr	x21, [sp, #16]
   1c078:	ldp	x29, x30, [sp], #48
   1c07c:	ret
   1c080:	ldr	x0, [x19]
   1c084:	cbz	x0, 1c098 <scols_init_debug@@SMARTCOLS_2.25+0x84c4>
   1c088:	add	x20, x19, #0x8
   1c08c:	bl	7850 <free@plt>
   1c090:	ldr	x0, [x20], #8
   1c094:	cbnz	x0, 1c08c <scols_init_debug@@SMARTCOLS_2.25+0x84b8>
   1c098:	mov	x0, x19
   1c09c:	bl	7850 <free@plt>
   1c0a0:	mov	x19, xzr
   1c0a4:	b	1c06c <scols_init_debug@@SMARTCOLS_2.25+0x8498>
   1c0a8:	cbz	x0, 1c0cc <scols_init_debug@@SMARTCOLS_2.25+0x84f8>
   1c0ac:	ldr	x9, [x0]
   1c0b0:	mov	x8, x0
   1c0b4:	cbz	x9, 1c0d0 <scols_init_debug@@SMARTCOLS_2.25+0x84fc>
   1c0b8:	mov	x0, xzr
   1c0bc:	add	x8, x8, #0x8
   1c0c0:	ldr	x9, [x8, x0, lsl #3]
   1c0c4:	add	x0, x0, #0x1
   1c0c8:	cbnz	x9, 1c0c0 <scols_init_debug@@SMARTCOLS_2.25+0x84ec>
   1c0cc:	ret
   1c0d0:	mov	w0, wzr
   1c0d4:	ret
   1c0d8:	sub	sp, sp, #0x50
   1c0dc:	str	x21, [sp, #48]
   1c0e0:	stp	x20, x19, [sp, #64]
   1c0e4:	mov	x19, x1
   1c0e8:	mov	x21, x0
   1c0ec:	stp	x29, x30, [sp, #32]
   1c0f0:	add	x29, sp, #0x20
   1c0f4:	cbz	x0, 1c168 <scols_init_debug@@SMARTCOLS_2.25+0x8594>
   1c0f8:	ldp	q0, q1, [x19]
   1c0fc:	cmn	x21, #0x1
   1c100:	cset	w8, ne  // ne = any
   1c104:	stp	q0, q1, [sp]
   1c108:	ldr	x9, [sp, #8]
   1c10c:	ldr	w10, [sp, #24]
   1c110:	mov	w11, w10
   1c114:	b	1c134 <scols_init_debug@@SMARTCOLS_2.25+0x8560>
   1c118:	mov	w11, w10
   1c11c:	ldr	x12, [sp]
   1c120:	add	x13, x12, #0x8
   1c124:	str	x13, [sp]
   1c128:	ldr	x12, [x12]
   1c12c:	cmn	x12, #0x1
   1c130:	b.ne	1c15c <scols_init_debug@@SMARTCOLS_2.25+0x8588>  // b.any
   1c134:	tbz	w11, #31, 1c11c <scols_init_debug@@SMARTCOLS_2.25+0x8548>
   1c138:	add	w10, w11, #0x8
   1c13c:	cmn	w11, #0x8
   1c140:	str	w10, [sp, #24]
   1c144:	b.gt	1c118 <scols_init_debug@@SMARTCOLS_2.25+0x8544>
   1c148:	add	x12, x9, w11, sxtw
   1c14c:	mov	w11, w10
   1c150:	ldr	x12, [x12]
   1c154:	cmn	x12, #0x1
   1c158:	b.eq	1c134 <scols_init_debug@@SMARTCOLS_2.25+0x8560>  // b.none
   1c15c:	cbz	x12, 1c16c <scols_init_debug@@SMARTCOLS_2.25+0x8598>
   1c160:	add	w8, w8, #0x1
   1c164:	b	1c110 <scols_init_debug@@SMARTCOLS_2.25+0x853c>
   1c168:	mov	w8, wzr
   1c16c:	add	w8, w8, #0x1
   1c170:	lsl	x0, x8, #3
   1c174:	bl	7400 <malloc@plt>
   1c178:	mov	x20, x0
   1c17c:	cbz	x0, 1c21c <scols_init_debug@@SMARTCOLS_2.25+0x8648>
   1c180:	cbz	x21, 1c218 <scols_init_debug@@SMARTCOLS_2.25+0x8644>
   1c184:	cmn	x21, #0x1
   1c188:	b.eq	1c1a4 <scols_init_debug@@SMARTCOLS_2.25+0x85d0>  // b.none
   1c18c:	mov	x0, x21
   1c190:	bl	7650 <strdup@plt>
   1c194:	str	x0, [x20]
   1c198:	cbz	x0, 1c24c <scols_init_debug@@SMARTCOLS_2.25+0x8678>
   1c19c:	mov	w21, #0x1                   	// #1
   1c1a0:	b	1c1bc <scols_init_debug@@SMARTCOLS_2.25+0x85e8>
   1c1a4:	mov	w21, wzr
   1c1a8:	b	1c1bc <scols_init_debug@@SMARTCOLS_2.25+0x85e8>
   1c1ac:	bl	7650 <strdup@plt>
   1c1b0:	str	x0, [x20, w21, uxtw #3]
   1c1b4:	cbz	x0, 1c234 <scols_init_debug@@SMARTCOLS_2.25+0x8660>
   1c1b8:	add	w21, w21, #0x1
   1c1bc:	ldr	w9, [x19, #24]
   1c1c0:	b	1c1dc <scols_init_debug@@SMARTCOLS_2.25+0x8608>
   1c1c4:	ldr	x10, [x19, #8]
   1c1c8:	add	x9, x10, w9, sxtw
   1c1cc:	ldr	x0, [x9]
   1c1d0:	mov	w9, w8
   1c1d4:	cmn	x0, #0x1
   1c1d8:	b.ne	1c214 <scols_init_debug@@SMARTCOLS_2.25+0x8640>  // b.any
   1c1dc:	tbnz	w9, #31, 1c1e8 <scols_init_debug@@SMARTCOLS_2.25+0x8614>
   1c1e0:	mov	w8, w9
   1c1e4:	b	1c1f8 <scols_init_debug@@SMARTCOLS_2.25+0x8624>
   1c1e8:	add	w8, w9, #0x8
   1c1ec:	cmn	w9, #0x8
   1c1f0:	str	w8, [x19, #24]
   1c1f4:	b.le	1c1c4 <scols_init_debug@@SMARTCOLS_2.25+0x85f0>
   1c1f8:	ldr	x9, [x19]
   1c1fc:	add	x10, x9, #0x8
   1c200:	str	x10, [x19]
   1c204:	ldr	x0, [x9]
   1c208:	mov	w9, w8
   1c20c:	cmn	x0, #0x1
   1c210:	b.eq	1c1dc <scols_init_debug@@SMARTCOLS_2.25+0x8608>  // b.none
   1c214:	cbnz	x0, 1c1ac <scols_init_debug@@SMARTCOLS_2.25+0x85d8>
   1c218:	str	xzr, [x20, w21, uxtw #3]
   1c21c:	mov	x0, x20
   1c220:	ldp	x20, x19, [sp, #64]
   1c224:	ldr	x21, [sp, #48]
   1c228:	ldp	x29, x30, [sp, #32]
   1c22c:	add	sp, sp, #0x50
   1c230:	ret
   1c234:	ldr	x0, [x20]
   1c238:	cbz	x0, 1c24c <scols_init_debug@@SMARTCOLS_2.25+0x8678>
   1c23c:	add	x19, x20, #0x8
   1c240:	bl	7850 <free@plt>
   1c244:	ldr	x0, [x19], #8
   1c248:	cbnz	x0, 1c240 <scols_init_debug@@SMARTCOLS_2.25+0x866c>
   1c24c:	mov	x0, x20
   1c250:	bl	7850 <free@plt>
   1c254:	mov	x20, xzr
   1c258:	b	1c21c <scols_init_debug@@SMARTCOLS_2.25+0x8648>
   1c25c:	sub	sp, sp, #0x120
   1c260:	stp	x29, x30, [sp, #256]
   1c264:	add	x29, sp, #0x100
   1c268:	mov	x8, #0xffffffffffffffc8    	// #-56
   1c26c:	mov	x9, sp
   1c270:	sub	x10, x29, #0x78
   1c274:	movk	x8, #0xff80, lsl #32
   1c278:	add	x11, x29, #0x20
   1c27c:	add	x9, x9, #0x80
   1c280:	add	x10, x10, #0x38
   1c284:	stp	x9, x8, [x29, #-16]
   1c288:	stp	x11, x10, [x29, #-32]
   1c28c:	stp	x1, x2, [x29, #-120]
   1c290:	stp	x3, x4, [x29, #-104]
   1c294:	stp	x5, x6, [x29, #-88]
   1c298:	stur	x7, [x29, #-72]
   1c29c:	stp	q0, q1, [sp]
   1c2a0:	ldp	q0, q1, [x29, #-32]
   1c2a4:	sub	x1, x29, #0x40
   1c2a8:	str	x28, [sp, #272]
   1c2ac:	stp	q2, q3, [sp, #32]
   1c2b0:	stp	q4, q5, [sp, #64]
   1c2b4:	stp	q6, q7, [sp, #96]
   1c2b8:	stp	q0, q1, [x29, #-64]
   1c2bc:	bl	1c0d8 <scols_init_debug@@SMARTCOLS_2.25+0x8504>
   1c2c0:	ldr	x28, [sp, #272]
   1c2c4:	ldp	x29, x30, [sp, #256]
   1c2c8:	add	sp, sp, #0x120
   1c2cc:	ret
   1c2d0:	stp	x29, x30, [sp, #-48]!
   1c2d4:	stp	x22, x21, [sp, #16]
   1c2d8:	stp	x20, x19, [sp, #32]
   1c2dc:	mov	x29, sp
   1c2e0:	cbz	x1, 1c390 <scols_init_debug@@SMARTCOLS_2.25+0x87bc>
   1c2e4:	mov	x20, x0
   1c2e8:	ldr	x0, [x1]
   1c2ec:	mov	x19, x1
   1c2f0:	cbz	x0, 1c380 <scols_init_debug@@SMARTCOLS_2.25+0x87ac>
   1c2f4:	bl	7650 <strdup@plt>
   1c2f8:	cbz	x0, 1c3a4 <scols_init_debug@@SMARTCOLS_2.25+0x87d0>
   1c2fc:	mov	x21, x0
   1c300:	ldr	x0, [x20]
   1c304:	cbz	x0, 1c330 <scols_init_debug@@SMARTCOLS_2.25+0x875c>
   1c308:	ldr	x8, [x0]
   1c30c:	cbz	x8, 1c360 <scols_init_debug@@SMARTCOLS_2.25+0x878c>
   1c310:	mov	x22, xzr
   1c314:	add	x8, x0, #0x8
   1c318:	ldr	x9, [x8, x22, lsl #3]
   1c31c:	add	x22, x22, #0x1
   1c320:	cbnz	x9, 1c318 <scols_init_debug@@SMARTCOLS_2.25+0x8744>
   1c324:	cmn	w22, #0x3
   1c328:	b.ls	1c334 <scols_init_debug@@SMARTCOLS_2.25+0x8760>  // b.plast
   1c32c:	b	1c374 <scols_init_debug@@SMARTCOLS_2.25+0x87a0>
   1c330:	mov	w22, wzr
   1c334:	add	w8, w22, #0x2
   1c338:	lsl	x1, x8, #3
   1c33c:	bl	7620 <realloc@plt>
   1c340:	cbz	x0, 1c374 <scols_init_debug@@SMARTCOLS_2.25+0x87a0>
   1c344:	add	w8, w22, #0x1
   1c348:	str	x21, [x0, w22, uxtw #3]
   1c34c:	str	xzr, [x0, w8, uxtw #3]
   1c350:	str	x0, [x20]
   1c354:	ldr	x0, [x19, #8]!
   1c358:	cbnz	x0, 1c2f4 <scols_init_debug@@SMARTCOLS_2.25+0x8720>
   1c35c:	b	1c380 <scols_init_debug@@SMARTCOLS_2.25+0x87ac>
   1c360:	mov	w22, wzr
   1c364:	add	w8, w22, #0x2
   1c368:	lsl	x1, x8, #3
   1c36c:	bl	7620 <realloc@plt>
   1c370:	cbnz	x0, 1c344 <scols_init_debug@@SMARTCOLS_2.25+0x8770>
   1c374:	mov	x0, x21
   1c378:	bl	7850 <free@plt>
   1c37c:	mov	w0, #0xfffffff4            	// #-12
   1c380:	ldp	x20, x19, [sp, #32]
   1c384:	ldp	x22, x21, [sp, #16]
   1c388:	ldp	x29, x30, [sp], #48
   1c38c:	ret
   1c390:	mov	w0, wzr
   1c394:	ldp	x20, x19, [sp, #32]
   1c398:	ldp	x22, x21, [sp, #16]
   1c39c:	ldp	x29, x30, [sp], #48
   1c3a0:	ret
   1c3a4:	mov	w0, #0xfffffff4            	// #-12
   1c3a8:	ldp	x20, x19, [sp, #32]
   1c3ac:	ldp	x22, x21, [sp, #16]
   1c3b0:	ldp	x29, x30, [sp], #48
   1c3b4:	ret
   1c3b8:	stp	x29, x30, [sp, #-48]!
   1c3bc:	str	x21, [sp, #16]
   1c3c0:	stp	x20, x19, [sp, #32]
   1c3c4:	mov	x29, sp
   1c3c8:	cbz	x1, 1c410 <scols_init_debug@@SMARTCOLS_2.25+0x883c>
   1c3cc:	mov	x19, x0
   1c3d0:	mov	x0, x1
   1c3d4:	bl	7650 <strdup@plt>
   1c3d8:	cbz	x0, 1c47c <scols_init_debug@@SMARTCOLS_2.25+0x88a8>
   1c3dc:	mov	x20, x0
   1c3e0:	ldr	x0, [x19]
   1c3e4:	cbz	x0, 1c424 <scols_init_debug@@SMARTCOLS_2.25+0x8850>
   1c3e8:	ldr	x8, [x0]
   1c3ec:	cbz	x8, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x888c>
   1c3f0:	mov	x21, xzr
   1c3f4:	add	x8, x0, #0x8
   1c3f8:	ldr	x9, [x8, x21, lsl #3]
   1c3fc:	add	x21, x21, #0x1
   1c400:	cbnz	x9, 1c3f8 <scols_init_debug@@SMARTCOLS_2.25+0x8824>
   1c404:	cmn	w21, #0x3
   1c408:	b.ls	1c428 <scols_init_debug@@SMARTCOLS_2.25+0x8854>  // b.plast
   1c40c:	b	1c474 <scols_init_debug@@SMARTCOLS_2.25+0x88a0>
   1c410:	mov	w0, wzr
   1c414:	ldp	x20, x19, [sp, #32]
   1c418:	ldr	x21, [sp, #16]
   1c41c:	ldp	x29, x30, [sp], #48
   1c420:	ret
   1c424:	mov	w21, wzr
   1c428:	add	w8, w21, #0x2
   1c42c:	lsl	x1, x8, #3
   1c430:	bl	7620 <realloc@plt>
   1c434:	cbz	x0, 1c474 <scols_init_debug@@SMARTCOLS_2.25+0x88a0>
   1c438:	mov	x8, x0
   1c43c:	add	w9, w21, #0x1
   1c440:	mov	w0, wzr
   1c444:	str	x20, [x8, w21, uxtw #3]
   1c448:	str	xzr, [x8, w9, uxtw #3]
   1c44c:	str	x8, [x19]
   1c450:	ldp	x20, x19, [sp, #32]
   1c454:	ldr	x21, [sp, #16]
   1c458:	ldp	x29, x30, [sp], #48
   1c45c:	ret
   1c460:	mov	w21, wzr
   1c464:	add	w8, w21, #0x2
   1c468:	lsl	x1, x8, #3
   1c46c:	bl	7620 <realloc@plt>
   1c470:	cbnz	x0, 1c438 <scols_init_debug@@SMARTCOLS_2.25+0x8864>
   1c474:	mov	x0, x20
   1c478:	bl	7850 <free@plt>
   1c47c:	mov	w0, #0xfffffff4            	// #-12
   1c480:	ldp	x20, x19, [sp, #32]
   1c484:	ldr	x21, [sp, #16]
   1c488:	ldp	x29, x30, [sp], #48
   1c48c:	ret
   1c490:	stp	x29, x30, [sp, #-64]!
   1c494:	str	x23, [sp, #16]
   1c498:	stp	x22, x21, [sp, #32]
   1c49c:	stp	x20, x19, [sp, #48]
   1c4a0:	mov	x29, sp
   1c4a4:	cbz	x1, 1c554 <scols_init_debug@@SMARTCOLS_2.25+0x8980>
   1c4a8:	mov	x21, x0
   1c4ac:	ldr	x0, [x1]
   1c4b0:	mov	x20, x1
   1c4b4:	cbz	x0, 1c568 <scols_init_debug@@SMARTCOLS_2.25+0x8994>
   1c4b8:	mov	x19, x2
   1c4bc:	mov	x1, x19
   1c4c0:	bl	1a8f0 <scols_init_debug@@SMARTCOLS_2.25+0x6d1c>
   1c4c4:	cbz	x0, 1c564 <scols_init_debug@@SMARTCOLS_2.25+0x8990>
   1c4c8:	mov	x22, x0
   1c4cc:	ldr	x0, [x21]
   1c4d0:	cbz	x0, 1c50c <scols_init_debug@@SMARTCOLS_2.25+0x8938>
   1c4d4:	ldr	x8, [x0]
   1c4d8:	cbz	x8, 1c524 <scols_init_debug@@SMARTCOLS_2.25+0x8950>
   1c4dc:	mov	x23, xzr
   1c4e0:	add	x8, x0, #0x8
   1c4e4:	ldr	x9, [x8, x23, lsl #3]
   1c4e8:	add	x23, x23, #0x1
   1c4ec:	cbnz	x9, 1c4e4 <scols_init_debug@@SMARTCOLS_2.25+0x8910>
   1c4f0:	cmn	w23, #0x3
   1c4f4:	b.hi	1c55c <scols_init_debug@@SMARTCOLS_2.25+0x8988>  // b.pmore
   1c4f8:	add	w8, w23, #0x2
   1c4fc:	lsl	x1, x8, #3
   1c500:	bl	7620 <realloc@plt>
   1c504:	cbnz	x0, 1c538 <scols_init_debug@@SMARTCOLS_2.25+0x8964>
   1c508:	b	1c55c <scols_init_debug@@SMARTCOLS_2.25+0x8988>
   1c50c:	mov	w23, wzr
   1c510:	add	w8, w23, #0x2
   1c514:	lsl	x1, x8, #3
   1c518:	bl	7620 <realloc@plt>
   1c51c:	cbnz	x0, 1c538 <scols_init_debug@@SMARTCOLS_2.25+0x8964>
   1c520:	b	1c55c <scols_init_debug@@SMARTCOLS_2.25+0x8988>
   1c524:	mov	w23, wzr
   1c528:	add	w8, w23, #0x2
   1c52c:	lsl	x1, x8, #3
   1c530:	bl	7620 <realloc@plt>
   1c534:	cbz	x0, 1c55c <scols_init_debug@@SMARTCOLS_2.25+0x8988>
   1c538:	add	w8, w23, #0x1
   1c53c:	str	x22, [x0, w23, uxtw #3]
   1c540:	str	xzr, [x0, w8, uxtw #3]
   1c544:	str	x0, [x21]
   1c548:	ldr	x0, [x20, #8]!
   1c54c:	cbnz	x0, 1c4bc <scols_init_debug@@SMARTCOLS_2.25+0x88e8>
   1c550:	b	1c568 <scols_init_debug@@SMARTCOLS_2.25+0x8994>
   1c554:	mov	w0, wzr
   1c558:	b	1c568 <scols_init_debug@@SMARTCOLS_2.25+0x8994>
   1c55c:	mov	x0, x22
   1c560:	bl	7850 <free@plt>
   1c564:	mov	w0, #0xfffffff4            	// #-12
   1c568:	ldp	x20, x19, [sp, #48]
   1c56c:	ldp	x22, x21, [sp, #32]
   1c570:	ldr	x23, [sp, #16]
   1c574:	ldp	x29, x30, [sp], #64
   1c578:	ret
   1c57c:	stp	x29, x30, [sp, #-48]!
   1c580:	str	x21, [sp, #16]
   1c584:	stp	x20, x19, [sp, #32]
   1c588:	mov	x29, sp
   1c58c:	cbz	x1, 1c5fc <scols_init_debug@@SMARTCOLS_2.25+0x8a28>
   1c590:	mov	x19, x0
   1c594:	ldr	x0, [x0]
   1c598:	mov	x20, x1
   1c59c:	cbz	x0, 1c610 <scols_init_debug@@SMARTCOLS_2.25+0x8a3c>
   1c5a0:	ldr	x8, [x0]
   1c5a4:	cbz	x8, 1c610 <scols_init_debug@@SMARTCOLS_2.25+0x8a3c>
   1c5a8:	mov	x21, xzr
   1c5ac:	add	x8, x0, #0x8
   1c5b0:	ldr	x9, [x8, x21, lsl #3]
   1c5b4:	add	x21, x21, #0x1
   1c5b8:	cbnz	x9, 1c5b0 <scols_init_debug@@SMARTCOLS_2.25+0x89dc>
   1c5bc:	cmn	w21, #0x3
   1c5c0:	b.hi	1c624 <scols_init_debug@@SMARTCOLS_2.25+0x8a50>  // b.pmore
   1c5c4:	add	w8, w21, #0x2
   1c5c8:	lsl	x1, x8, #3
   1c5cc:	bl	7620 <realloc@plt>
   1c5d0:	cbz	x0, 1c624 <scols_init_debug@@SMARTCOLS_2.25+0x8a50>
   1c5d4:	mov	x8, x0
   1c5d8:	mov	w0, wzr
   1c5dc:	add	w9, w21, #0x1
   1c5e0:	str	x20, [x8, w21, uxtw #3]
   1c5e4:	str	xzr, [x8, w9, uxtw #3]
   1c5e8:	str	x8, [x19]
   1c5ec:	ldp	x20, x19, [sp, #32]
   1c5f0:	ldr	x21, [sp, #16]
   1c5f4:	ldp	x29, x30, [sp], #48
   1c5f8:	ret
   1c5fc:	mov	w0, wzr
   1c600:	ldp	x20, x19, [sp, #32]
   1c604:	ldr	x21, [sp, #16]
   1c608:	ldp	x29, x30, [sp], #48
   1c60c:	ret
   1c610:	mov	w21, wzr
   1c614:	add	w8, w21, #0x2
   1c618:	lsl	x1, x8, #3
   1c61c:	bl	7620 <realloc@plt>
   1c620:	cbnz	x0, 1c5d4 <scols_init_debug@@SMARTCOLS_2.25+0x8a00>
   1c624:	mov	w0, #0xfffffff4            	// #-12
   1c628:	ldp	x20, x19, [sp, #32]
   1c62c:	ldr	x21, [sp, #16]
   1c630:	ldp	x29, x30, [sp], #48
   1c634:	ret
   1c638:	sub	sp, sp, #0x40
   1c63c:	stp	x29, x30, [sp, #16]
   1c640:	str	x21, [sp, #32]
   1c644:	stp	x20, x19, [sp, #48]
   1c648:	add	x29, sp, #0x10
   1c64c:	cbz	x0, 1c758 <scols_init_debug@@SMARTCOLS_2.25+0x8b84>
   1c650:	mov	x19, x1
   1c654:	mov	x21, x0
   1c658:	str	x0, [x29, #24]
   1c65c:	add	x0, x29, #0x18
   1c660:	add	x1, sp, #0x8
   1c664:	mov	x2, x19
   1c668:	mov	w3, wzr
   1c66c:	bl	1ab20 <scols_init_debug@@SMARTCOLS_2.25+0x6f4c>
   1c670:	cbz	x0, 1c6ac <scols_init_debug@@SMARTCOLS_2.25+0x8ad8>
   1c674:	mov	w20, #0x1                   	// #1
   1c678:	add	x0, x29, #0x18
   1c67c:	add	x1, sp, #0x8
   1c680:	mov	x2, x19
   1c684:	mov	w3, wzr
   1c688:	bl	1ab20 <scols_init_debug@@SMARTCOLS_2.25+0x6f4c>
   1c68c:	add	w20, w20, #0x1
   1c690:	cbnz	x0, 1c678 <scols_init_debug@@SMARTCOLS_2.25+0x8aa4>
   1c694:	mov	w8, w20
   1c698:	lsl	x0, x8, #3
   1c69c:	bl	7400 <malloc@plt>
   1c6a0:	mov	x20, x0
   1c6a4:	cbnz	x0, 1c6bc <scols_init_debug@@SMARTCOLS_2.25+0x8ae8>
   1c6a8:	b	1c740 <scols_init_debug@@SMARTCOLS_2.25+0x8b6c>
   1c6ac:	mov	w0, #0x8                   	// #8
   1c6b0:	bl	7400 <malloc@plt>
   1c6b4:	mov	x20, x0
   1c6b8:	cbz	x0, 1c740 <scols_init_debug@@SMARTCOLS_2.25+0x8b6c>
   1c6bc:	add	x0, x29, #0x18
   1c6c0:	add	x1, sp, #0x8
   1c6c4:	mov	x2, x19
   1c6c8:	mov	w3, wzr
   1c6cc:	str	x21, [x29, #24]
   1c6d0:	bl	1ab20 <scols_init_debug@@SMARTCOLS_2.25+0x6f4c>
   1c6d4:	cbz	x0, 1c710 <scols_init_debug@@SMARTCOLS_2.25+0x8b3c>
   1c6d8:	mov	w21, wzr
   1c6dc:	ldr	x1, [sp, #8]
   1c6e0:	bl	7930 <strndup@plt>
   1c6e4:	str	x0, [x20, w21, uxtw #3]
   1c6e8:	cbz	x0, 1c71c <scols_init_debug@@SMARTCOLS_2.25+0x8b48>
   1c6ec:	add	x0, x29, #0x18
   1c6f0:	add	x1, sp, #0x8
   1c6f4:	mov	x2, x19
   1c6f8:	mov	w3, wzr
   1c6fc:	add	w21, w21, #0x1
   1c700:	bl	1ab20 <scols_init_debug@@SMARTCOLS_2.25+0x6f4c>
   1c704:	cbnz	x0, 1c6dc <scols_init_debug@@SMARTCOLS_2.25+0x8b08>
   1c708:	mov	w8, w21
   1c70c:	b	1c714 <scols_init_debug@@SMARTCOLS_2.25+0x8b40>
   1c710:	mov	x8, xzr
   1c714:	str	xzr, [x20, x8, lsl #3]
   1c718:	b	1c740 <scols_init_debug@@SMARTCOLS_2.25+0x8b6c>
   1c71c:	ldr	x0, [x20]
   1c720:	cbz	x0, 1c734 <scols_init_debug@@SMARTCOLS_2.25+0x8b60>
   1c724:	add	x19, x20, #0x8
   1c728:	bl	7850 <free@plt>
   1c72c:	ldr	x0, [x19], #8
   1c730:	cbnz	x0, 1c728 <scols_init_debug@@SMARTCOLS_2.25+0x8b54>
   1c734:	mov	x0, x20
   1c738:	bl	7850 <free@plt>
   1c73c:	mov	x20, xzr
   1c740:	mov	x0, x20
   1c744:	ldp	x20, x19, [sp, #48]
   1c748:	ldr	x21, [sp, #32]
   1c74c:	ldp	x29, x30, [sp, #16]
   1c750:	add	sp, sp, #0x40
   1c754:	ret
   1c758:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1c75c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1c760:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1c764:	add	x0, x0, #0x3f5
   1c768:	add	x1, x1, #0x6cb
   1c76c:	add	x3, x3, #0x6d6
   1c770:	mov	w2, #0xc1                  	// #193
   1c774:	bl	7c90 <__assert_fail@plt>
   1c778:	stp	x29, x30, [sp, #-64]!
   1c77c:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1c780:	add	x8, x8, #0xd49
   1c784:	cmp	x1, #0x0
   1c788:	stp	x20, x19, [sp, #48]
   1c78c:	csel	x19, x8, x1, eq  // eq = none
   1c790:	mov	x20, x0
   1c794:	mov	x0, x19
   1c798:	str	x23, [sp, #16]
   1c79c:	stp	x22, x21, [sp, #32]
   1c7a0:	mov	x29, sp
   1c7a4:	bl	7030 <strlen@plt>
   1c7a8:	cbz	x20, 1c7f4 <scols_init_debug@@SMARTCOLS_2.25+0x8c20>
   1c7ac:	ldr	x8, [x20]
   1c7b0:	cbz	x8, 1c7f4 <scols_init_debug@@SMARTCOLS_2.25+0x8c20>
   1c7b4:	mov	x21, x0
   1c7b8:	mov	x9, xzr
   1c7bc:	add	x22, x20, #0x8
   1c7c0:	add	x10, x9, x21
   1c7c4:	cmp	x9, #0x0
   1c7c8:	mov	x0, x8
   1c7cc:	csel	x23, xzr, x10, eq  // eq = none
   1c7d0:	bl	7030 <strlen@plt>
   1c7d4:	ldr	x8, [x22], #8
   1c7d8:	add	x9, x0, x23
   1c7dc:	cbnz	x8, 1c7c0 <scols_init_debug@@SMARTCOLS_2.25+0x8bec>
   1c7e0:	add	x0, x9, #0x1
   1c7e4:	bl	7400 <malloc@plt>
   1c7e8:	mov	x21, x0
   1c7ec:	cbnz	x0, 1c804 <scols_init_debug@@SMARTCOLS_2.25+0x8c30>
   1c7f0:	b	1c858 <scols_init_debug@@SMARTCOLS_2.25+0x8c84>
   1c7f4:	mov	w0, #0x1                   	// #1
   1c7f8:	bl	7400 <malloc@plt>
   1c7fc:	mov	x21, x0
   1c800:	cbz	x0, 1c858 <scols_init_debug@@SMARTCOLS_2.25+0x8c84>
   1c804:	mov	x0, x21
   1c808:	cbz	x20, 1c854 <scols_init_debug@@SMARTCOLS_2.25+0x8c80>
   1c80c:	ldr	x1, [x20]
   1c810:	mov	x0, x21
   1c814:	cbz	x1, 1c854 <scols_init_debug@@SMARTCOLS_2.25+0x8c80>
   1c818:	add	x20, x20, #0x8
   1c81c:	mov	x0, x21
   1c820:	b	1c834 <scols_init_debug@@SMARTCOLS_2.25+0x8c60>
   1c824:	mov	x0, x2
   1c828:	bl	7320 <stpcpy@plt>
   1c82c:	ldr	x1, [x20], #8
   1c830:	cbz	x1, 1c854 <scols_init_debug@@SMARTCOLS_2.25+0x8c80>
   1c834:	cmp	x0, x21
   1c838:	mov	x2, x21
   1c83c:	b.eq	1c824 <scols_init_debug@@SMARTCOLS_2.25+0x8c50>  // b.none
   1c840:	mov	x1, x19
   1c844:	bl	7320 <stpcpy@plt>
   1c848:	ldur	x1, [x20, #-8]
   1c84c:	mov	x2, x0
   1c850:	b	1c824 <scols_init_debug@@SMARTCOLS_2.25+0x8c50>
   1c854:	strb	wzr, [x0]
   1c858:	mov	x0, x21
   1c85c:	ldp	x20, x19, [sp, #48]
   1c860:	ldp	x22, x21, [sp, #32]
   1c864:	ldr	x23, [sp, #16]
   1c868:	ldp	x29, x30, [sp], #64
   1c86c:	ret
   1c870:	stp	x29, x30, [sp, #-64]!
   1c874:	str	x23, [sp, #16]
   1c878:	stp	x22, x21, [sp, #32]
   1c87c:	stp	x20, x19, [sp, #48]
   1c880:	mov	x29, sp
   1c884:	cbz	x1, 1c968 <scols_init_debug@@SMARTCOLS_2.25+0x8d94>
   1c888:	ldr	x20, [x0]
   1c88c:	mov	x21, x1
   1c890:	mov	x19, x0
   1c894:	cbz	x20, 1c94c <scols_init_debug@@SMARTCOLS_2.25+0x8d78>
   1c898:	ldr	x8, [x20]
   1c89c:	cbz	x8, 1c94c <scols_init_debug@@SMARTCOLS_2.25+0x8d78>
   1c8a0:	mov	x23, xzr
   1c8a4:	add	x8, x20, #0x8
   1c8a8:	ldr	x9, [x8, x23, lsl #3]
   1c8ac:	add	x23, x23, #0x1
   1c8b0:	cbnz	x9, 1c8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8cd4>
   1c8b4:	cmn	w23, #0x3
   1c8b8:	b.hi	1c960 <scols_init_debug@@SMARTCOLS_2.25+0x8d8c>  // b.pmore
   1c8bc:	add	w8, w23, #0x2
   1c8c0:	lsl	x0, x8, #3
   1c8c4:	bl	7400 <malloc@plt>
   1c8c8:	cbz	x0, 1c960 <scols_init_debug@@SMARTCOLS_2.25+0x8d8c>
   1c8cc:	mov	x22, x0
   1c8d0:	cbz	w23, 1c92c <scols_init_debug@@SMARTCOLS_2.25+0x8d58>
   1c8d4:	cmp	w23, #0x4
   1c8d8:	mov	w8, w23
   1c8dc:	b.cc	1c904 <scols_init_debug@@SMARTCOLS_2.25+0x8d30>  // b.lo, b.ul, b.last
   1c8e0:	lsl	x9, x8, #3
   1c8e4:	add	x10, x22, #0x8
   1c8e8:	add	x11, x20, x9
   1c8ec:	cmp	x10, x11
   1c8f0:	b.cs	1c980 <scols_init_debug@@SMARTCOLS_2.25+0x8dac>  // b.hs, b.nlast
   1c8f4:	add	x9, x9, x22
   1c8f8:	add	x9, x9, #0x8
   1c8fc:	cmp	x9, x20
   1c900:	b.ls	1c980 <scols_init_debug@@SMARTCOLS_2.25+0x8dac>  // b.plast
   1c904:	mov	x9, xzr
   1c908:	lsl	x10, x9, #3
   1c90c:	sub	x8, x8, x9
   1c910:	add	x9, x20, x10
   1c914:	add	x10, x10, x22
   1c918:	add	x10, x10, #0x8
   1c91c:	ldr	x11, [x9], #8
   1c920:	subs	x8, x8, #0x1
   1c924:	str	x11, [x10], #8
   1c928:	b.ne	1c91c <scols_init_debug@@SMARTCOLS_2.25+0x8d48>  // b.any
   1c92c:	add	w8, w23, #0x1
   1c930:	mov	x0, x20
   1c934:	str	x21, [x22]
   1c938:	str	xzr, [x22, w8, uxtw #3]
   1c93c:	bl	7850 <free@plt>
   1c940:	mov	w0, wzr
   1c944:	str	x22, [x19]
   1c948:	b	1c96c <scols_init_debug@@SMARTCOLS_2.25+0x8d98>
   1c94c:	mov	w23, wzr
   1c950:	add	w8, w23, #0x2
   1c954:	lsl	x0, x8, #3
   1c958:	bl	7400 <malloc@plt>
   1c95c:	cbnz	x0, 1c8cc <scols_init_debug@@SMARTCOLS_2.25+0x8cf8>
   1c960:	mov	w0, #0xfffffff4            	// #-12
   1c964:	b	1c96c <scols_init_debug@@SMARTCOLS_2.25+0x8d98>
   1c968:	mov	w0, wzr
   1c96c:	ldp	x20, x19, [sp, #48]
   1c970:	ldp	x22, x21, [sp, #32]
   1c974:	ldr	x23, [sp, #16]
   1c978:	ldp	x29, x30, [sp], #64
   1c97c:	ret
   1c980:	and	x9, x8, #0xfffffffc
   1c984:	add	x10, x22, #0x18
   1c988:	add	x11, x20, #0x10
   1c98c:	mov	x12, x9
   1c990:	ldp	q0, q1, [x11, #-16]
   1c994:	subs	x12, x12, #0x4
   1c998:	add	x11, x11, #0x20
   1c99c:	stp	q0, q1, [x10, #-16]
   1c9a0:	add	x10, x10, #0x20
   1c9a4:	b.ne	1c990 <scols_init_debug@@SMARTCOLS_2.25+0x8dbc>  // b.any
   1c9a8:	cmp	x9, x8
   1c9ac:	b.eq	1c92c <scols_init_debug@@SMARTCOLS_2.25+0x8d58>  // b.none
   1c9b0:	b	1c908 <scols_init_debug@@SMARTCOLS_2.25+0x8d34>
   1c9b4:	stp	x29, x30, [sp, #-48]!
   1c9b8:	str	x21, [sp, #16]
   1c9bc:	stp	x20, x19, [sp, #32]
   1c9c0:	mov	x29, sp
   1c9c4:	cbz	x1, 1ca00 <scols_init_debug@@SMARTCOLS_2.25+0x8e2c>
   1c9c8:	mov	x19, x0
   1c9cc:	ldr	x0, [x0]
   1c9d0:	mov	x20, x1
   1c9d4:	cbz	x0, 1ca14 <scols_init_debug@@SMARTCOLS_2.25+0x8e40>
   1c9d8:	ldr	x8, [x0]
   1c9dc:	cbz	x8, 1ca50 <scols_init_debug@@SMARTCOLS_2.25+0x8e7c>
   1c9e0:	mov	x21, xzr
   1c9e4:	add	x8, x0, #0x8
   1c9e8:	ldr	x9, [x8, x21, lsl #3]
   1c9ec:	add	x21, x21, #0x1
   1c9f0:	cbnz	x9, 1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x8e14>
   1c9f4:	cmn	w21, #0x3
   1c9f8:	b.ls	1ca18 <scols_init_debug@@SMARTCOLS_2.25+0x8e44>  // b.plast
   1c9fc:	b	1ca64 <scols_init_debug@@SMARTCOLS_2.25+0x8e90>
   1ca00:	mov	w0, wzr
   1ca04:	ldp	x20, x19, [sp, #32]
   1ca08:	ldr	x21, [sp, #16]
   1ca0c:	ldp	x29, x30, [sp], #48
   1ca10:	ret
   1ca14:	mov	w21, wzr
   1ca18:	add	w8, w21, #0x2
   1ca1c:	lsl	x1, x8, #3
   1ca20:	bl	7620 <realloc@plt>
   1ca24:	cbz	x0, 1ca64 <scols_init_debug@@SMARTCOLS_2.25+0x8e90>
   1ca28:	mov	x8, x0
   1ca2c:	add	w9, w21, #0x1
   1ca30:	mov	w0, wzr
   1ca34:	str	x20, [x8, w21, uxtw #3]
   1ca38:	str	xzr, [x8, w9, uxtw #3]
   1ca3c:	str	x8, [x19]
   1ca40:	ldp	x20, x19, [sp, #32]
   1ca44:	ldr	x21, [sp, #16]
   1ca48:	ldp	x29, x30, [sp], #48
   1ca4c:	ret
   1ca50:	mov	w21, wzr
   1ca54:	add	w8, w21, #0x2
   1ca58:	lsl	x1, x8, #3
   1ca5c:	bl	7620 <realloc@plt>
   1ca60:	cbnz	x0, 1ca28 <scols_init_debug@@SMARTCOLS_2.25+0x8e54>
   1ca64:	mov	x0, x20
   1ca68:	bl	7850 <free@plt>
   1ca6c:	mov	w0, #0xfffffff4            	// #-12
   1ca70:	ldp	x20, x19, [sp, #32]
   1ca74:	ldr	x21, [sp, #16]
   1ca78:	ldp	x29, x30, [sp], #48
   1ca7c:	ret
   1ca80:	stp	x29, x30, [sp, #-64]!
   1ca84:	str	x23, [sp, #16]
   1ca88:	stp	x22, x21, [sp, #32]
   1ca8c:	stp	x20, x19, [sp, #48]
   1ca90:	mov	x29, sp
   1ca94:	cbz	x1, 1cb5c <scols_init_debug@@SMARTCOLS_2.25+0x8f88>
   1ca98:	ldr	x21, [x0]
   1ca9c:	mov	x20, x1
   1caa0:	mov	x19, x0
   1caa4:	cbz	x21, 1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x8f90>
   1caa8:	ldr	x8, [x21]
   1caac:	cbz	x8, 1cb98 <scols_init_debug@@SMARTCOLS_2.25+0x8fc4>
   1cab0:	mov	x23, xzr
   1cab4:	add	x8, x21, #0x8
   1cab8:	ldr	x9, [x8, x23, lsl #3]
   1cabc:	add	x23, x23, #0x1
   1cac0:	cbnz	x9, 1cab8 <scols_init_debug@@SMARTCOLS_2.25+0x8ee4>
   1cac4:	cmn	w23, #0x3
   1cac8:	b.hi	1cb78 <scols_init_debug@@SMARTCOLS_2.25+0x8fa4>  // b.pmore
   1cacc:	add	w8, w23, #0x2
   1cad0:	lsl	x0, x8, #3
   1cad4:	bl	7400 <malloc@plt>
   1cad8:	cbz	x0, 1cb78 <scols_init_debug@@SMARTCOLS_2.25+0x8fa4>
   1cadc:	mov	x22, x0
   1cae0:	cbz	w23, 1cb3c <scols_init_debug@@SMARTCOLS_2.25+0x8f68>
   1cae4:	cmp	w23, #0x4
   1cae8:	mov	w8, w23
   1caec:	b.cc	1cb14 <scols_init_debug@@SMARTCOLS_2.25+0x8f40>  // b.lo, b.ul, b.last
   1caf0:	lsl	x9, x8, #3
   1caf4:	add	x10, x22, #0x8
   1caf8:	add	x11, x21, x9
   1cafc:	cmp	x10, x11
   1cb00:	b.cs	1cbb0 <scols_init_debug@@SMARTCOLS_2.25+0x8fdc>  // b.hs, b.nlast
   1cb04:	add	x9, x9, x22
   1cb08:	add	x9, x9, #0x8
   1cb0c:	cmp	x9, x21
   1cb10:	b.ls	1cbb0 <scols_init_debug@@SMARTCOLS_2.25+0x8fdc>  // b.plast
   1cb14:	mov	x9, xzr
   1cb18:	lsl	x10, x9, #3
   1cb1c:	sub	x8, x8, x9
   1cb20:	add	x9, x10, x22
   1cb24:	add	x9, x9, #0x8
   1cb28:	add	x10, x21, x10
   1cb2c:	ldr	x11, [x10], #8
   1cb30:	subs	x8, x8, #0x1
   1cb34:	str	x11, [x9], #8
   1cb38:	b.ne	1cb2c <scols_init_debug@@SMARTCOLS_2.25+0x8f58>  // b.any
   1cb3c:	add	w8, w23, #0x1
   1cb40:	mov	x0, x21
   1cb44:	str	x20, [x22]
   1cb48:	str	xzr, [x22, w8, uxtw #3]
   1cb4c:	bl	7850 <free@plt>
   1cb50:	mov	w0, wzr
   1cb54:	str	x22, [x19]
   1cb58:	b	1cb84 <scols_init_debug@@SMARTCOLS_2.25+0x8fb0>
   1cb5c:	mov	w0, wzr
   1cb60:	b	1cb84 <scols_init_debug@@SMARTCOLS_2.25+0x8fb0>
   1cb64:	mov	w23, wzr
   1cb68:	add	w8, w23, #0x2
   1cb6c:	lsl	x0, x8, #3
   1cb70:	bl	7400 <malloc@plt>
   1cb74:	cbnz	x0, 1cadc <scols_init_debug@@SMARTCOLS_2.25+0x8f08>
   1cb78:	mov	x0, x20
   1cb7c:	bl	7850 <free@plt>
   1cb80:	mov	w0, #0xfffffff4            	// #-12
   1cb84:	ldp	x20, x19, [sp, #48]
   1cb88:	ldp	x22, x21, [sp, #32]
   1cb8c:	ldr	x23, [sp, #16]
   1cb90:	ldp	x29, x30, [sp], #64
   1cb94:	ret
   1cb98:	mov	w23, wzr
   1cb9c:	add	w8, w23, #0x2
   1cba0:	lsl	x0, x8, #3
   1cba4:	bl	7400 <malloc@plt>
   1cba8:	cbnz	x0, 1cadc <scols_init_debug@@SMARTCOLS_2.25+0x8f08>
   1cbac:	b	1cb78 <scols_init_debug@@SMARTCOLS_2.25+0x8fa4>
   1cbb0:	and	x9, x8, #0xfffffffc
   1cbb4:	add	x10, x22, #0x18
   1cbb8:	add	x11, x21, #0x10
   1cbbc:	mov	x12, x9
   1cbc0:	ldp	q0, q1, [x11, #-16]
   1cbc4:	subs	x12, x12, #0x4
   1cbc8:	add	x11, x11, #0x20
   1cbcc:	stp	q0, q1, [x10, #-16]
   1cbd0:	add	x10, x10, #0x20
   1cbd4:	b.ne	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x8fec>  // b.any
   1cbd8:	cmp	x9, x8
   1cbdc:	b.eq	1cb3c <scols_init_debug@@SMARTCOLS_2.25+0x8f68>  // b.none
   1cbe0:	b	1cb18 <scols_init_debug@@SMARTCOLS_2.25+0x8f44>
   1cbe4:	stp	x29, x30, [sp, #-64]!
   1cbe8:	stp	x20, x19, [sp, #48]
   1cbec:	mov	x19, x0
   1cbf0:	str	x23, [sp, #16]
   1cbf4:	stp	x22, x21, [sp, #32]
   1cbf8:	mov	x29, sp
   1cbfc:	cbz	x0, 1cc50 <scols_init_debug@@SMARTCOLS_2.25+0x907c>
   1cc00:	mov	x20, x1
   1cc04:	cbz	x1, 1cc68 <scols_init_debug@@SMARTCOLS_2.25+0x9094>
   1cc08:	ldr	x21, [x19]
   1cc0c:	mov	x22, x19
   1cc10:	cbz	x21, 1cc4c <scols_init_debug@@SMARTCOLS_2.25+0x9078>
   1cc14:	add	x23, x19, #0x8
   1cc18:	mov	x22, x19
   1cc1c:	b	1cc2c <scols_init_debug@@SMARTCOLS_2.25+0x9058>
   1cc20:	str	x21, [x22], #8
   1cc24:	ldr	x21, [x23], #8
   1cc28:	cbz	x21, 1cc4c <scols_init_debug@@SMARTCOLS_2.25+0x9078>
   1cc2c:	mov	x0, x21
   1cc30:	mov	x1, x20
   1cc34:	bl	77c0 <strcmp@plt>
   1cc38:	cbnz	w0, 1cc20 <scols_init_debug@@SMARTCOLS_2.25+0x904c>
   1cc3c:	mov	x0, x21
   1cc40:	bl	7850 <free@plt>
   1cc44:	ldr	x21, [x23], #8
   1cc48:	cbnz	x21, 1cc2c <scols_init_debug@@SMARTCOLS_2.25+0x9058>
   1cc4c:	str	xzr, [x22]
   1cc50:	mov	x0, x19
   1cc54:	ldp	x20, x19, [sp, #48]
   1cc58:	ldp	x22, x21, [sp, #32]
   1cc5c:	ldr	x23, [sp, #16]
   1cc60:	ldp	x29, x30, [sp], #64
   1cc64:	ret
   1cc68:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1cc6c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1cc70:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1cc74:	add	x0, x0, #0x3f5
   1cc78:	add	x1, x1, #0x6cb
   1cc7c:	add	x3, x3, #0x704
   1cc80:	mov	w2, #0x15a                 	// #346
   1cc84:	bl	7c90 <__assert_fail@plt>
   1cc88:	sub	sp, sp, #0x130
   1cc8c:	stp	x29, x30, [sp, #256]
   1cc90:	add	x29, sp, #0x100
   1cc94:	add	x9, sp, #0x80
   1cc98:	mov	x10, sp
   1cc9c:	mov	x11, #0xffffffffffffffd0    	// #-48
   1cca0:	add	x8, x29, #0x30
   1cca4:	movk	x11, #0xff80, lsl #32
   1cca8:	add	x9, x9, #0x30
   1ccac:	add	x10, x10, #0x80
   1ccb0:	stp	x8, x9, [x29, #-32]
   1ccb4:	stp	x10, x11, [x29, #-16]
   1ccb8:	stp	q1, q2, [sp, #16]
   1ccbc:	str	q0, [sp]
   1ccc0:	ldp	q0, q1, [x29, #-32]
   1ccc4:	stp	x20, x19, [sp, #288]
   1ccc8:	mov	x19, x0
   1cccc:	stp	x2, x3, [sp, #128]
   1ccd0:	sub	x0, x29, #0x28
   1ccd4:	sub	x2, x29, #0x50
   1ccd8:	stp	x28, x21, [sp, #272]
   1ccdc:	stp	x4, x5, [sp, #144]
   1cce0:	stp	x6, x7, [sp, #160]
   1cce4:	stp	q3, q4, [sp, #48]
   1cce8:	stp	q5, q6, [sp, #80]
   1ccec:	str	q7, [sp, #112]
   1ccf0:	stp	q0, q1, [x29, #-80]
   1ccf4:	bl	78d0 <vasprintf@plt>
   1ccf8:	tbnz	w0, #31, 1cd88 <scols_init_debug@@SMARTCOLS_2.25+0x91b4>
   1ccfc:	ldur	x20, [x29, #-40]
   1cd00:	cbz	x20, 1cd34 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   1cd04:	ldr	x0, [x19]
   1cd08:	cbz	x0, 1cd3c <scols_init_debug@@SMARTCOLS_2.25+0x9168>
   1cd0c:	ldr	x8, [x0]
   1cd10:	cbz	x8, 1cd6c <scols_init_debug@@SMARTCOLS_2.25+0x9198>
   1cd14:	mov	x21, xzr
   1cd18:	add	x8, x0, #0x8
   1cd1c:	ldr	x9, [x8, x21, lsl #3]
   1cd20:	add	x21, x21, #0x1
   1cd24:	cbnz	x9, 1cd1c <scols_init_debug@@SMARTCOLS_2.25+0x9148>
   1cd28:	cmn	w21, #0x3
   1cd2c:	b.ls	1cd40 <scols_init_debug@@SMARTCOLS_2.25+0x916c>  // b.plast
   1cd30:	b	1cd80 <scols_init_debug@@SMARTCOLS_2.25+0x91ac>
   1cd34:	mov	w0, wzr
   1cd38:	b	1cd8c <scols_init_debug@@SMARTCOLS_2.25+0x91b8>
   1cd3c:	mov	w21, wzr
   1cd40:	add	w8, w21, #0x2
   1cd44:	lsl	x1, x8, #3
   1cd48:	bl	7620 <realloc@plt>
   1cd4c:	cbz	x0, 1cd80 <scols_init_debug@@SMARTCOLS_2.25+0x91ac>
   1cd50:	mov	x8, x0
   1cd54:	add	w9, w21, #0x1
   1cd58:	mov	w0, wzr
   1cd5c:	str	x20, [x8, w21, uxtw #3]
   1cd60:	str	xzr, [x8, w9, uxtw #3]
   1cd64:	str	x8, [x19]
   1cd68:	b	1cd8c <scols_init_debug@@SMARTCOLS_2.25+0x91b8>
   1cd6c:	mov	w21, wzr
   1cd70:	add	w8, w21, #0x2
   1cd74:	lsl	x1, x8, #3
   1cd78:	bl	7620 <realloc@plt>
   1cd7c:	cbnz	x0, 1cd50 <scols_init_debug@@SMARTCOLS_2.25+0x917c>
   1cd80:	mov	x0, x20
   1cd84:	bl	7850 <free@plt>
   1cd88:	mov	w0, #0xfffffff4            	// #-12
   1cd8c:	ldp	x20, x19, [sp, #288]
   1cd90:	ldp	x28, x21, [sp, #272]
   1cd94:	ldp	x29, x30, [sp, #256]
   1cd98:	add	sp, sp, #0x130
   1cd9c:	ret
   1cda0:	sub	sp, sp, #0x50
   1cda4:	stp	x29, x30, [sp, #32]
   1cda8:	str	x21, [sp, #48]
   1cdac:	stp	x20, x19, [sp, #64]
   1cdb0:	ldp	q1, q0, [x2]
   1cdb4:	add	x29, sp, #0x20
   1cdb8:	mov	x19, x0
   1cdbc:	add	x0, x29, #0x18
   1cdc0:	mov	x2, sp
   1cdc4:	stp	q1, q0, [sp]
   1cdc8:	bl	78d0 <vasprintf@plt>
   1cdcc:	tbnz	w0, #31, 1ce5c <scols_init_debug@@SMARTCOLS_2.25+0x9288>
   1cdd0:	ldr	x20, [x29, #24]
   1cdd4:	cbz	x20, 1ce08 <scols_init_debug@@SMARTCOLS_2.25+0x9234>
   1cdd8:	ldr	x0, [x19]
   1cddc:	cbz	x0, 1ce10 <scols_init_debug@@SMARTCOLS_2.25+0x923c>
   1cde0:	ldr	x8, [x0]
   1cde4:	cbz	x8, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x926c>
   1cde8:	mov	x21, xzr
   1cdec:	add	x8, x0, #0x8
   1cdf0:	ldr	x9, [x8, x21, lsl #3]
   1cdf4:	add	x21, x21, #0x1
   1cdf8:	cbnz	x9, 1cdf0 <scols_init_debug@@SMARTCOLS_2.25+0x921c>
   1cdfc:	cmn	w21, #0x3
   1ce00:	b.ls	1ce14 <scols_init_debug@@SMARTCOLS_2.25+0x9240>  // b.plast
   1ce04:	b	1ce54 <scols_init_debug@@SMARTCOLS_2.25+0x9280>
   1ce08:	mov	w0, wzr
   1ce0c:	b	1ce60 <scols_init_debug@@SMARTCOLS_2.25+0x928c>
   1ce10:	mov	w21, wzr
   1ce14:	add	w8, w21, #0x2
   1ce18:	lsl	x1, x8, #3
   1ce1c:	bl	7620 <realloc@plt>
   1ce20:	cbz	x0, 1ce54 <scols_init_debug@@SMARTCOLS_2.25+0x9280>
   1ce24:	mov	x8, x0
   1ce28:	add	w9, w21, #0x1
   1ce2c:	mov	w0, wzr
   1ce30:	str	x20, [x8, w21, uxtw #3]
   1ce34:	str	xzr, [x8, w9, uxtw #3]
   1ce38:	str	x8, [x19]
   1ce3c:	b	1ce60 <scols_init_debug@@SMARTCOLS_2.25+0x928c>
   1ce40:	mov	w21, wzr
   1ce44:	add	w8, w21, #0x2
   1ce48:	lsl	x1, x8, #3
   1ce4c:	bl	7620 <realloc@plt>
   1ce50:	cbnz	x0, 1ce24 <scols_init_debug@@SMARTCOLS_2.25+0x9250>
   1ce54:	mov	x0, x20
   1ce58:	bl	7850 <free@plt>
   1ce5c:	mov	w0, #0xfffffff4            	// #-12
   1ce60:	ldp	x20, x19, [sp, #64]
   1ce64:	ldr	x21, [sp, #48]
   1ce68:	ldp	x29, x30, [sp, #32]
   1ce6c:	add	sp, sp, #0x50
   1ce70:	ret
   1ce74:	cbz	x0, 1ced8 <scols_init_debug@@SMARTCOLS_2.25+0x9304>
   1ce78:	ldr	x8, [x0]
   1ce7c:	cbz	x8, 1ced8 <scols_init_debug@@SMARTCOLS_2.25+0x9304>
   1ce80:	mov	w9, wzr
   1ce84:	add	x8, x0, #0x8
   1ce88:	ldr	x10, [x8], #8
   1ce8c:	add	w9, w9, #0x1
   1ce90:	cbnz	x10, 1ce88 <scols_init_debug@@SMARTCOLS_2.25+0x92b4>
   1ce94:	cmp	w9, #0x2
   1ce98:	b.cc	1ced8 <scols_init_debug@@SMARTCOLS_2.25+0x9304>  // b.lo, b.ul, b.last
   1ce9c:	lsr	w8, w9, #1
   1cea0:	cbz	w8, 1ced8 <scols_init_debug@@SMARTCOLS_2.25+0x9304>
   1cea4:	sub	w8, w9, #0x1
   1cea8:	mov	w9, w9
   1ceac:	lsr	x9, x9, #1
   1ceb0:	mov	x10, x0
   1ceb4:	mov	w11, w8
   1ceb8:	lsl	x11, x11, #3
   1cebc:	ldr	x12, [x0, x11]
   1cec0:	ldr	x13, [x10]
   1cec4:	subs	x9, x9, #0x1
   1cec8:	sub	w8, w8, #0x1
   1cecc:	str	x12, [x10], #8
   1ced0:	str	x13, [x0, x11]
   1ced4:	b.ne	1ceb4 <scols_init_debug@@SMARTCOLS_2.25+0x92e0>  // b.any
   1ced8:	ret
   1cedc:	sub	sp, sp, #0x120
   1cee0:	stp	x29, x30, [sp, #192]
   1cee4:	stp	x28, x27, [sp, #208]
   1cee8:	stp	x26, x25, [sp, #224]
   1ceec:	stp	x24, x23, [sp, #240]
   1cef0:	stp	x22, x21, [sp, #256]
   1cef4:	stp	x20, x19, [sp, #272]
   1cef8:	str	x0, [sp, #184]
   1cefc:	ldp	w9, w2, [x1]
   1cf00:	ldp	w20, w13, [x0]
   1cf04:	ldp	w24, w22, [x1, #16]
   1cf08:	ldp	w4, w5, [x0, #8]
   1cf0c:	ldr	w26, [x0, #16]
   1cf10:	ldp	w3, w23, [x1, #8]
   1cf14:	rev	w6, w9
   1cf18:	ror	w21, w20, #27
   1cf1c:	ldp	w25, w18, [x1, #24]
   1cf20:	ldp	w17, w16, [x1, #32]
   1cf24:	ldp	w15, w14, [x1, #40]
   1cf28:	ldp	w12, w11, [x1, #48]
   1cf2c:	ldp	w10, w8, [x1, #56]
   1cf30:	bic	w7, w5, w13
   1cf34:	and	w19, w4, w13
   1cf38:	mov	w0, w20
   1cf3c:	rev	w1, w22
   1cf40:	add	w22, w6, w21
   1cf44:	mov	w30, #0x7999                	// #31129
   1cf48:	stp	w4, w13, [sp, #176]
   1cf4c:	ror	w13, w13, #2
   1cf50:	mov	w29, w0
   1cf54:	orr	w7, w19, w7
   1cf58:	add	w22, w22, w26
   1cf5c:	stp	w26, w5, [sp, #168]
   1cf60:	movk	w30, #0x5a82, lsl #16
   1cf64:	mov	w28, w5
   1cf68:	bic	w20, w4, w20
   1cf6c:	rev	w5, w2
   1cf70:	and	w19, w13, w29
   1cf74:	add	w22, w22, w7
   1cf78:	mov	w27, w4
   1cf7c:	rev	w4, w3
   1cf80:	rev	w3, w23
   1cf84:	add	w23, w5, w28
   1cf88:	orr	w20, w19, w20
   1cf8c:	add	w22, w22, w30
   1cf90:	ror	w9, w0, #2
   1cf94:	add	w20, w23, w20
   1cf98:	ror	w23, w22, #27
   1cf9c:	add	w19, w3, w13
   1cfa0:	bic	w13, w13, w22
   1cfa4:	add	w20, w20, w23
   1cfa8:	and	w23, w9, w22
   1cfac:	add	w21, w4, w27
   1cfb0:	orr	w23, w23, w13
   1cfb4:	add	w20, w20, w30
   1cfb8:	rev	w2, w24
   1cfbc:	ror	w22, w22, #2
   1cfc0:	add	w21, w21, w23
   1cfc4:	ror	w23, w20, #27
   1cfc8:	add	w7, w2, w9
   1cfcc:	bic	w9, w9, w20
   1cfd0:	add	w21, w21, w23
   1cfd4:	and	w23, w22, w20
   1cfd8:	rev	w18, w18
   1cfdc:	orr	w23, w23, w9
   1cfe0:	add	w21, w21, w30
   1cfe4:	eor	w5, w3, w5
   1cfe8:	eor	w3, w1, w3
   1cfec:	eor	w13, w18, w1
   1cff0:	add	w24, w1, w22
   1cff4:	ror	w20, w20, #2
   1cff8:	add	w1, w19, w23
   1cffc:	ror	w19, w21, #27
   1d000:	bic	w22, w22, w21
   1d004:	add	w19, w1, w19
   1d008:	and	w1, w20, w21
   1d00c:	str	w0, [sp, #164]
   1d010:	rev	w0, w25
   1d014:	rev	w17, w17
   1d018:	orr	w22, w1, w22
   1d01c:	add	w19, w19, w30
   1d020:	eor	w6, w4, w6
   1d024:	eor	w4, w2, w4
   1d028:	eor	w2, w0, w2
   1d02c:	eor	w9, w17, w0
   1d030:	add	w23, w0, w20
   1d034:	ror	w21, w21, #2
   1d038:	add	w0, w7, w22
   1d03c:	ror	w7, w19, #27
   1d040:	bic	w20, w20, w19
   1d044:	add	w7, w0, w7
   1d048:	and	w0, w21, w19
   1d04c:	orr	w20, w0, w20
   1d050:	add	w7, w7, w30
   1d054:	rev	w16, w16
   1d058:	ror	w19, w19, #2
   1d05c:	add	w20, w24, w20
   1d060:	ror	w22, w7, #27
   1d064:	eor	w1, w16, w18
   1d068:	add	w18, w18, w21
   1d06c:	bic	w21, w21, w7
   1d070:	add	w20, w20, w22
   1d074:	and	w22, w19, w7
   1d078:	orr	w21, w22, w21
   1d07c:	add	w20, w20, w30
   1d080:	rev	w15, w15
   1d084:	ror	w7, w7, #2
   1d088:	add	w21, w23, w21
   1d08c:	ror	w23, w20, #27
   1d090:	eor	w0, w15, w17
   1d094:	eor	w6, w6, w17
   1d098:	add	w17, w17, w19
   1d09c:	bic	w19, w19, w20
   1d0a0:	add	w21, w21, w23
   1d0a4:	and	w23, w7, w20
   1d0a8:	rev	w14, w14
   1d0ac:	orr	w19, w23, w19
   1d0b0:	add	w21, w21, w30
   1d0b4:	eor	w22, w14, w16
   1d0b8:	eor	w5, w5, w16
   1d0bc:	add	w24, w16, w7
   1d0c0:	ror	w20, w20, #2
   1d0c4:	add	w16, w18, w19
   1d0c8:	ror	w18, w21, #27
   1d0cc:	bic	w7, w7, w21
   1d0d0:	add	w18, w16, w18
   1d0d4:	and	w16, w20, w21
   1d0d8:	orr	w7, w16, w7
   1d0dc:	add	w18, w18, w30
   1d0e0:	rev	w12, w12
   1d0e4:	ror	w19, w21, #2
   1d0e8:	add	w17, w17, w7
   1d0ec:	ror	w7, w18, #27
   1d0f0:	eor	w23, w12, w15
   1d0f4:	eor	w4, w4, w15
   1d0f8:	add	w15, w15, w20
   1d0fc:	bic	w20, w20, w18
   1d100:	add	w17, w17, w7
   1d104:	and	w7, w19, w18
   1d108:	rev	w10, w10
   1d10c:	rev	w8, w8
   1d110:	orr	w7, w7, w20
   1d114:	add	w17, w17, w30
   1d118:	rev	w11, w11
   1d11c:	ror	w18, w18, #2
   1d120:	add	w7, w24, w7
   1d124:	ror	w21, w17, #27
   1d128:	eor	w5, w5, w10
   1d12c:	eor	w4, w4, w8
   1d130:	eor	w16, w11, w14
   1d134:	eor	w3, w3, w14
   1d138:	add	w14, w14, w19
   1d13c:	bic	w19, w19, w17
   1d140:	add	w7, w7, w21
   1d144:	and	w21, w18, w17
   1d148:	eor	w13, w13, w11
   1d14c:	eor	w24, w9, w10
   1d150:	eor	w9, w6, w11
   1d154:	ror	w27, w5, #31
   1d158:	ror	w5, w4, #31
   1d15c:	orr	w19, w21, w19
   1d160:	ror	w6, w9, #31
   1d164:	eor	w4, w13, w5
   1d168:	eor	w9, w22, w27
   1d16c:	eor	w13, w23, w5
   1d170:	mov	w22, w5
   1d174:	add	w5, w7, w30
   1d178:	ror	w17, w17, #2
   1d17c:	add	w15, w15, w19
   1d180:	ror	w7, w5, #27
   1d184:	eor	w20, w10, w12
   1d188:	eor	w2, w2, w12
   1d18c:	add	w12, w12, w18
   1d190:	bic	w18, w18, w5
   1d194:	add	w15, w15, w7
   1d198:	and	w7, w17, w5
   1d19c:	orr	w18, w7, w18
   1d1a0:	add	w15, w15, w30
   1d1a4:	ror	w5, w5, #2
   1d1a8:	add	w14, w14, w18
   1d1ac:	ror	w18, w15, #27
   1d1b0:	eor	w21, w8, w11
   1d1b4:	add	w11, w11, w17
   1d1b8:	bic	w17, w17, w15
   1d1bc:	add	w14, w14, w18
   1d1c0:	and	w18, w5, w15
   1d1c4:	orr	w17, w18, w17
   1d1c8:	add	w14, w14, w30
   1d1cc:	ror	w15, w15, #2
   1d1d0:	add	w12, w12, w17
   1d1d4:	ror	w17, w14, #27
   1d1d8:	eor	w7, w6, w10
   1d1dc:	add	w10, w10, w5
   1d1e0:	bic	w5, w5, w14
   1d1e4:	add	w12, w12, w17
   1d1e8:	and	w17, w15, w14
   1d1ec:	orr	w17, w17, w5
   1d1f0:	add	w12, w12, w30
   1d1f4:	ror	w14, w14, #2
   1d1f8:	add	w11, w11, w17
   1d1fc:	ror	w17, w12, #27
   1d200:	eor	w1, w1, w8
   1d204:	eor	w3, w3, w6
   1d208:	eor	w0, w0, w6
   1d20c:	eor	w18, w27, w8
   1d210:	eor	w5, w22, w6
   1d214:	add	w8, w8, w15
   1d218:	bic	w15, w15, w12
   1d21c:	add	w11, w11, w17
   1d220:	and	w17, w14, w12
   1d224:	add	w6, w6, w14
   1d228:	eor	w2, w2, w27
   1d22c:	orr	w15, w17, w15
   1d230:	str	w6, [sp, #160]
   1d234:	add	w6, w11, w30
   1d238:	mov	w25, w22
   1d23c:	str	w22, [sp, #144]
   1d240:	ror	w3, w3, #31
   1d244:	ror	w22, w2, #31
   1d248:	add	w10, w10, w15
   1d24c:	ror	w11, w6, #27
   1d250:	ror	w19, w4, #31
   1d254:	eor	w2, w24, w3
   1d258:	eor	w16, w16, w3
   1d25c:	mov	w23, w3
   1d260:	eor	w3, w20, w22
   1d264:	ror	w20, w12, #2
   1d268:	add	w10, w10, w11
   1d26c:	eor	w1, w1, w22
   1d270:	eor	w0, w0, w19
   1d274:	bic	w12, w14, w6
   1d278:	stp	w20, w10, [sp, #148]
   1d27c:	and	w10, w20, w6
   1d280:	orr	w10, w10, w12
   1d284:	ror	w14, w2, #31
   1d288:	ror	w15, w1, #31
   1d28c:	ror	w0, w0, #31
   1d290:	add	w8, w8, w10
   1d294:	eor	w9, w9, w14
   1d298:	eor	w10, w13, w15
   1d29c:	eor	w12, w16, w0
   1d2a0:	eor	w4, w21, w19
   1d2a4:	str	w6, [sp, #156]
   1d2a8:	eor	w13, w7, w14
   1d2ac:	mov	w7, w14
   1d2b0:	eor	w14, w18, w15
   1d2b4:	mov	w6, w15
   1d2b8:	eor	w15, w5, w0
   1d2bc:	mov	w5, w0
   1d2c0:	ror	w0, w9, #31
   1d2c4:	ror	w18, w10, #31
   1d2c8:	ror	w16, w12, #31
   1d2cc:	eor	w17, w23, w27
   1d2d0:	eor	w11, w22, w25
   1d2d4:	stp	w8, w23, [sp, #136]
   1d2d8:	eor	w8, w19, w23
   1d2dc:	eor	w9, w3, w0
   1d2e0:	eor	w10, w4, w18
   1d2e4:	eor	w12, w13, w16
   1d2e8:	eor	w13, w17, w0
   1d2ec:	mov	w2, w0
   1d2f0:	eor	w11, w11, w18
   1d2f4:	mov	w1, w18
   1d2f8:	eor	w8, w8, w16
   1d2fc:	mov	w0, w16
   1d300:	ror	w18, w9, #31
   1d304:	ror	w17, w10, #31
   1d308:	ror	w16, w12, #31
   1d30c:	eor	w9, w14, w18
   1d310:	eor	w10, w15, w17
   1d314:	eor	w12, w13, w16
   1d318:	eor	w13, w7, w22
   1d31c:	eor	w13, w13, w18
   1d320:	ror	w4, w9, #31
   1d324:	ror	w10, w10, #31
   1d328:	ror	w12, w12, #31
   1d32c:	eor	w14, w6, w19
   1d330:	eor	w15, w5, w7
   1d334:	eor	w9, w11, w4
   1d338:	eor	w8, w8, w10
   1d33c:	mov	w3, w10
   1d340:	eor	w10, w13, w12
   1d344:	eor	w11, w2, w6
   1d348:	stp	w6, w7, [sp, #120]
   1d34c:	eor	w14, w14, w17
   1d350:	stp	w2, w5, [sp, #112]
   1d354:	eor	w15, w15, w16
   1d358:	mov	w7, w16
   1d35c:	mov	w16, w12
   1d360:	eor	w11, w11, w4
   1d364:	eor	w12, w1, w5
   1d368:	eor	w13, w0, w2
   1d36c:	ror	w9, w9, #31
   1d370:	ror	w5, w8, #31
   1d374:	ror	w2, w10, #31
   1d378:	eor	w8, w14, w9
   1d37c:	mov	w14, w9
   1d380:	eor	w9, w15, w5
   1d384:	eor	w10, w11, w2
   1d388:	eor	w11, w18, w1
   1d38c:	stp	w0, w1, [sp, #104]
   1d390:	eor	w12, w12, w3
   1d394:	eor	w13, w13, w16
   1d398:	eor	w11, w11, w14
   1d39c:	mov	w1, w14
   1d3a0:	eor	w14, w17, w0
   1d3a4:	ror	w6, w8, #31
   1d3a8:	ror	w0, w9, #31
   1d3ac:	stp	w17, w18, [sp, #96]
   1d3b0:	eor	w15, w7, w18
   1d3b4:	ror	w18, w10, #31
   1d3b8:	eor	w8, w12, w6
   1d3bc:	eor	w9, w13, w0
   1d3c0:	eor	w14, w14, w5
   1d3c4:	stp	w4, w7, [sp, #88]
   1d3c8:	eor	w15, w15, w2
   1d3cc:	eor	w10, w11, w18
   1d3d0:	eor	w11, w4, w17
   1d3d4:	eor	w12, w3, w7
   1d3d8:	eor	w13, w16, w4
   1d3dc:	ror	w7, w8, #31
   1d3e0:	ror	w4, w9, #31
   1d3e4:	eor	w11, w11, w6
   1d3e8:	ror	w17, w10, #31
   1d3ec:	eor	w8, w14, w7
   1d3f0:	eor	w9, w15, w4
   1d3f4:	stp	w16, w3, [sp, #80]
   1d3f8:	eor	w12, w12, w0
   1d3fc:	eor	w13, w13, w18
   1d400:	eor	w10, w11, w17
   1d404:	stp	w5, w1, [sp, #72]
   1d408:	eor	w11, w1, w3
   1d40c:	eor	w15, w2, w1
   1d410:	ror	w3, w8, #31
   1d414:	ror	w1, w9, #31
   1d418:	eor	w11, w11, w7
   1d41c:	eor	w14, w5, w16
   1d420:	ror	w16, w10, #31
   1d424:	eor	w8, w12, w3
   1d428:	eor	w9, w13, w1
   1d42c:	eor	w14, w14, w4
   1d430:	eor	w15, w15, w17
   1d434:	eor	w10, w11, w16
   1d438:	eor	w11, w6, w5
   1d43c:	ror	w26, w8, #31
   1d440:	ror	w28, w9, #31
   1d444:	eor	w11, w11, w3
   1d448:	eor	w12, w0, w2
   1d44c:	eor	w13, w18, w6
   1d450:	ror	w29, w10, #31
   1d454:	eor	w8, w14, w26
   1d458:	eor	w9, w15, w28
   1d45c:	eor	w12, w12, w1
   1d460:	eor	w13, w13, w16
   1d464:	eor	w10, w11, w29
   1d468:	eor	w11, w7, w0
   1d46c:	ror	w21, w8, #31
   1d470:	ror	w24, w9, #31
   1d474:	stp	w19, w22, [sp, #128]
   1d478:	eor	w11, w11, w26
   1d47c:	eor	w14, w4, w18
   1d480:	eor	w15, w17, w7
   1d484:	ror	w22, w10, #31
   1d488:	eor	w8, w12, w21
   1d48c:	eor	w9, w13, w24
   1d490:	stp	w4, w7, [sp, #48]
   1d494:	eor	w14, w14, w28
   1d498:	eor	w15, w15, w29
   1d49c:	eor	w10, w11, w22
   1d4a0:	eor	w11, w3, w4
   1d4a4:	ror	w4, w8, #31
   1d4a8:	ror	w20, w9, #31
   1d4ac:	stp	w6, w2, [sp, #64]
   1d4b0:	eor	w11, w11, w21
   1d4b4:	eor	w12, w1, w17
   1d4b8:	eor	w13, w16, w3
   1d4bc:	ror	w6, w10, #31
   1d4c0:	eor	w8, w14, w4
   1d4c4:	eor	w9, w15, w20
   1d4c8:	eor	w12, w12, w24
   1d4cc:	eor	w13, w13, w22
   1d4d0:	eor	w10, w11, w6
   1d4d4:	eor	w11, w26, w1
   1d4d8:	eor	w14, w28, w16
   1d4dc:	ror	w2, w8, #31
   1d4e0:	ror	w5, w9, #31
   1d4e4:	stp	w3, w17, [sp, #40]
   1d4e8:	eor	w11, w11, w4
   1d4ec:	eor	w17, w14, w20
   1d4f0:	eor	w14, w29, w26
   1d4f4:	ror	w3, w10, #31
   1d4f8:	eor	w8, w12, w2
   1d4fc:	eor	w9, w13, w5
   1d500:	stp	w18, w0, [sp, #56]
   1d504:	stp	w16, w1, [sp, #32]
   1d508:	eor	w18, w14, w6
   1d50c:	eor	w10, w11, w3
   1d510:	eor	w11, w21, w28
   1d514:	ror	w0, w8, #31
   1d518:	ror	w1, w9, #31
   1d51c:	eor	w12, w11, w2
   1d520:	eor	w11, w24, w29
   1d524:	ror	w16, w10, #31
   1d528:	eor	w8, w17, w0
   1d52c:	eor	w10, w18, w1
   1d530:	eor	w7, w11, w5
   1d534:	eor	w11, w22, w21
   1d538:	eor	w12, w12, w16
   1d53c:	ror	w13, w8, #31
   1d540:	ror	w14, w10, #31
   1d544:	eor	w17, w5, w6
   1d548:	eor	w19, w11, w3
   1d54c:	eor	w9, w20, w22
   1d550:	ror	w15, w12, #31
   1d554:	eor	w8, w7, w13
   1d558:	eor	w7, w17, w14
   1d55c:	eor	w17, w3, w2
   1d560:	eor	w23, w9, w1
   1d564:	eor	w9, w6, w4
   1d568:	eor	w18, w19, w14
   1d56c:	eor	w19, w17, w15
   1d570:	ror	w17, w8, #31
   1d574:	eor	w25, w9, w16
   1d578:	ror	w18, w18, #31
   1d57c:	eor	w8, w23, w17
   1d580:	eor	w23, w1, w3
   1d584:	eor	w25, w25, w18
   1d588:	eor	w10, w23, w18
   1d58c:	ror	w23, w8, #31
   1d590:	ror	w9, w25, #31
   1d594:	eor	w8, w7, w23
   1d598:	eor	w7, w14, w16
   1d59c:	eor	w19, w19, w9
   1d5a0:	str	w9, [sp, #28]
   1d5a4:	eor	w9, w7, w9
   1d5a8:	ror	w7, w8, #31
   1d5ac:	eor	w8, w10, w7
   1d5b0:	ror	w8, w8, #31
   1d5b4:	ror	w19, w19, #31
   1d5b8:	eor	w10, w18, w15
   1d5bc:	str	w8, [sp, #20]
   1d5c0:	eor	w8, w9, w8
   1d5c4:	ldp	w25, w9, [sp, #160]
   1d5c8:	eor	w10, w10, w19
   1d5cc:	ror	w8, w8, #31
   1d5d0:	str	w8, [sp, #24]
   1d5d4:	eor	w8, w10, w8
   1d5d8:	ror	w8, w8, #31
   1d5dc:	add	w8, w9, w8
   1d5e0:	str	w8, [sp, #164]
   1d5e4:	ldr	w8, [sp, #152]
   1d5e8:	ldr	w10, [sp, #136]
   1d5ec:	add	w8, w8, w30
   1d5f0:	ror	w9, w8, #27
   1d5f4:	add	w11, w10, w9
   1d5f8:	ldr	w9, [sp, #156]
   1d5fc:	ldr	w10, [sp, #148]
   1d600:	add	w11, w11, w30
   1d604:	ror	w9, w9, #2
   1d608:	add	w12, w27, w10
   1d60c:	bic	w10, w10, w8
   1d610:	and	w27, w9, w8
   1d614:	orr	w10, w27, w10
   1d618:	add	w10, w25, w10
   1d61c:	ldr	w25, [sp, #144]
   1d620:	ror	w27, w11, #27
   1d624:	ror	w8, w8, #2
   1d628:	add	w10, w10, w27
   1d62c:	add	w27, w25, w9
   1d630:	bic	w9, w9, w11
   1d634:	and	w25, w8, w11
   1d638:	orr	w9, w25, w9
   1d63c:	add	w10, w10, w30
   1d640:	add	w9, w12, w9
   1d644:	ror	w12, w10, #27
   1d648:	add	w9, w9, w12
   1d64c:	ldr	w12, [sp, #140]
   1d650:	ror	w11, w11, #2
   1d654:	and	w25, w11, w10
   1d658:	add	w9, w9, w30
   1d65c:	add	w12, w12, w8
   1d660:	bic	w8, w8, w10
   1d664:	orr	w8, w25, w8
   1d668:	add	w8, w27, w8
   1d66c:	ror	w25, w9, #27
   1d670:	add	w8, w8, w25
   1d674:	ldr	w25, [sp, #132]
   1d678:	ror	w10, w10, #2
   1d67c:	and	w27, w10, w9
   1d680:	add	w8, w8, w30
   1d684:	add	w25, w25, w11
   1d688:	bic	w11, w11, w9
   1d68c:	orr	w11, w27, w11
   1d690:	add	w11, w12, w11
   1d694:	ror	w12, w8, #27
   1d698:	add	w11, w11, w12
   1d69c:	ldr	w12, [sp, #128]
   1d6a0:	ror	w9, w9, #2
   1d6a4:	add	w11, w11, w30
   1d6a8:	ror	w27, w8, #2
   1d6ac:	add	w12, w12, w10
   1d6b0:	eor	w10, w9, w10
   1d6b4:	eor	w10, w10, w8
   1d6b8:	add	w10, w25, w10
   1d6bc:	ror	w25, w11, #27
   1d6c0:	add	w10, w10, w25
   1d6c4:	ldr	w25, [sp, #124]
   1d6c8:	eor	w8, w27, w9
   1d6cc:	eor	w8, w8, w11
   1d6d0:	ror	w11, w11, #2
   1d6d4:	add	w25, w25, w9
   1d6d8:	add	w9, w12, w8
   1d6dc:	mov	w8, #0xeba1                	// #60321
   1d6e0:	movk	w8, #0x6ed9, lsl #16
   1d6e4:	add	w10, w10, w8
   1d6e8:	ror	w12, w10, #27
   1d6ec:	add	w9, w9, w12
   1d6f0:	ldr	w12, [sp, #120]
   1d6f4:	add	w9, w9, w8
   1d6f8:	add	w12, w12, w27
   1d6fc:	eor	w27, w11, w27
   1d700:	eor	w27, w27, w10
   1d704:	add	w25, w25, w27
   1d708:	ror	w27, w9, #27
   1d70c:	add	w25, w25, w27
   1d710:	ldr	w27, [sp, #116]
   1d714:	ror	w10, w10, #2
   1d718:	add	w27, w27, w11
   1d71c:	eor	w11, w10, w11
   1d720:	eor	w11, w11, w9
   1d724:	add	w11, w12, w11
   1d728:	add	w12, w25, w8
   1d72c:	ror	w25, w12, #27
   1d730:	add	w11, w11, w25
   1d734:	ldr	w25, [sp, #112]
   1d738:	ror	w9, w9, #2
   1d73c:	add	w11, w11, w8
   1d740:	add	w25, w25, w10
   1d744:	eor	w10, w9, w10
   1d748:	eor	w10, w10, w12
   1d74c:	add	w10, w27, w10
   1d750:	ror	w27, w11, #27
   1d754:	add	w10, w10, w27
   1d758:	ldr	w27, [sp, #108]
   1d75c:	ror	w12, w12, #2
   1d760:	add	w10, w10, w8
   1d764:	add	w27, w27, w9
   1d768:	eor	w9, w12, w9
   1d76c:	eor	w9, w9, w11
   1d770:	add	w9, w25, w9
   1d774:	ror	w25, w10, #27
   1d778:	add	w9, w9, w25
   1d77c:	ldr	w25, [sp, #104]
   1d780:	ror	w11, w11, #2
   1d784:	add	w9, w9, w8
   1d788:	add	w25, w25, w12
   1d78c:	eor	w12, w11, w12
   1d790:	eor	w12, w12, w10
   1d794:	add	w12, w27, w12
   1d798:	ror	w27, w9, #27
   1d79c:	add	w12, w12, w27
   1d7a0:	ldr	w27, [sp, #100]
   1d7a4:	ror	w10, w10, #2
   1d7a8:	add	w12, w12, w8
   1d7ac:	add	w27, w27, w11
   1d7b0:	eor	w11, w10, w11
   1d7b4:	eor	w11, w11, w9
   1d7b8:	add	w11, w25, w11
   1d7bc:	ror	w25, w12, #27
   1d7c0:	add	w11, w11, w25
   1d7c4:	ldr	w25, [sp, #96]
   1d7c8:	ror	w9, w9, #2
   1d7cc:	add	w11, w11, w8
   1d7d0:	add	w25, w25, w10
   1d7d4:	eor	w10, w9, w10
   1d7d8:	eor	w10, w10, w12
   1d7dc:	add	w10, w27, w10
   1d7e0:	ror	w27, w11, #27
   1d7e4:	add	w10, w10, w27
   1d7e8:	ldr	w27, [sp, #92]
   1d7ec:	ror	w12, w12, #2
   1d7f0:	add	w10, w10, w8
   1d7f4:	add	w27, w27, w9
   1d7f8:	eor	w9, w12, w9
   1d7fc:	eor	w9, w9, w11
   1d800:	add	w9, w25, w9
   1d804:	ror	w25, w10, #27
   1d808:	add	w9, w9, w25
   1d80c:	ldr	w25, [sp, #88]
   1d810:	ror	w11, w11, #2
   1d814:	add	w9, w9, w8
   1d818:	add	w25, w25, w12
   1d81c:	eor	w12, w11, w12
   1d820:	eor	w12, w12, w10
   1d824:	add	w12, w27, w12
   1d828:	ror	w27, w9, #27
   1d82c:	add	w12, w12, w27
   1d830:	ldr	w27, [sp, #84]
   1d834:	ror	w10, w10, #2
   1d838:	add	w12, w12, w8
   1d83c:	add	w27, w27, w11
   1d840:	eor	w11, w10, w11
   1d844:	eor	w11, w11, w9
   1d848:	add	w11, w25, w11
   1d84c:	ror	w25, w12, #27
   1d850:	add	w11, w11, w25
   1d854:	ldr	w25, [sp, #80]
   1d858:	ror	w9, w9, #2
   1d85c:	add	w11, w11, w8
   1d860:	add	w25, w25, w10
   1d864:	eor	w10, w9, w10
   1d868:	eor	w10, w10, w12
   1d86c:	add	w10, w27, w10
   1d870:	ror	w27, w11, #27
   1d874:	add	w10, w10, w27
   1d878:	ldr	w27, [sp, #76]
   1d87c:	ror	w12, w12, #2
   1d880:	add	w10, w10, w8
   1d884:	add	w27, w27, w9
   1d888:	eor	w9, w12, w9
   1d88c:	eor	w9, w9, w11
   1d890:	add	w9, w25, w9
   1d894:	ror	w25, w10, #27
   1d898:	add	w9, w9, w25
   1d89c:	ldr	w25, [sp, #72]
   1d8a0:	ror	w11, w11, #2
   1d8a4:	add	w9, w9, w8
   1d8a8:	add	w25, w25, w12
   1d8ac:	eor	w12, w11, w12
   1d8b0:	eor	w12, w12, w10
   1d8b4:	add	w12, w27, w12
   1d8b8:	ror	w27, w9, #27
   1d8bc:	add	w12, w12, w27
   1d8c0:	ldr	w27, [sp, #68]
   1d8c4:	ror	w10, w10, #2
   1d8c8:	add	w12, w12, w8
   1d8cc:	add	w27, w27, w11
   1d8d0:	eor	w11, w10, w11
   1d8d4:	eor	w11, w11, w9
   1d8d8:	add	w11, w25, w11
   1d8dc:	ror	w25, w12, #27
   1d8e0:	add	w11, w11, w25
   1d8e4:	ldr	w25, [sp, #64]
   1d8e8:	ror	w9, w9, #2
   1d8ec:	add	w11, w11, w8
   1d8f0:	add	w25, w25, w10
   1d8f4:	eor	w10, w9, w10
   1d8f8:	eor	w10, w10, w12
   1d8fc:	add	w10, w27, w10
   1d900:	ror	w27, w11, #27
   1d904:	add	w10, w10, w27
   1d908:	ldr	w27, [sp, #60]
   1d90c:	ror	w12, w12, #2
   1d910:	add	w10, w10, w8
   1d914:	add	w27, w27, w9
   1d918:	eor	w9, w12, w9
   1d91c:	eor	w9, w9, w11
   1d920:	add	w9, w25, w9
   1d924:	ror	w25, w10, #27
   1d928:	add	w9, w9, w25
   1d92c:	ldr	w25, [sp, #56]
   1d930:	ror	w11, w11, #2
   1d934:	add	w9, w9, w8
   1d938:	add	w25, w25, w12
   1d93c:	eor	w12, w11, w12
   1d940:	eor	w12, w12, w10
   1d944:	add	w12, w27, w12
   1d948:	ror	w27, w9, #27
   1d94c:	add	w12, w12, w27
   1d950:	ldr	w27, [sp, #52]
   1d954:	ror	w10, w10, #2
   1d958:	add	w12, w12, w8
   1d95c:	add	w27, w27, w11
   1d960:	eor	w11, w10, w11
   1d964:	eor	w11, w11, w9
   1d968:	add	w11, w25, w11
   1d96c:	ror	w25, w12, #27
   1d970:	add	w11, w11, w25
   1d974:	ldr	w25, [sp, #48]
   1d978:	ror	w9, w9, #2
   1d97c:	orr	w30, w12, w9
   1d980:	add	w8, w11, w8
   1d984:	add	w25, w25, w10
   1d988:	and	w10, w30, w10
   1d98c:	and	w11, w12, w9
   1d990:	orr	w10, w10, w11
   1d994:	add	w10, w27, w10
   1d998:	ror	w11, w8, #27
   1d99c:	add	w10, w10, w11
   1d9a0:	ldr	w11, [sp, #44]
   1d9a4:	ror	w12, w12, #2
   1d9a8:	orr	w27, w8, w12
   1d9ac:	add	w11, w11, w9
   1d9b0:	and	w9, w27, w9
   1d9b4:	and	w27, w8, w12
   1d9b8:	orr	w9, w9, w27
   1d9bc:	mov	w27, #0xbcdc                	// #48348
   1d9c0:	movk	w27, #0x8f1b, lsl #16
   1d9c4:	add	w10, w10, w27
   1d9c8:	add	w9, w25, w9
   1d9cc:	ror	w25, w10, #27
   1d9d0:	add	w9, w9, w25
   1d9d4:	ldr	w25, [sp, #40]
   1d9d8:	ror	w8, w8, #2
   1d9dc:	orr	w30, w10, w8
   1d9e0:	add	w9, w9, w27
   1d9e4:	add	w25, w25, w12
   1d9e8:	and	w12, w30, w12
   1d9ec:	and	w30, w10, w8
   1d9f0:	orr	w12, w12, w30
   1d9f4:	add	w11, w11, w12
   1d9f8:	ror	w12, w9, #27
   1d9fc:	add	w11, w11, w12
   1da00:	ldr	w12, [sp, #36]
   1da04:	ror	w10, w10, #2
   1da08:	orr	w30, w9, w10
   1da0c:	add	w11, w11, w27
   1da10:	add	w12, w12, w8
   1da14:	and	w8, w30, w8
   1da18:	and	w30, w9, w10
   1da1c:	orr	w8, w8, w30
   1da20:	add	w8, w25, w8
   1da24:	ror	w25, w11, #27
   1da28:	add	w8, w8, w25
   1da2c:	ldr	w25, [sp, #32]
   1da30:	ror	w9, w9, #2
   1da34:	orr	w30, w11, w9
   1da38:	add	w8, w8, w27
   1da3c:	add	w25, w25, w10
   1da40:	and	w10, w30, w10
   1da44:	and	w30, w11, w9
   1da48:	orr	w10, w10, w30
   1da4c:	add	w10, w12, w10
   1da50:	ror	w12, w8, #27
   1da54:	ror	w11, w11, #2
   1da58:	add	w10, w10, w12
   1da5c:	add	w12, w26, w9
   1da60:	orr	w26, w8, w11
   1da64:	and	w9, w26, w9
   1da68:	and	w26, w8, w11
   1da6c:	orr	w9, w9, w26
   1da70:	add	w10, w10, w27
   1da74:	ror	w8, w8, #2
   1da78:	add	w9, w25, w9
   1da7c:	ror	w25, w10, #27
   1da80:	orr	w26, w10, w8
   1da84:	add	w9, w9, w25
   1da88:	add	w25, w28, w11
   1da8c:	and	w11, w26, w11
   1da90:	and	w26, w10, w8
   1da94:	orr	w11, w11, w26
   1da98:	add	w9, w9, w27
   1da9c:	ror	w10, w10, #2
   1daa0:	add	w11, w12, w11
   1daa4:	ror	w12, w9, #27
   1daa8:	orr	w26, w9, w10
   1daac:	add	w11, w11, w12
   1dab0:	add	w12, w29, w8
   1dab4:	and	w8, w26, w8
   1dab8:	and	w26, w9, w10
   1dabc:	orr	w8, w8, w26
   1dac0:	add	w11, w11, w27
   1dac4:	add	w8, w25, w8
   1dac8:	ror	w25, w11, #27
   1dacc:	ror	w9, w9, #2
   1dad0:	add	w8, w8, w25
   1dad4:	orr	w25, w11, w9
   1dad8:	add	w21, w21, w10
   1dadc:	and	w10, w25, w10
   1dae0:	and	w25, w11, w9
   1dae4:	orr	w10, w10, w25
   1dae8:	add	w8, w8, w27
   1daec:	add	w10, w12, w10
   1daf0:	ror	w12, w8, #27
   1daf4:	ror	w11, w11, #2
   1daf8:	add	w10, w10, w12
   1dafc:	orr	w12, w8, w11
   1db00:	and	w12, w12, w9
   1db04:	and	w25, w8, w11
   1db08:	orr	w12, w12, w25
   1db0c:	add	w10, w10, w27
   1db10:	add	w12, w21, w12
   1db14:	ror	w21, w10, #27
   1db18:	ror	w8, w8, #2
   1db1c:	add	w12, w12, w21
   1db20:	add	w21, w22, w11
   1db24:	orr	w22, w10, w8
   1db28:	and	w11, w22, w11
   1db2c:	and	w22, w10, w8
   1db30:	orr	w11, w11, w22
   1db34:	add	w9, w24, w9
   1db38:	add	w9, w9, w11
   1db3c:	add	w11, w12, w27
   1db40:	ror	w10, w10, #2
   1db44:	ror	w12, w11, #27
   1db48:	orr	w22, w11, w10
   1db4c:	add	w9, w9, w12
   1db50:	eor	w12, w4, w24
   1db54:	add	w4, w4, w8
   1db58:	and	w8, w22, w8
   1db5c:	and	w22, w11, w10
   1db60:	orr	w8, w8, w22
   1db64:	add	w9, w9, w27
   1db68:	add	w8, w21, w8
   1db6c:	ror	w21, w9, #27
   1db70:	ror	w11, w11, #2
   1db74:	add	w8, w8, w21
   1db78:	orr	w21, w9, w11
   1db7c:	and	w21, w21, w10
   1db80:	and	w22, w9, w11
   1db84:	orr	w21, w21, w22
   1db88:	add	w8, w8, w27
   1db8c:	add	w4, w4, w21
   1db90:	ror	w21, w8, #27
   1db94:	ror	w9, w9, #2
   1db98:	add	w4, w4, w21
   1db9c:	orr	w21, w8, w9
   1dba0:	add	w6, w6, w11
   1dba4:	and	w11, w21, w11
   1dba8:	and	w21, w8, w9
   1dbac:	orr	w11, w11, w21
   1dbb0:	add	w10, w20, w10
   1dbb4:	add	w10, w10, w11
   1dbb8:	add	w11, w4, w27
   1dbbc:	ror	w4, w11, #27
   1dbc0:	ror	w8, w8, #2
   1dbc4:	add	w10, w10, w4
   1dbc8:	eor	w4, w2, w20
   1dbcc:	orr	w20, w11, w8
   1dbd0:	add	w2, w2, w9
   1dbd4:	and	w9, w20, w9
   1dbd8:	and	w20, w11, w8
   1dbdc:	orr	w9, w9, w20
   1dbe0:	add	w10, w10, w27
   1dbe4:	ror	w11, w11, #2
   1dbe8:	add	w9, w6, w9
   1dbec:	ror	w6, w10, #27
   1dbf0:	add	w9, w9, w6
   1dbf4:	orr	w6, w10, w11
   1dbf8:	and	w6, w6, w8
   1dbfc:	and	w20, w10, w11
   1dc00:	orr	w6, w6, w20
   1dc04:	add	w9, w9, w27
   1dc08:	ror	w10, w10, #2
   1dc0c:	add	w2, w2, w6
   1dc10:	ror	w6, w9, #27
   1dc14:	add	w2, w2, w6
   1dc18:	orr	w6, w9, w10
   1dc1c:	add	w3, w3, w11
   1dc20:	and	w11, w6, w11
   1dc24:	and	w6, w9, w10
   1dc28:	add	w8, w5, w8
   1dc2c:	ror	w9, w9, #2
   1dc30:	add	w2, w2, w27
   1dc34:	orr	w11, w11, w6
   1dc38:	ror	w6, w2, #27
   1dc3c:	add	w8, w8, w11
   1dc40:	orr	w11, w2, w9
   1dc44:	add	w8, w8, w6
   1dc48:	and	w6, w2, w9
   1dc4c:	and	w11, w11, w10
   1dc50:	ror	w2, w2, #2
   1dc54:	add	w8, w8, w27
   1dc58:	orr	w11, w11, w6
   1dc5c:	ror	w6, w8, #27
   1dc60:	add	w11, w3, w11
   1dc64:	orr	w3, w8, w2
   1dc68:	add	w11, w11, w6
   1dc6c:	and	w6, w8, w2
   1dc70:	and	w3, w3, w9
   1dc74:	orr	w3, w3, w6
   1dc78:	add	w10, w0, w10
   1dc7c:	add	w6, w11, w27
   1dc80:	ror	w8, w8, #2
   1dc84:	add	w10, w10, w3
   1dc88:	ror	w11, w6, #27
   1dc8c:	add	w10, w10, w11
   1dc90:	orr	w11, w6, w8
   1dc94:	eor	w12, w12, w0
   1dc98:	eor	w5, w0, w5
   1dc9c:	eor	w0, w16, w0
   1dca0:	add	w16, w16, w2
   1dca4:	and	w11, w11, w2
   1dca8:	and	w2, w6, w8
   1dcac:	orr	w2, w11, w2
   1dcb0:	add	w9, w1, w9
   1dcb4:	add	w10, w10, w27
   1dcb8:	eor	w3, w4, w13
   1dcbc:	add	w9, w9, w2
   1dcc0:	ror	w2, w10, #27
   1dcc4:	eor	w4, w5, w17
   1dcc8:	ror	w5, w6, #2
   1dccc:	eor	w1, w13, w1
   1dcd0:	add	w9, w9, w2
   1dcd4:	eor	w2, w15, w13
   1dcd8:	add	w13, w13, w8
   1dcdc:	eor	w8, w5, w8
   1dce0:	eor	w8, w8, w10
   1dce4:	add	w9, w9, w27
   1dce8:	mov	w11, #0xc1d6                	// #49622
   1dcec:	add	w8, w16, w8
   1dcf0:	ror	w10, w10, #2
   1dcf4:	ror	w6, w9, #27
   1dcf8:	movk	w11, #0xca62, lsl #16
   1dcfc:	eor	w16, w17, w14
   1dd00:	add	w14, w14, w5
   1dd04:	eor	w5, w10, w5
   1dd08:	add	w8, w8, w6
   1dd0c:	eor	w5, w5, w9
   1dd10:	add	w8, w8, w11
   1dd14:	ror	w9, w9, #2
   1dd18:	add	w13, w13, w5
   1dd1c:	ror	w5, w8, #27
   1dd20:	eor	w12, w12, w15
   1dd24:	add	w15, w15, w10
   1dd28:	eor	w10, w9, w10
   1dd2c:	add	w13, w13, w5
   1dd30:	eor	w10, w10, w8
   1dd34:	ror	w8, w8, #2
   1dd38:	add	w13, w13, w11
   1dd3c:	add	w10, w14, w10
   1dd40:	add	w14, w18, w8
   1dd44:	ror	w18, w13, #27
   1dd48:	add	w17, w17, w9
   1dd4c:	eor	w9, w8, w9
   1dd50:	add	w10, w10, w18
   1dd54:	eor	w9, w9, w13
   1dd58:	add	w10, w10, w11
   1dd5c:	ror	w13, w13, #2
   1dd60:	add	w9, w15, w9
   1dd64:	ror	w15, w10, #27
   1dd68:	eor	w8, w13, w8
   1dd6c:	add	w9, w9, w15
   1dd70:	eor	w8, w8, w10
   1dd74:	add	w9, w9, w11
   1dd78:	ror	w12, w12, #31
   1dd7c:	ror	w10, w10, #2
   1dd80:	add	w8, w17, w8
   1dd84:	ror	w17, w9, #27
   1dd88:	eor	w3, w3, w12
   1dd8c:	eor	w0, w0, w12
   1dd90:	add	w12, w12, w13
   1dd94:	eor	w13, w10, w13
   1dd98:	add	w8, w8, w17
   1dd9c:	eor	w13, w13, w9
   1dda0:	add	w8, w8, w11
   1dda4:	ror	w9, w9, #2
   1dda8:	add	w13, w14, w13
   1ddac:	ldr	w14, [sp, #28]
   1ddb0:	ror	w17, w8, #27
   1ddb4:	add	w15, w23, w10
   1ddb8:	eor	w10, w9, w10
   1ddbc:	add	w13, w13, w17
   1ddc0:	eor	w10, w10, w8
   1ddc4:	add	w13, w13, w11
   1ddc8:	ror	w8, w8, #2
   1ddcc:	add	w10, w12, w10
   1ddd0:	ror	w17, w13, #27
   1ddd4:	add	w14, w14, w9
   1ddd8:	eor	w9, w8, w9
   1dddc:	add	w10, w10, w17
   1dde0:	eor	w9, w9, w13
   1dde4:	add	w10, w10, w11
   1dde8:	ror	w3, w3, #31
   1ddec:	ror	w13, w13, #2
   1ddf0:	add	w9, w15, w9
   1ddf4:	ror	w17, w10, #27
   1ddf8:	add	w12, w3, w8
   1ddfc:	eor	w8, w13, w8
   1de00:	add	w9, w9, w17
   1de04:	eor	w8, w8, w10
   1de08:	add	w9, w9, w11
   1de0c:	ror	w10, w10, #2
   1de10:	add	w8, w14, w8
   1de14:	ror	w17, w9, #27
   1de18:	add	w15, w7, w13
   1de1c:	eor	w13, w10, w13
   1de20:	add	w8, w8, w17
   1de24:	eor	w13, w13, w9
   1de28:	add	w8, w8, w11
   1de2c:	ror	w9, w9, #2
   1de30:	add	w12, w12, w13
   1de34:	ror	w17, w8, #27
   1de38:	add	w14, w19, w10
   1de3c:	eor	w10, w9, w10
   1de40:	add	w12, w12, w17
   1de44:	eor	w4, w4, w3
   1de48:	eor	w10, w10, w8
   1de4c:	add	w12, w12, w11
   1de50:	ror	w4, w4, #31
   1de54:	ror	w8, w8, #2
   1de58:	add	w10, w15, w10
   1de5c:	ldr	w15, [sp, #20]
   1de60:	ror	w17, w12, #27
   1de64:	add	w13, w4, w9
   1de68:	eor	w9, w8, w9
   1de6c:	add	w10, w10, w17
   1de70:	eor	w9, w9, w12
   1de74:	add	w10, w10, w11
   1de78:	ror	w12, w12, #2
   1de7c:	add	w9, w14, w9
   1de80:	ror	w17, w10, #27
   1de84:	eor	w0, w0, w19
   1de88:	add	w15, w15, w8
   1de8c:	eor	w8, w12, w8
   1de90:	add	w9, w9, w17
   1de94:	ror	w0, w0, #31
   1de98:	eor	w8, w8, w10
   1de9c:	ror	w10, w10, #2
   1dea0:	add	w9, w9, w11
   1dea4:	add	w14, w0, w12
   1dea8:	add	w8, w13, w8
   1deac:	eor	w12, w10, w12
   1deb0:	ror	w17, w9, #27
   1deb4:	eor	w1, w1, w23
   1deb8:	eor	w12, w12, w9
   1debc:	add	w8, w8, w17
   1dec0:	eor	w1, w1, w4
   1dec4:	add	w12, w15, w12
   1dec8:	ldr	w15, [sp, #24]
   1decc:	add	w8, w8, w11
   1ded0:	ror	w1, w1, #31
   1ded4:	ror	w9, w9, #2
   1ded8:	ror	w17, w8, #27
   1dedc:	add	w13, w1, w10
   1dee0:	eor	w10, w9, w10
   1dee4:	add	w12, w12, w17
   1dee8:	eor	w2, w2, w3
   1deec:	eor	w10, w10, w8
   1def0:	ror	w8, w8, #2
   1def4:	add	w12, w12, w11
   1def8:	eor	w16, w16, w7
   1defc:	eor	w2, w2, w0
   1df00:	add	w15, w15, w9
   1df04:	add	w10, w14, w10
   1df08:	eor	w9, w8, w9
   1df0c:	ror	w17, w12, #27
   1df10:	eor	w16, w16, w1
   1df14:	ror	w2, w2, #31
   1df18:	eor	w9, w9, w12
   1df1c:	ror	w12, w12, #2
   1df20:	add	w10, w10, w17
   1df24:	ror	w16, w16, #31
   1df28:	add	w14, w2, w8
   1df2c:	eor	w8, w12, w8
   1df30:	add	w10, w10, w11
   1df34:	add	w9, w13, w9
   1df38:	add	w13, w16, w12
   1df3c:	ror	w16, w10, #27
   1df40:	eor	w8, w8, w10
   1df44:	add	w9, w9, w16
   1df48:	add	w8, w15, w8
   1df4c:	ldr	w15, [sp, #164]
   1df50:	ror	w10, w10, #2
   1df54:	add	w9, w9, w11
   1df58:	eor	w12, w10, w12
   1df5c:	ror	w16, w9, #27
   1df60:	eor	w12, w12, w9
   1df64:	ror	w9, w9, #2
   1df68:	add	w8, w8, w16
   1df6c:	add	w15, w15, w10
   1df70:	eor	w10, w9, w10
   1df74:	add	w8, w8, w11
   1df78:	eor	w10, w10, w8
   1df7c:	add	w12, w14, w12
   1df80:	add	w10, w13, w10
   1df84:	ldp	w14, w13, [sp, #168]
   1df88:	ror	w16, w8, #27
   1df8c:	ror	w8, w8, #2
   1df90:	add	w14, w9, w14
   1df94:	eor	w9, w8, w9
   1df98:	add	w8, w8, w13
   1df9c:	ldr	x13, [sp, #184]
   1dfa0:	add	w12, w12, w16
   1dfa4:	add	w12, w12, w11
   1dfa8:	eor	w9, w9, w12
   1dfac:	stp	w8, w14, [x13, #12]
   1dfb0:	ror	w8, w12, #27
   1dfb4:	add	w8, w10, w8
   1dfb8:	ldr	w10, [sp, #176]
   1dfbc:	ror	w12, w12, #2
   1dfc0:	add	w8, w8, w11
   1dfc4:	add	w9, w15, w9
   1dfc8:	add	w10, w12, w10
   1dfcc:	ldr	w12, [sp, #180]
   1dfd0:	str	w10, [x13, #8]
   1dfd4:	ror	w10, w8, #27
   1dfd8:	add	w9, w9, w10
   1dfdc:	add	w8, w8, w12
   1dfe0:	str	w8, [x13, #4]
   1dfe4:	add	w8, w9, w11
   1dfe8:	str	w8, [x13]
   1dfec:	ldp	x20, x19, [sp, #272]
   1dff0:	ldp	x22, x21, [sp, #256]
   1dff4:	ldp	x24, x23, [sp, #240]
   1dff8:	ldp	x26, x25, [sp, #224]
   1dffc:	ldp	x28, x27, [sp, #208]
   1e000:	ldp	x29, x30, [sp, #192]
   1e004:	add	sp, sp, #0x120
   1e008:	ret
   1e00c:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e010:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e014:	ldr	q0, [x8, #752]
   1e018:	ldr	d1, [x9, #1840]
   1e01c:	str	wzr, [x0, #24]
   1e020:	str	q0, [x0]
   1e024:	str	d1, [x0, #16]
   1e028:	ret
   1e02c:	stp	x29, x30, [sp, #-64]!
   1e030:	stp	x24, x23, [sp, #16]
   1e034:	stp	x22, x21, [sp, #32]
   1e038:	stp	x20, x19, [sp, #48]
   1e03c:	ldp	w8, w9, [x0, #20]
   1e040:	mov	w19, w2
   1e044:	mov	x20, x1
   1e048:	mov	x21, x0
   1e04c:	adds	w10, w8, w2, lsl #3
   1e050:	mov	x29, sp
   1e054:	str	w10, [x0, #20]
   1e058:	b.cc	1e064 <scols_init_debug@@SMARTCOLS_2.25+0xa490>  // b.lo, b.ul, b.last
   1e05c:	add	w9, w9, #0x1
   1e060:	str	w9, [x21, #24]
   1e064:	ubfx	x24, x8, #3, #6
   1e068:	add	w8, w24, w19
   1e06c:	add	w9, w9, w19, lsr #29
   1e070:	cmp	w8, #0x40
   1e074:	str	w9, [x21, #24]
   1e078:	b.cc	1e0e0 <scols_init_debug@@SMARTCOLS_2.25+0xa50c>  // b.lo, b.ul, b.last
   1e07c:	mov	w8, #0x40                  	// #64
   1e080:	add	x23, x21, #0x1c
   1e084:	sub	w22, w8, w24
   1e088:	add	x0, x23, x24
   1e08c:	mov	x1, x20
   1e090:	mov	x2, x22
   1e094:	bl	6f90 <memcpy@plt>
   1e098:	mov	x0, x21
   1e09c:	mov	x1, x23
   1e0a0:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e0a4:	eor	w8, w24, #0x7f
   1e0a8:	cmp	w8, w19
   1e0ac:	b.cs	1e0e8 <scols_init_debug@@SMARTCOLS_2.25+0xa514>  // b.hs, b.nlast
   1e0b0:	mov	w8, #0x7f                  	// #127
   1e0b4:	sub	w22, w8, w24
   1e0b8:	sub	w8, w22, #0x3f
   1e0bc:	add	x1, x20, x8
   1e0c0:	mov	x0, x21
   1e0c4:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e0c8:	add	w22, w22, #0x40
   1e0cc:	cmp	w22, w19
   1e0d0:	b.cc	1e0b8 <scols_init_debug@@SMARTCOLS_2.25+0xa4e4>  // b.lo, b.ul, b.last
   1e0d4:	mov	x24, xzr
   1e0d8:	sub	w22, w22, #0x3f
   1e0dc:	b	1e0ec <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1e0e0:	mov	w22, wzr
   1e0e4:	b	1e0ec <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1e0e8:	mov	x24, xzr
   1e0ec:	add	x8, x21, x24
   1e0f0:	add	x1, x20, w22, uxtw
   1e0f4:	sub	w2, w19, w22
   1e0f8:	ldp	x20, x19, [sp, #48]
   1e0fc:	ldp	x22, x21, [sp, #32]
   1e100:	ldp	x24, x23, [sp, #16]
   1e104:	add	x0, x8, #0x1c
   1e108:	ldp	x29, x30, [sp], #64
   1e10c:	b	6f90 <memcpy@plt>
   1e110:	sub	sp, sp, #0x50
   1e114:	stp	x29, x30, [sp, #16]
   1e118:	stp	x22, x21, [sp, #48]
   1e11c:	stp	x20, x19, [sp, #64]
   1e120:	ldr	w9, [x1, #24]
   1e124:	add	x29, sp, #0x10
   1e128:	mov	w10, #0x80                  	// #128
   1e12c:	mov	x19, x1
   1e130:	rev	w8, w9
   1e134:	str	w8, [x29, #24]
   1e138:	ldr	w8, [x1, #20]
   1e13c:	mov	x20, x0
   1e140:	sturb	w10, [x29, #-4]
   1e144:	str	x23, [sp, #32]
   1e148:	rev	w10, w8
   1e14c:	add	w22, w8, #0x8
   1e150:	cmn	w8, #0x8
   1e154:	str	w10, [x29, #28]
   1e158:	str	w22, [x1, #20]
   1e15c:	b.cc	1e168 <scols_init_debug@@SMARTCOLS_2.25+0xa594>  // b.lo, b.ul, b.last
   1e160:	add	w9, w9, #0x1
   1e164:	str	w9, [x19, #24]
   1e168:	ubfx	x8, x8, #3, #6
   1e16c:	cmp	w8, #0x3f
   1e170:	str	w9, [x19, #24]
   1e174:	b.ne	1e19c <scols_init_debug@@SMARTCOLS_2.25+0xa5c8>  // b.any
   1e178:	ldurb	w9, [x29, #-4]
   1e17c:	add	x1, x19, #0x1c
   1e180:	mov	x0, x19
   1e184:	strb	w9, [x1, x8]
   1e188:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e18c:	ldr	w22, [x19, #20]
   1e190:	mov	x8, xzr
   1e194:	mov	w9, #0x1                   	// #1
   1e198:	b	1e1a0 <scols_init_debug@@SMARTCOLS_2.25+0xa5cc>
   1e19c:	mov	w9, wzr
   1e1a0:	add	x8, x19, x8
   1e1a4:	sub	x23, x29, #0x4
   1e1a8:	add	x0, x8, #0x1c
   1e1ac:	orr	x1, x23, x9
   1e1b0:	eor	w2, w9, #0x1
   1e1b4:	bl	6f90 <memcpy@plt>
   1e1b8:	and	w8, w22, #0x1f8
   1e1bc:	cmp	w8, #0x1c0
   1e1c0:	b.ne	1e220 <scols_init_debug@@SMARTCOLS_2.25+0xa64c>  // b.any
   1e1c4:	ldr	w9, [x19, #24]
   1e1c8:	add	w8, w22, #0x40
   1e1cc:	cmn	w22, #0x40
   1e1d0:	str	w8, [x19, #20]
   1e1d4:	b.cc	1e1e0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>  // b.lo, b.ul, b.last
   1e1d8:	add	w9, w9, #0x1
   1e1dc:	str	w9, [x19, #24]
   1e1e0:	ubfx	w8, w22, #3, #6
   1e1e4:	cmp	w8, #0x38
   1e1e8:	str	w9, [x19, #24]
   1e1ec:	b.cc	1e2a8 <scols_init_debug@@SMARTCOLS_2.25+0xa6d4>  // b.lo, b.ul, b.last
   1e1f0:	mov	w9, #0x40                  	// #64
   1e1f4:	add	x22, x19, #0x1c
   1e1f8:	sub	w21, w9, w8
   1e1fc:	add	x0, x22, x8
   1e200:	add	x1, x29, #0x18
   1e204:	mov	x2, x21
   1e208:	bl	6f90 <memcpy@plt>
   1e20c:	mov	x0, x19
   1e210:	mov	x1, x22
   1e214:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e218:	mov	x8, xzr
   1e21c:	b	1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xa6d8>
   1e220:	add	x21, x19, #0x1c
   1e224:	b	1e26c <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1e228:	ldurb	w9, [x29, #-4]
   1e22c:	add	x8, x19, x8
   1e230:	mov	x0, x19
   1e234:	mov	x1, x21
   1e238:	strb	w9, [x8, #28]
   1e23c:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e240:	ldr	w22, [x19, #20]
   1e244:	mov	x8, xzr
   1e248:	mov	w10, #0x1                   	// #1
   1e24c:	add	x8, x19, x8
   1e250:	orr	x1, x23, x10
   1e254:	add	x0, x8, #0x1c
   1e258:	eor	w2, w10, #0x1
   1e25c:	bl	6f90 <memcpy@plt>
   1e260:	and	w8, w22, #0x1f8
   1e264:	cmp	w8, #0x1c0
   1e268:	b.eq	1e1c4 <scols_init_debug@@SMARTCOLS_2.25+0xa5f0>  // b.none
   1e26c:	sturb	wzr, [x29, #-4]
   1e270:	ldr	w10, [x19, #24]
   1e274:	add	w9, w22, #0x8
   1e278:	cmn	w22, #0x8
   1e27c:	str	w9, [x19, #20]
   1e280:	b.cc	1e28c <scols_init_debug@@SMARTCOLS_2.25+0xa6b8>  // b.lo, b.ul, b.last
   1e284:	add	w10, w10, #0x1
   1e288:	str	w10, [x19, #24]
   1e28c:	ubfx	w8, w22, #3, #6
   1e290:	cmp	w8, #0x3f
   1e294:	str	w10, [x19, #24]
   1e298:	b.eq	1e228 <scols_init_debug@@SMARTCOLS_2.25+0xa654>  // b.none
   1e29c:	mov	w10, wzr
   1e2a0:	mov	w22, w9
   1e2a4:	b	1e24c <scols_init_debug@@SMARTCOLS_2.25+0xa678>
   1e2a8:	mov	w21, wzr
   1e2ac:	add	x8, x19, x8
   1e2b0:	add	x9, x29, #0x18
   1e2b4:	mov	w10, #0x8                   	// #8
   1e2b8:	add	x0, x8, #0x1c
   1e2bc:	add	x1, x9, x21
   1e2c0:	sub	w2, w10, w21
   1e2c4:	bl	6f90 <memcpy@plt>
   1e2c8:	ldrb	w8, [x19, #3]
   1e2cc:	movi	v0.2d, #0x0
   1e2d0:	strb	w8, [x20]
   1e2d4:	ldrh	w8, [x19, #2]
   1e2d8:	strb	w8, [x20, #1]
   1e2dc:	ldr	w8, [x19]
   1e2e0:	lsr	w8, w8, #8
   1e2e4:	strb	w8, [x20, #2]
   1e2e8:	ldr	w8, [x19]
   1e2ec:	strb	w8, [x20, #3]
   1e2f0:	ldrb	w8, [x19, #7]
   1e2f4:	strb	w8, [x20, #4]
   1e2f8:	ldrh	w8, [x19, #6]
   1e2fc:	strb	w8, [x20, #5]
   1e300:	ldr	w8, [x19, #4]
   1e304:	lsr	w8, w8, #8
   1e308:	strb	w8, [x20, #6]
   1e30c:	ldr	w8, [x19, #4]
   1e310:	strb	w8, [x20, #7]
   1e314:	ldrb	w8, [x19, #11]
   1e318:	strb	w8, [x20, #8]
   1e31c:	ldrh	w8, [x19, #10]
   1e320:	strb	w8, [x20, #9]
   1e324:	ldr	w8, [x19, #8]
   1e328:	lsr	w8, w8, #8
   1e32c:	strb	w8, [x20, #10]
   1e330:	ldr	w8, [x19, #8]
   1e334:	strb	w8, [x20, #11]
   1e338:	ldrb	w8, [x19, #15]
   1e33c:	strb	w8, [x20, #12]
   1e340:	ldrh	w8, [x19, #14]
   1e344:	strb	w8, [x20, #13]
   1e348:	ldr	w8, [x19, #12]
   1e34c:	lsr	w8, w8, #8
   1e350:	strb	w8, [x20, #14]
   1e354:	ldr	w8, [x19, #12]
   1e358:	strb	w8, [x20, #15]
   1e35c:	ldrb	w8, [x19, #19]
   1e360:	strb	w8, [x20, #16]
   1e364:	ldrh	w8, [x19, #18]
   1e368:	strb	w8, [x20, #17]
   1e36c:	ldr	w8, [x19, #16]
   1e370:	lsr	w8, w8, #8
   1e374:	strb	w8, [x20, #18]
   1e378:	ldr	w8, [x19, #16]
   1e37c:	strb	w8, [x20, #19]
   1e380:	stp	q0, q0, [x19]
   1e384:	stp	q0, q0, [x19, #32]
   1e388:	str	q0, [x19, #64]
   1e38c:	stur	q0, [x19, #76]
   1e390:	ldp	x20, x19, [sp, #64]
   1e394:	ldp	x22, x21, [sp, #48]
   1e398:	ldr	x23, [sp, #32]
   1e39c:	ldp	x29, x30, [sp, #16]
   1e3a0:	add	sp, sp, #0x50
   1e3a4:	ret
   1e3a8:	sub	sp, sp, #0xa0
   1e3ac:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e3b0:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e3b4:	ldr	q0, [x8, #752]
   1e3b8:	ldr	d1, [x9, #1840]
   1e3bc:	stp	x20, x19, [sp, #144]
   1e3c0:	mov	x19, x0
   1e3c4:	stp	x29, x30, [sp, #96]
   1e3c8:	str	x23, [sp, #112]
   1e3cc:	stp	x22, x21, [sp, #128]
   1e3d0:	add	x29, sp, #0x60
   1e3d4:	str	wzr, [sp, #24]
   1e3d8:	str	q0, [sp]
   1e3dc:	str	d1, [sp, #16]
   1e3e0:	cbz	w2, 1e488 <scols_init_debug@@SMARTCOLS_2.25+0xa8b4>
   1e3e4:	mov	x22, sp
   1e3e8:	mov	w10, w2
   1e3ec:	mov	x20, x1
   1e3f0:	mov	w8, wzr
   1e3f4:	mov	w9, wzr
   1e3f8:	add	x21, x22, #0x1c
   1e3fc:	sub	x23, x10, #0x1
   1e400:	add	w10, w9, #0x8
   1e404:	cmn	w9, #0x8
   1e408:	str	w10, [sp, #20]
   1e40c:	b.cc	1e418 <scols_init_debug@@SMARTCOLS_2.25+0xa844>  // b.lo, b.ul, b.last
   1e410:	add	w8, w8, #0x1
   1e414:	str	w8, [sp, #24]
   1e418:	ubfx	w9, w9, #3, #6
   1e41c:	cmp	w9, #0x3f
   1e420:	str	w8, [sp, #24]
   1e424:	b.ne	1e44c <scols_init_debug@@SMARTCOLS_2.25+0xa878>  // b.any
   1e428:	ldrb	w8, [x20]
   1e42c:	add	x9, x22, x9
   1e430:	mov	x0, sp
   1e434:	mov	x1, x21
   1e438:	strb	w8, [x9, #28]
   1e43c:	bl	1cedc <scols_init_debug@@SMARTCOLS_2.25+0x9308>
   1e440:	mov	x9, xzr
   1e444:	mov	w8, #0x1                   	// #1
   1e448:	b	1e450 <scols_init_debug@@SMARTCOLS_2.25+0xa87c>
   1e44c:	mov	w8, wzr
   1e450:	add	x9, x22, x9
   1e454:	add	x1, x20, x8
   1e458:	add	x0, x9, #0x1c
   1e45c:	eor	w2, w8, #0x1
   1e460:	bl	6f90 <memcpy@plt>
   1e464:	cbz	x23, 1e488 <scols_init_debug@@SMARTCOLS_2.25+0xa8b4>
   1e468:	ldp	w9, w8, [sp, #20]
   1e46c:	add	x20, x20, #0x1
   1e470:	sub	x23, x23, #0x1
   1e474:	add	w10, w9, #0x8
   1e478:	cmn	w9, #0x8
   1e47c:	str	w10, [sp, #20]
   1e480:	b.cs	1e410 <scols_init_debug@@SMARTCOLS_2.25+0xa83c>  // b.hs, b.nlast
   1e484:	b	1e418 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   1e488:	mov	x1, sp
   1e48c:	mov	x0, x19
   1e490:	bl	1e110 <scols_init_debug@@SMARTCOLS_2.25+0xa53c>
   1e494:	strb	wzr, [x19, #20]
   1e498:	ldp	x20, x19, [sp, #144]
   1e49c:	ldp	x22, x21, [sp, #128]
   1e4a0:	ldr	x23, [sp, #112]
   1e4a4:	ldp	x29, x30, [sp, #96]
   1e4a8:	add	sp, sp, #0xa0
   1e4ac:	ret
   1e4b0:	sub	sp, sp, #0x40
   1e4b4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e4b8:	add	x1, x1, #0x738
   1e4bc:	mov	w2, #0x3                   	// #3
   1e4c0:	stp	x29, x30, [sp, #16]
   1e4c4:	stp	x22, x21, [sp, #32]
   1e4c8:	stp	x20, x19, [sp, #48]
   1e4cc:	add	x29, sp, #0x10
   1e4d0:	mov	x19, x0
   1e4d4:	bl	78a0 <strncasecmp@plt>
   1e4d8:	add	x8, x19, #0x3
   1e4dc:	cmp	w0, #0x0
   1e4e0:	csel	x19, x8, x19, eq  // eq = none
   1e4e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1e4e8:	add	x1, x1, #0xa8b
   1e4ec:	mov	w2, #0x2                   	// #2
   1e4f0:	mov	x0, x19
   1e4f4:	bl	78a0 <strncasecmp@plt>
   1e4f8:	cbz	w0, 1e7ac <scols_init_debug@@SMARTCOLS_2.25+0xabd8>
   1e4fc:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e500:	add	x0, x0, #0x746
   1e504:	mov	x1, x19
   1e508:	bl	7600 <strcasecmp@plt>
   1e50c:	cbz	w0, 1e7f4 <scols_init_debug@@SMARTCOLS_2.25+0xac20>
   1e510:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e514:	add	x0, x0, #0x74a
   1e518:	mov	x1, x19
   1e51c:	bl	7600 <strcasecmp@plt>
   1e520:	cbz	w0, 1e7fc <scols_init_debug@@SMARTCOLS_2.25+0xac28>
   1e524:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e528:	add	x0, x0, #0x74e
   1e52c:	mov	x1, x19
   1e530:	bl	7600 <strcasecmp@plt>
   1e534:	cbz	w0, 1e888 <scols_init_debug@@SMARTCOLS_2.25+0xacb4>
   1e538:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e53c:	add	x0, x0, #0x76a
   1e540:	mov	x1, x19
   1e544:	bl	7600 <strcasecmp@plt>
   1e548:	cbz	w0, 1e890 <scols_init_debug@@SMARTCOLS_2.25+0xacbc>
   1e54c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e550:	add	x0, x0, #0x753
   1e554:	mov	x1, x19
   1e558:	bl	7600 <strcasecmp@plt>
   1e55c:	cbz	w0, 1e898 <scols_init_debug@@SMARTCOLS_2.25+0xacc4>
   1e560:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e564:	add	x0, x0, #0x758
   1e568:	mov	x1, x19
   1e56c:	bl	7600 <strcasecmp@plt>
   1e570:	cbz	w0, 1e8a0 <scols_init_debug@@SMARTCOLS_2.25+0xaccc>
   1e574:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e578:	add	x0, x0, #0x75d
   1e57c:	mov	x1, x19
   1e580:	bl	7600 <strcasecmp@plt>
   1e584:	cbz	w0, 1e8cc <scols_init_debug@@SMARTCOLS_2.25+0xacf8>
   1e588:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e58c:	add	x0, x0, #0x761
   1e590:	mov	x1, x19
   1e594:	bl	7600 <strcasecmp@plt>
   1e598:	cbz	w0, 1e8d4 <scols_init_debug@@SMARTCOLS_2.25+0xad00>
   1e59c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e5a0:	add	x0, x0, #0x765
   1e5a4:	mov	x1, x19
   1e5a8:	bl	7600 <strcasecmp@plt>
   1e5ac:	cbz	w0, 1e8dc <scols_init_debug@@SMARTCOLS_2.25+0xad08>
   1e5b0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e5b4:	add	x0, x0, #0x769
   1e5b8:	mov	x1, x19
   1e5bc:	bl	7600 <strcasecmp@plt>
   1e5c0:	cbz	w0, 1e8e4 <scols_init_debug@@SMARTCOLS_2.25+0xad10>
   1e5c4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e5c8:	add	x0, x0, #0x76e
   1e5cc:	mov	x1, x19
   1e5d0:	bl	7600 <strcasecmp@plt>
   1e5d4:	cbz	w0, 1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xad18>
   1e5d8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e5dc:	add	x0, x0, #0x773
   1e5e0:	mov	x1, x19
   1e5e4:	bl	7600 <strcasecmp@plt>
   1e5e8:	cbz	w0, 1e8f4 <scols_init_debug@@SMARTCOLS_2.25+0xad20>
   1e5ec:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e5f0:	add	x0, x0, #0x778
   1e5f4:	mov	x1, x19
   1e5f8:	bl	7600 <strcasecmp@plt>
   1e5fc:	cbz	w0, 1e8fc <scols_init_debug@@SMARTCOLS_2.25+0xad28>
   1e600:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e604:	add	x0, x0, #0x77d
   1e608:	mov	x1, x19
   1e60c:	bl	7600 <strcasecmp@plt>
   1e610:	cbz	w0, 1e904 <scols_init_debug@@SMARTCOLS_2.25+0xad30>
   1e614:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e618:	add	x0, x0, #0x7bb
   1e61c:	mov	x1, x19
   1e620:	bl	7600 <strcasecmp@plt>
   1e624:	cbz	w0, 1e90c <scols_init_debug@@SMARTCOLS_2.25+0xad38>
   1e628:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e62c:	add	x0, x0, #0x685
   1e630:	mov	x1, x19
   1e634:	bl	7600 <strcasecmp@plt>
   1e638:	cbz	w0, 1e914 <scols_init_debug@@SMARTCOLS_2.25+0xad40>
   1e63c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e640:	add	x0, x0, #0x782
   1e644:	mov	x1, x19
   1e648:	bl	7600 <strcasecmp@plt>
   1e64c:	cbz	w0, 1e91c <scols_init_debug@@SMARTCOLS_2.25+0xad48>
   1e650:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e654:	add	x0, x0, #0x789
   1e658:	mov	x1, x19
   1e65c:	bl	7600 <strcasecmp@plt>
   1e660:	cbz	w0, 1e924 <scols_init_debug@@SMARTCOLS_2.25+0xad50>
   1e664:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e668:	add	x0, x0, #0x78e
   1e66c:	mov	x1, x19
   1e670:	bl	7600 <strcasecmp@plt>
   1e674:	cbz	w0, 1e92c <scols_init_debug@@SMARTCOLS_2.25+0xad58>
   1e678:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e67c:	add	x0, x0, #0x792
   1e680:	mov	x1, x19
   1e684:	bl	7600 <strcasecmp@plt>
   1e688:	cbz	w0, 1e934 <scols_init_debug@@SMARTCOLS_2.25+0xad60>
   1e68c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e690:	add	x0, x0, #0x797
   1e694:	mov	x1, x19
   1e698:	bl	7600 <strcasecmp@plt>
   1e69c:	cbz	w0, 1e93c <scols_init_debug@@SMARTCOLS_2.25+0xad68>
   1e6a0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e6a4:	add	x0, x0, #0x79c
   1e6a8:	mov	x1, x19
   1e6ac:	bl	7600 <strcasecmp@plt>
   1e6b0:	cbz	w0, 1e944 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e6b4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e6b8:	add	x0, x0, #0x7a1
   1e6bc:	mov	x1, x19
   1e6c0:	bl	7600 <strcasecmp@plt>
   1e6c4:	cbz	w0, 1e94c <scols_init_debug@@SMARTCOLS_2.25+0xad78>
   1e6c8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e6cc:	add	x0, x0, #0x7a6
   1e6d0:	mov	x1, x19
   1e6d4:	bl	7600 <strcasecmp@plt>
   1e6d8:	cbz	w0, 1e954 <scols_init_debug@@SMARTCOLS_2.25+0xad80>
   1e6dc:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e6e0:	add	x0, x0, #0x7ab
   1e6e4:	mov	x1, x19
   1e6e8:	bl	7600 <strcasecmp@plt>
   1e6ec:	cbz	w0, 1e95c <scols_init_debug@@SMARTCOLS_2.25+0xad88>
   1e6f0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e6f4:	add	x0, x0, #0x7af
   1e6f8:	mov	x1, x19
   1e6fc:	bl	7600 <strcasecmp@plt>
   1e700:	cbz	w0, 1e964 <scols_init_debug@@SMARTCOLS_2.25+0xad90>
   1e704:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e708:	add	x0, x0, #0x7b4
   1e70c:	mov	x1, x19
   1e710:	bl	7600 <strcasecmp@plt>
   1e714:	cbz	w0, 1e96c <scols_init_debug@@SMARTCOLS_2.25+0xad98>
   1e718:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e71c:	add	x0, x0, #0x7b9
   1e720:	mov	x1, x19
   1e724:	bl	7600 <strcasecmp@plt>
   1e728:	cbz	w0, 1e974 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1e72c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e730:	add	x0, x0, #0x7c0
   1e734:	mov	x1, x19
   1e738:	bl	7600 <strcasecmp@plt>
   1e73c:	cbz	w0, 1e97c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e740:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e744:	add	x0, x0, #0x7c5
   1e748:	mov	x1, x19
   1e74c:	bl	7600 <strcasecmp@plt>
   1e750:	cbz	w0, 1e984 <scols_init_debug@@SMARTCOLS_2.25+0xadb0>
   1e754:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e758:	add	x0, x0, #0x7cb
   1e75c:	mov	x1, x19
   1e760:	bl	7600 <strcasecmp@plt>
   1e764:	cbz	w0, 1e98c <scols_init_debug@@SMARTCOLS_2.25+0xadb8>
   1e768:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e76c:	add	x0, x0, #0x7ce
   1e770:	mov	x1, x19
   1e774:	bl	7600 <strcasecmp@plt>
   1e778:	cbz	w0, 1e994 <scols_init_debug@@SMARTCOLS_2.25+0xadc0>
   1e77c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e780:	add	x0, x0, #0x7d3
   1e784:	mov	x1, x19
   1e788:	bl	7600 <strcasecmp@plt>
   1e78c:	cbz	w0, 1e99c <scols_init_debug@@SMARTCOLS_2.25+0xadc8>
   1e790:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e794:	add	x0, x0, #0x7d7
   1e798:	mov	x1, x19
   1e79c:	bl	7600 <strcasecmp@plt>
   1e7a0:	cbnz	w0, 1e820 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>
   1e7a4:	mov	w8, #0x21                  	// #33
   1e7a8:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e7ac:	add	x20, x19, #0x2
   1e7b0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e7b4:	add	x1, x1, #0x73c
   1e7b8:	mov	w2, #0x4                   	// #4
   1e7bc:	mov	x0, x20
   1e7c0:	str	xzr, [sp, #8]
   1e7c4:	bl	78a0 <strncasecmp@plt>
   1e7c8:	cbz	w0, 1e804 <scols_init_debug@@SMARTCOLS_2.25+0xac30>
   1e7cc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e7d0:	add	x1, x1, #0x741
   1e7d4:	mov	w2, #0x4                   	// #4
   1e7d8:	mov	x0, x20
   1e7dc:	bl	78a0 <strncasecmp@plt>
   1e7e0:	cmp	w0, #0x0
   1e7e4:	add	x8, x19, #0x6
   1e7e8:	cset	w22, eq  // eq = none
   1e7ec:	csel	x19, x8, x20, eq  // eq = none
   1e7f0:	b	1e80c <scols_init_debug@@SMARTCOLS_2.25+0xac38>
   1e7f4:	mov	x8, xzr
   1e7f8:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e7fc:	mov	w8, #0x1                   	// #1
   1e800:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e804:	mov	w22, wzr
   1e808:	add	x19, x19, #0x6
   1e80c:	bl	77f0 <__ctype_b_loc@plt>
   1e810:	ldr	x8, [x0]
   1e814:	ldrsb	x9, [x19]
   1e818:	ldrh	w8, [x8, x9, lsl #1]
   1e81c:	tbnz	w8, #11, 1e828 <scols_init_debug@@SMARTCOLS_2.25+0xac54>
   1e820:	mov	w0, #0xffffffff            	// #-1
   1e824:	b	1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>
   1e828:	bl	7ca0 <__errno_location@plt>
   1e82c:	mov	x21, x0
   1e830:	str	wzr, [x0]
   1e834:	add	x1, sp, #0x8
   1e838:	mov	w2, #0xa                   	// #10
   1e83c:	mov	x0, x19
   1e840:	bl	7810 <strtol@plt>
   1e844:	ldr	x8, [sp, #8]
   1e848:	mov	x20, x0
   1e84c:	mov	w0, #0xffffffff            	// #-1
   1e850:	cbz	x8, 1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>
   1e854:	cmp	x19, x8
   1e858:	b.eq	1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>  // b.none
   1e85c:	mov	w0, #0xffffffff            	// #-1
   1e860:	tbnz	w20, #31, 1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>
   1e864:	ldr	w8, [x21]
   1e868:	cbnz	w8, 1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>
   1e86c:	cbz	w22, 1e8a8 <scols_init_debug@@SMARTCOLS_2.25+0xacd4>
   1e870:	bl	70d0 <__libc_current_sigrtmax@plt>
   1e874:	sub	w19, w0, w20
   1e878:	bl	74e0 <__libc_current_sigrtmin@plt>
   1e87c:	cmp	w19, w0
   1e880:	b.lt	1e820 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>  // b.tstop
   1e884:	b	1e8bc <scols_init_debug@@SMARTCOLS_2.25+0xace8>
   1e888:	mov	w8, #0x2                   	// #2
   1e88c:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e890:	mov	w8, #0x3                   	// #3
   1e894:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e898:	mov	w8, #0x4                   	// #4
   1e89c:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8a0:	mov	w8, #0x5                   	// #5
   1e8a4:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8a8:	bl	74e0 <__libc_current_sigrtmin@plt>
   1e8ac:	add	w19, w0, w20
   1e8b0:	bl	74e0 <__libc_current_sigrtmin@plt>
   1e8b4:	cmp	w19, w0
   1e8b8:	b.lt	1e820 <scols_init_debug@@SMARTCOLS_2.25+0xac4c>  // b.tstop
   1e8bc:	bl	70d0 <__libc_current_sigrtmax@plt>
   1e8c0:	cmp	w0, w19
   1e8c4:	csinv	w0, w19, wzr, ge  // ge = tcont
   1e8c8:	b	1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xaddc>
   1e8cc:	mov	w8, #0x6                   	// #6
   1e8d0:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8d4:	mov	w8, #0x7                   	// #7
   1e8d8:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8dc:	mov	w8, #0x8                   	// #8
   1e8e0:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8e4:	mov	w8, #0x9                   	// #9
   1e8e8:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8ec:	mov	w8, #0xa                   	// #10
   1e8f0:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8f4:	mov	w8, #0xb                   	// #11
   1e8f8:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e8fc:	mov	w8, #0xc                   	// #12
   1e900:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e904:	mov	w8, #0xd                   	// #13
   1e908:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e90c:	mov	w8, #0xe                   	// #14
   1e910:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e914:	mov	w8, #0xf                   	// #15
   1e918:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e91c:	mov	w8, #0x10                  	// #16
   1e920:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e924:	mov	w8, #0x11                  	// #17
   1e928:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e92c:	mov	w8, #0x12                  	// #18
   1e930:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e934:	mov	w8, #0x13                  	// #19
   1e938:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e93c:	mov	w8, #0x14                  	// #20
   1e940:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e944:	mov	w8, #0x15                  	// #21
   1e948:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e94c:	mov	w8, #0x16                  	// #22
   1e950:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e954:	mov	w8, #0x17                  	// #23
   1e958:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e95c:	mov	w8, #0x18                  	// #24
   1e960:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e964:	mov	w8, #0x19                  	// #25
   1e968:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e96c:	mov	w8, #0x1a                  	// #26
   1e970:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e974:	mov	w8, #0x1b                  	// #27
   1e978:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e97c:	mov	w8, #0x1c                  	// #28
   1e980:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e984:	mov	w8, #0x1d                  	// #29
   1e988:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e98c:	mov	w8, #0x1e                  	// #30
   1e990:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e994:	mov	w8, #0x1f                  	// #31
   1e998:	b	1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xadcc>
   1e99c:	mov	w8, #0x20                  	// #32
   1e9a0:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1e9a4:	add	x9, x9, #0xb58
   1e9a8:	add	x8, x9, x8, lsl #4
   1e9ac:	ldr	w0, [x8, #8]
   1e9b0:	ldp	x20, x19, [sp, #48]
   1e9b4:	ldp	x22, x21, [sp, #32]
   1e9b8:	ldp	x29, x30, [sp, #16]
   1e9bc:	add	sp, sp, #0x40
   1e9c0:	ret
   1e9c4:	sub	w8, w0, #0x1
   1e9c8:	cmp	w8, #0x1e
   1e9cc:	b.hi	1e9f0 <scols_init_debug@@SMARTCOLS_2.25+0xae1c>  // b.pmore
   1e9d0:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1e9d4:	add	x9, x9, #0x7e0
   1e9d8:	ldr	x8, [x9, w8, sxtw #3]
   1e9dc:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1e9e0:	add	x9, x9, #0xb58
   1e9e4:	lsl	x8, x8, #4
   1e9e8:	ldr	x0, [x9, x8]
   1e9ec:	ret
   1e9f0:	mov	x0, xzr
   1e9f4:	ret
   1e9f8:	cmp	x0, #0x21
   1e9fc:	b.ls	1ea08 <scols_init_debug@@SMARTCOLS_2.25+0xae34>  // b.plast
   1ea00:	mov	w0, #0xffffffff            	// #-1
   1ea04:	ret
   1ea08:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1ea0c:	mov	x8, x0
   1ea10:	add	x9, x9, #0xb58
   1ea14:	cbz	x1, 1ea24 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   1ea18:	lsl	x10, x8, #4
   1ea1c:	ldr	x10, [x9, x10]
   1ea20:	str	x10, [x1]
   1ea24:	mov	w0, wzr
   1ea28:	cbz	x2, 1ea38 <scols_init_debug@@SMARTCOLS_2.25+0xae64>
   1ea2c:	add	x8, x9, x8, lsl #4
   1ea30:	ldr	w8, [x8, #8]
   1ea34:	str	w8, [x2]
   1ea38:	ret
   1ea3c:	stp	x29, x30, [sp, #-48]!
   1ea40:	str	x21, [sp, #16]
   1ea44:	adrp	x21, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1ea48:	ldr	w0, [x21, #1948]
   1ea4c:	stp	x20, x19, [sp, #32]
   1ea50:	mov	x29, sp
   1ea54:	cmn	w0, #0x1
   1ea58:	b.eq	1ea6c <scols_init_debug@@SMARTCOLS_2.25+0xae98>  // b.none
   1ea5c:	ldp	x20, x19, [sp, #32]
   1ea60:	ldr	x21, [sp, #16]
   1ea64:	ldp	x29, x30, [sp], #48
   1ea68:	ret
   1ea6c:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ea70:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1ea74:	add	x0, x0, #0x8d8
   1ea78:	add	x1, x1, #0xbd5
   1ea7c:	bl	73c0 <fopen@plt>
   1ea80:	cbz	x0, 1eac4 <scols_init_debug@@SMARTCOLS_2.25+0xaef0>
   1ea84:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ea88:	adrp	x2, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1ea8c:	add	x1, x1, #0xdbb
   1ea90:	add	x2, x2, #0x79c
   1ea94:	mov	x19, x0
   1ea98:	bl	7490 <__isoc99_fscanf@plt>
   1ea9c:	mov	w20, w0
   1eaa0:	mov	x0, x19
   1eaa4:	bl	7370 <fclose@plt>
   1eaa8:	cmp	w20, #0x1
   1eaac:	b.ne	1eac4 <scols_init_debug@@SMARTCOLS_2.25+0xaef0>  // b.any
   1eab0:	ldr	w0, [x21, #1948]
   1eab4:	ldp	x20, x19, [sp, #32]
   1eab8:	ldr	x21, [sp, #16]
   1eabc:	ldp	x29, x30, [sp], #48
   1eac0:	ret
   1eac4:	mov	w0, #0x25                  	// #37
   1eac8:	str	w0, [x21, #1948]
   1eacc:	ldp	x20, x19, [sp, #32]
   1ead0:	ldr	x21, [sp, #16]
   1ead4:	ldp	x29, x30, [sp], #48
   1ead8:	ret
   1eadc:	sub	sp, sp, #0x1c0
   1eae0:	stp	x20, x19, [sp, #432]
   1eae4:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1eae8:	ldr	w0, [x19, #1952]
   1eaec:	stp	x29, x30, [sp, #400]
   1eaf0:	add	x29, sp, #0x190
   1eaf4:	str	x28, [sp, #416]
   1eaf8:	cmn	w0, #0x1
   1eafc:	str	xzr, [x29, #24]
   1eb00:	str	wzr, [sp, #4]
   1eb04:	b.ne	1eb60 <scols_init_debug@@SMARTCOLS_2.25+0xaf8c>  // b.any
   1eb08:	add	x0, sp, #0x8
   1eb0c:	add	x20, sp, #0x8
   1eb10:	bl	7cb0 <uname@plt>
   1eb14:	cbnz	w0, 1eb40 <scols_init_debug@@SMARTCOLS_2.25+0xaf6c>
   1eb18:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1eb1c:	add	x0, x20, #0x82
   1eb20:	add	x1, x1, #0x8f6
   1eb24:	add	x2, x29, #0x1c
   1eb28:	add	x3, x29, #0x18
   1eb2c:	add	x4, sp, #0x4
   1eb30:	bl	7b70 <__isoc99_sscanf@plt>
   1eb34:	sub	w8, w0, #0x1
   1eb38:	cmp	w8, #0x2
   1eb3c:	b.ls	1eb48 <scols_init_debug@@SMARTCOLS_2.25+0xaf74>  // b.plast
   1eb40:	mov	w0, wzr
   1eb44:	b	1eb5c <scols_init_debug@@SMARTCOLS_2.25+0xaf88>
   1eb48:	ldp	w8, w9, [x29, #24]
   1eb4c:	ldr	w10, [sp, #4]
   1eb50:	lsl	w8, w8, #8
   1eb54:	add	w8, w8, w9, lsl #16
   1eb58:	add	w0, w8, w10
   1eb5c:	str	w0, [x19, #1952]
   1eb60:	ldp	x20, x19, [sp, #432]
   1eb64:	ldr	x28, [sp, #416]
   1eb68:	ldp	x29, x30, [sp, #400]
   1eb6c:	add	sp, sp, #0x1c0
   1eb70:	ret
   1eb74:	stp	x29, x30, [sp, #-48]!
   1eb78:	stp	x22, x21, [sp, #16]
   1eb7c:	stp	x20, x19, [sp, #32]
   1eb80:	mov	x29, sp
   1eb84:	cbz	x0, 1ec48 <scols_init_debug@@SMARTCOLS_2.25+0xb074>
   1eb88:	mov	x19, x0
   1eb8c:	ldr	w0, [x0, #136]
   1eb90:	mov	x20, x1
   1eb94:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1eb98:	tbnz	w0, #31, 1eba8 <scols_init_debug@@SMARTCOLS_2.25+0xafd4>
   1eb9c:	bl	7690 <close@plt>
   1eba0:	ldrb	w8, [x22, #2792]
   1eba4:	tbnz	w8, #2, 1ed0c <scols_init_debug@@SMARTCOLS_2.25+0xb138>
   1eba8:	ldrb	w8, [x19, #156]
   1ebac:	movi	d0, #0xffffffff
   1ebb0:	mov	w9, #0xfa                  	// #250
   1ebb4:	str	d0, [x19, #136]
   1ebb8:	movi	v0.2d, #0x0
   1ebbc:	and	w8, w8, w9
   1ebc0:	mov	x9, x19
   1ebc4:	str	xzr, [x19, #144]
   1ebc8:	strb	wzr, [x19]
   1ebcc:	strb	w8, [x19, #156]
   1ebd0:	str	q0, [x9, #168]!
   1ebd4:	stur	q0, [x19, #184]
   1ebd8:	stur	q0, [x19, #200]
   1ebdc:	stur	q0, [x19, #216]
   1ebe0:	stur	q0, [x19, #232]
   1ebe4:	stur	q0, [x19, #248]
   1ebe8:	stp	q0, q0, [x9, #96]
   1ebec:	stp	q0, q0, [x9, #128]
   1ebf0:	stp	q0, q0, [x9, #160]
   1ebf4:	stp	q0, q0, [x9, #192]
   1ebf8:	str	xzr, [x9, #224]
   1ebfc:	cbz	x20, 1ec28 <scols_init_debug@@SMARTCOLS_2.25+0xb054>
   1ec00:	ldrb	w8, [x20]
   1ec04:	cmp	w8, #0x2f
   1ec08:	b.ne	1ec5c <scols_init_debug@@SMARTCOLS_2.25+0xb088>  // b.any
   1ec0c:	mov	w2, #0x7f                  	// #127
   1ec10:	mov	x0, x19
   1ec14:	mov	x1, x20
   1ec18:	bl	7be0 <strncpy@plt>
   1ec1c:	strb	wzr, [x19, #127]
   1ec20:	ldrb	w8, [x22, #2792]
   1ec24:	tbnz	w8, #2, 1ecc0 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1ec28:	ldr	x0, [x19, #160]
   1ec2c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   1ec30:	mov	w0, wzr
   1ec34:	str	xzr, [x19, #160]
   1ec38:	ldp	x20, x19, [sp, #32]
   1ec3c:	ldp	x22, x21, [sp, #16]
   1ec40:	ldp	x29, x30, [sp], #48
   1ec44:	ret
   1ec48:	mov	w0, #0xffffffea            	// #-22
   1ec4c:	ldp	x20, x19, [sp, #32]
   1ec50:	ldp	x22, x21, [sp, #16]
   1ec54:	ldp	x29, x30, [sp], #48
   1ec58:	ret
   1ec5c:	ldrb	w8, [x19, #152]
   1ec60:	tbnz	w8, #7, 1ec70 <scols_init_debug@@SMARTCOLS_2.25+0xb09c>
   1ec64:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ec68:	add	x3, x3, #0x67f
   1ec6c:	b	1eca0 <scols_init_debug@@SMARTCOLS_2.25+0xb0cc>
   1ec70:	mov	x0, x20
   1ec74:	bl	7030 <strlen@plt>
   1ec78:	cmp	x0, #0x5
   1ec7c:	b.cs	1ec94 <scols_init_debug@@SMARTCOLS_2.25+0xb0c0>  // b.hs, b.nlast
   1ec80:	mov	w0, #0xffffffff            	// #-1
   1ec84:	ldp	x20, x19, [sp, #32]
   1ec88:	ldp	x22, x21, [sp, #16]
   1ec8c:	ldp	x29, x30, [sp], #48
   1ec90:	ret
   1ec94:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ec98:	add	x20, x20, #0x4
   1ec9c:	add	x3, x3, #0x930
   1eca0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1eca4:	add	x2, x2, #0x93b
   1eca8:	mov	w1, #0x80                  	// #128
   1ecac:	mov	x0, x19
   1ecb0:	mov	x4, x20
   1ecb4:	bl	7300 <snprintf@plt>
   1ecb8:	ldrb	w8, [x22, #2792]
   1ecbc:	tbz	w8, #2, 1ec28 <scols_init_debug@@SMARTCOLS_2.25+0xb054>
   1ecc0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1ecc4:	ldr	x8, [x8, #4016]
   1ecc8:	ldr	x21, [x8]
   1eccc:	bl	7390 <getpid@plt>
   1ecd0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1ecd4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ecd8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ecdc:	mov	w2, w0
   1ece0:	add	x1, x1, #0x2eb
   1ece4:	add	x3, x3, #0x910
   1ece8:	add	x4, x4, #0x918
   1ecec:	mov	x0, x21
   1ecf0:	bl	7dc0 <fprintf@plt>
   1ecf4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ecf8:	add	x1, x1, #0x940
   1ecfc:	mov	x0, x19
   1ed00:	mov	x2, x20
   1ed04:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1ed08:	b	1ec28 <scols_init_debug@@SMARTCOLS_2.25+0xb054>
   1ed0c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1ed10:	ldr	x8, [x8, #4016]
   1ed14:	ldr	x21, [x8]
   1ed18:	bl	7390 <getpid@plt>
   1ed1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1ed20:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ed24:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ed28:	mov	w2, w0
   1ed2c:	add	x1, x1, #0x2eb
   1ed30:	add	x3, x3, #0x910
   1ed34:	add	x4, x4, #0x918
   1ed38:	mov	x0, x21
   1ed3c:	bl	7dc0 <fprintf@plt>
   1ed40:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ed44:	add	x1, x1, #0x91c
   1ed48:	mov	x0, x19
   1ed4c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1ed50:	b	1eba8 <scols_init_debug@@SMARTCOLS_2.25+0xafd4>
   1ed54:	sub	sp, sp, #0x120
   1ed58:	stp	x29, x30, [sp, #240]
   1ed5c:	add	x29, sp, #0xf0
   1ed60:	str	x28, [sp, #256]
   1ed64:	stp	x20, x19, [sp, #272]
   1ed68:	stp	x2, x3, [x29, #-112]
   1ed6c:	stp	x4, x5, [x29, #-96]
   1ed70:	stp	x6, x7, [x29, #-80]
   1ed74:	stp	q1, q2, [sp, #16]
   1ed78:	stp	q3, q4, [sp, #48]
   1ed7c:	str	q0, [sp]
   1ed80:	stp	q5, q6, [sp, #80]
   1ed84:	str	q7, [sp, #112]
   1ed88:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1ed8c:	ldr	x20, [x20, #4016]
   1ed90:	mov	x19, x1
   1ed94:	cbz	x0, 1edbc <scols_init_debug@@SMARTCOLS_2.25+0xb1e8>
   1ed98:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1ed9c:	ldrb	w9, [x9, #2795]
   1eda0:	tbnz	w9, #0, 1edbc <scols_init_debug@@SMARTCOLS_2.25+0xb1e8>
   1eda4:	mov	x8, x0
   1eda8:	ldr	x0, [x20]
   1edac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1edb0:	add	x1, x1, #0x310
   1edb4:	mov	x2, x8
   1edb8:	bl	7dc0 <fprintf@plt>
   1edbc:	mov	x8, #0xffffffffffffffd0    	// #-48
   1edc0:	mov	x10, sp
   1edc4:	sub	x11, x29, #0x70
   1edc8:	movk	x8, #0xff80, lsl #32
   1edcc:	add	x9, x29, #0x30
   1edd0:	add	x10, x10, #0x80
   1edd4:	add	x11, x11, #0x30
   1edd8:	stp	x10, x8, [x29, #-16]
   1eddc:	stp	x9, x11, [x29, #-32]
   1ede0:	ldp	q0, q1, [x29, #-32]
   1ede4:	ldr	x0, [x20]
   1ede8:	sub	x2, x29, #0x40
   1edec:	mov	x1, x19
   1edf0:	stp	q0, q1, [x29, #-64]
   1edf4:	bl	7c70 <vfprintf@plt>
   1edf8:	ldr	x1, [x20]
   1edfc:	mov	w0, #0xa                   	// #10
   1ee00:	bl	7250 <fputc@plt>
   1ee04:	ldp	x20, x19, [sp, #272]
   1ee08:	ldr	x28, [sp, #256]
   1ee0c:	ldp	x29, x30, [sp, #240]
   1ee10:	add	sp, sp, #0x120
   1ee14:	ret
   1ee18:	cbz	x0, 1ee28 <scols_init_debug@@SMARTCOLS_2.25+0xb254>
   1ee1c:	ldrb	w8, [x0]
   1ee20:	cmp	w8, #0x0
   1ee24:	cset	w0, ne  // ne = any
   1ee28:	ret
   1ee2c:	stp	x29, x30, [sp, #-64]!
   1ee30:	str	x28, [sp, #16]
   1ee34:	stp	x22, x21, [sp, #32]
   1ee38:	stp	x20, x19, [sp, #48]
   1ee3c:	mov	x29, sp
   1ee40:	sub	sp, sp, #0x250
   1ee44:	mov	x8, sp
   1ee48:	movi	v0.2d, #0x0
   1ee4c:	add	x8, x8, #0x12c
   1ee50:	str	xzr, [sp, #448]
   1ee54:	stp	q0, q0, [sp, #320]
   1ee58:	stp	q0, q0, [sp, #352]
   1ee5c:	stp	q0, q0, [sp, #384]
   1ee60:	stp	q0, q0, [sp, #416]
   1ee64:	stp	q0, q0, [sp]
   1ee68:	stp	q0, q0, [sp, #32]
   1ee6c:	stp	q0, q0, [sp, #64]
   1ee70:	stp	q0, q0, [sp, #96]
   1ee74:	stp	q0, q0, [sp, #128]
   1ee78:	stp	q0, q0, [sp, #160]
   1ee7c:	stp	q0, q0, [sp, #192]
   1ee80:	stp	q0, q0, [sp, #224]
   1ee84:	stp	q0, q0, [sp, #256]
   1ee88:	str	q0, [x8]
   1ee8c:	str	q0, [sp, #288]
   1ee90:	cbz	x0, 1eef0 <scols_init_debug@@SMARTCOLS_2.25+0xb31c>
   1ee94:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1ee98:	ldr	w8, [x22, #2792]
   1ee9c:	mov	w20, w1
   1eea0:	mov	x19, x0
   1eea4:	cbnz	w8, 1ef3c <scols_init_debug@@SMARTCOLS_2.25+0xb368>
   1eea8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1eeac:	add	x0, x0, #0xf22
   1eeb0:	bl	7cc0 <getenv@plt>
   1eeb4:	cbz	x0, 1eef8 <scols_init_debug@@SMARTCOLS_2.25+0xb324>
   1eeb8:	sub	x1, x29, #0x80
   1eebc:	mov	w2, wzr
   1eec0:	bl	7020 <strtoul@plt>
   1eec4:	ldur	x8, [x29, #-128]
   1eec8:	mov	x21, x0
   1eecc:	cbz	x8, 1eee4 <scols_init_debug@@SMARTCOLS_2.25+0xb310>
   1eed0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1eed4:	add	x1, x1, #0x6e8
   1eed8:	mov	x0, x8
   1eedc:	bl	77c0 <strcmp@plt>
   1eee0:	cbz	w0, 1ef00 <scols_init_debug@@SMARTCOLS_2.25+0xb32c>
   1eee4:	str	w21, [x22, #2792]
   1eee8:	cbnz	w21, 1ef08 <scols_init_debug@@SMARTCOLS_2.25+0xb334>
   1eeec:	b	1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xb35c>
   1eef0:	mov	w0, #0xffffffea            	// #-22
   1eef4:	b	1f094 <scols_init_debug@@SMARTCOLS_2.25+0xb4c0>
   1eef8:	str	wzr, [x22, #2792]
   1eefc:	b	1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xb35c>
   1ef00:	mov	w8, #0xffff                	// #65535
   1ef04:	str	w8, [x22, #2792]
   1ef08:	bl	7200 <getuid@plt>
   1ef0c:	mov	w21, w0
   1ef10:	bl	7160 <geteuid@plt>
   1ef14:	cmp	w21, w0
   1ef18:	b.ne	1f144 <scols_init_debug@@SMARTCOLS_2.25+0xb570>  // b.any
   1ef1c:	bl	7880 <getgid@plt>
   1ef20:	mov	w21, w0
   1ef24:	bl	7120 <getegid@plt>
   1ef28:	cmp	w21, w0
   1ef2c:	b.ne	1f144 <scols_init_debug@@SMARTCOLS_2.25+0xb570>  // b.any
   1ef30:	ldr	w8, [x22, #2792]
   1ef34:	orr	w8, w8, #0x2
   1ef38:	str	w8, [x22, #2792]
   1ef3c:	tbnz	w8, #2, 1f0ac <scols_init_debug@@SMARTCOLS_2.25+0xb4d8>
   1ef40:	ldp	q0, q3, [sp, #320]
   1ef44:	add	x0, x19, #0x8c
   1ef48:	mov	x1, sp
   1ef4c:	mov	w2, #0x13c                 	// #316
   1ef50:	stp	q0, q3, [x19]
   1ef54:	ldp	q1, q0, [sp, #368]
   1ef58:	ldr	q2, [sp, #352]
   1ef5c:	stp	q1, q0, [x19, #48]
   1ef60:	str	q2, [x19, #32]
   1ef64:	ldr	x8, [sp, #448]
   1ef68:	ldp	q1, q0, [sp, #416]
   1ef6c:	ldr	q2, [sp, #400]
   1ef70:	str	x8, [x19, #128]
   1ef74:	stp	q1, q0, [x19, #96]
   1ef78:	str	q2, [x19, #80]
   1ef7c:	bl	6f90 <memcpy@plt>
   1ef80:	ldrb	w8, [x19, #156]
   1ef84:	movi	d0, #0xffffffff
   1ef88:	mov	w9, #0xfa                  	// #250
   1ef8c:	str	d0, [x19, #136]
   1ef90:	movi	v0.2d, #0x0
   1ef94:	and	w8, w8, w9
   1ef98:	mov	x9, x19
   1ef9c:	str	w20, [x19, #152]
   1efa0:	str	xzr, [x19, #144]
   1efa4:	strb	wzr, [x19]
   1efa8:	strb	w8, [x19, #156]
   1efac:	str	q0, [x9, #168]!
   1efb0:	stur	q0, [x19, #184]
   1efb4:	stur	q0, [x19, #200]
   1efb8:	stp	q0, q0, [x9, #96]
   1efbc:	stp	q0, q0, [x9, #128]
   1efc0:	stp	q0, q0, [x9, #160]
   1efc4:	stp	q0, q0, [x9, #192]
   1efc8:	str	xzr, [x9, #224]
   1efcc:	ldr	x0, [x19, #160]
   1efd0:	stur	q0, [x19, #216]
   1efd4:	stur	q0, [x19, #232]
   1efd8:	stur	q0, [x19, #248]
   1efdc:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   1efe0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1efe4:	add	x1, x1, #0xf39
   1efe8:	sub	x2, x29, #0x80
   1efec:	mov	w0, wzr
   1eff0:	str	xzr, [x19, #160]
   1eff4:	bl	7ce0 <__xstat@plt>
   1eff8:	cbnz	w0, 1f00c <scols_init_debug@@SMARTCOLS_2.25+0xb438>
   1effc:	ldur	w8, [x29, #-112]
   1f000:	and	w8, w8, #0xf000
   1f004:	cmp	w8, #0x4, lsl #12
   1f008:	b.eq	1f024 <scols_init_debug@@SMARTCOLS_2.25+0xb450>  // b.none
   1f00c:	ldr	w8, [x19, #152]
   1f010:	and	w8, w8, #0xffffff9f
   1f014:	orr	w8, w8, #0x20
   1f018:	str	w8, [x19, #152]
   1f01c:	ldrb	w8, [x22, #2792]
   1f020:	tbnz	w8, #2, 1f0f4 <scols_init_debug@@SMARTCOLS_2.25+0xb520>
   1f024:	ldrb	w8, [x19, #152]
   1f028:	tbnz	w8, #5, 1f054 <scols_init_debug@@SMARTCOLS_2.25+0xb480>
   1f02c:	bl	1eadc <scols_init_debug@@SMARTCOLS_2.25+0xaf08>
   1f030:	mov	w8, #0x625                 	// #1573
   1f034:	movk	w8, #0x2, lsl #16
   1f038:	cmp	w0, w8
   1f03c:	b.lt	1f054 <scols_init_debug@@SMARTCOLS_2.25+0xb480>  // b.tstop
   1f040:	ldr	w8, [x19, #152]
   1f044:	orr	w8, w8, #0x40
   1f048:	str	w8, [x19, #152]
   1f04c:	ldrb	w8, [x22, #2792]
   1f050:	tbnz	w8, #2, 1f180 <scols_init_debug@@SMARTCOLS_2.25+0xb5ac>
   1f054:	ldrb	w8, [x19, #153]
   1f058:	tbnz	w8, #0, 1f090 <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   1f05c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f060:	add	x1, x1, #0x991
   1f064:	sub	x2, x29, #0x80
   1f068:	mov	w0, wzr
   1f06c:	bl	7ce0 <__xstat@plt>
   1f070:	mov	w8, w0
   1f074:	mov	w0, wzr
   1f078:	cbnz	w8, 1f094 <scols_init_debug@@SMARTCOLS_2.25+0xb4c0>
   1f07c:	ldr	w8, [x19, #152]
   1f080:	orr	w8, w8, #0x100
   1f084:	str	w8, [x19, #152]
   1f088:	ldrb	w8, [x22, #2792]
   1f08c:	tbnz	w8, #2, 1f1c8 <scols_init_debug@@SMARTCOLS_2.25+0xb5f4>
   1f090:	mov	w0, wzr
   1f094:	add	sp, sp, #0x250
   1f098:	ldp	x20, x19, [sp, #48]
   1f09c:	ldp	x22, x21, [sp, #32]
   1f0a0:	ldr	x28, [sp, #16]
   1f0a4:	ldp	x29, x30, [sp], #64
   1f0a8:	ret
   1f0ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f0b0:	ldr	x8, [x8, #4016]
   1f0b4:	ldr	x21, [x8]
   1f0b8:	bl	7390 <getpid@plt>
   1f0bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f0c0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f0c4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f0c8:	mov	w2, w0
   1f0cc:	add	x1, x1, #0x2eb
   1f0d0:	add	x3, x3, #0x910
   1f0d4:	add	x4, x4, #0x918
   1f0d8:	mov	x0, x21
   1f0dc:	bl	7dc0 <fprintf@plt>
   1f0e0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f0e4:	add	x1, x1, #0x951
   1f0e8:	mov	x0, x19
   1f0ec:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f0f0:	b	1ef40 <scols_init_debug@@SMARTCOLS_2.25+0xb36c>
   1f0f4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f0f8:	ldr	x8, [x8, #4016]
   1f0fc:	ldr	x20, [x8]
   1f100:	bl	7390 <getpid@plt>
   1f104:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f108:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f10c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f110:	mov	w2, w0
   1f114:	add	x1, x1, #0x2eb
   1f118:	add	x3, x3, #0x910
   1f11c:	add	x4, x4, #0x918
   1f120:	mov	x0, x20
   1f124:	bl	7dc0 <fprintf@plt>
   1f128:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f12c:	add	x1, x1, #0x964
   1f130:	mov	x0, x19
   1f134:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f138:	ldrb	w8, [x19, #152]
   1f13c:	tbz	w8, #5, 1f02c <scols_init_debug@@SMARTCOLS_2.25+0xb458>
   1f140:	b	1f054 <scols_init_debug@@SMARTCOLS_2.25+0xb480>
   1f144:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f148:	ldr	w8, [x22, #2792]
   1f14c:	ldr	x9, [x9, #4016]
   1f150:	orr	w8, w8, #0x1000000
   1f154:	ldr	x21, [x9]
   1f158:	str	w8, [x22, #2792]
   1f15c:	bl	7390 <getpid@plt>
   1f160:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   1f164:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f168:	mov	w2, w0
   1f16c:	add	x1, x1, #0x680
   1f170:	add	x3, x3, #0x910
   1f174:	mov	x0, x21
   1f178:	bl	7dc0 <fprintf@plt>
   1f17c:	b	1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xb35c>
   1f180:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f184:	ldr	x8, [x8, #4016]
   1f188:	ldr	x20, [x8]
   1f18c:	bl	7390 <getpid@plt>
   1f190:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f194:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f198:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f19c:	mov	w2, w0
   1f1a0:	add	x1, x1, #0x2eb
   1f1a4:	add	x3, x3, #0x910
   1f1a8:	add	x4, x4, #0x918
   1f1ac:	mov	x0, x20
   1f1b0:	bl	7dc0 <fprintf@plt>
   1f1b4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f1b8:	add	x1, x1, #0x97d
   1f1bc:	mov	x0, x19
   1f1c0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f1c4:	b	1f054 <scols_init_debug@@SMARTCOLS_2.25+0xb480>
   1f1c8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f1cc:	ldr	x8, [x8, #4016]
   1f1d0:	ldr	x20, [x8]
   1f1d4:	bl	7390 <getpid@plt>
   1f1d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f1dc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f1e0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f1e4:	mov	w2, w0
   1f1e8:	add	x1, x1, #0x2eb
   1f1ec:	add	x3, x3, #0x910
   1f1f0:	add	x4, x4, #0x918
   1f1f4:	mov	x0, x20
   1f1f8:	bl	7dc0 <fprintf@plt>
   1f1fc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f200:	add	x1, x1, #0x9a3
   1f204:	mov	x0, x19
   1f208:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f20c:	b	1f090 <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   1f210:	stp	x29, x30, [sp, #-64]!
   1f214:	str	x23, [sp, #16]
   1f218:	stp	x22, x21, [sp, #32]
   1f21c:	stp	x20, x19, [sp, #48]
   1f220:	mov	x29, sp
   1f224:	mov	x19, x0
   1f228:	bl	7ca0 <__errno_location@plt>
   1f22c:	cbz	x19, 1f2d0 <scols_init_debug@@SMARTCOLS_2.25+0xb6fc>
   1f230:	adrp	x23, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1f234:	ldrb	w8, [x23, #2792]
   1f238:	ldr	w22, [x0]
   1f23c:	mov	x20, x0
   1f240:	tbnz	w8, #2, 1f2e4 <scols_init_debug@@SMARTCOLS_2.25+0xb710>
   1f244:	ldr	x0, [x19, #128]
   1f248:	bl	7850 <free@plt>
   1f24c:	ldr	w0, [x19, #136]
   1f250:	str	xzr, [x19, #128]
   1f254:	tbnz	w0, #31, 1f264 <scols_init_debug@@SMARTCOLS_2.25+0xb690>
   1f258:	bl	7690 <close@plt>
   1f25c:	ldrb	w8, [x23, #2792]
   1f260:	tbnz	w8, #2, 1f32c <scols_init_debug@@SMARTCOLS_2.25+0xb758>
   1f264:	ldrb	w8, [x19, #156]
   1f268:	movi	d0, #0xffffffff
   1f26c:	mov	w9, #0xfa                  	// #250
   1f270:	str	d0, [x19, #136]
   1f274:	movi	v0.2d, #0x0
   1f278:	and	w8, w8, w9
   1f27c:	mov	x9, x19
   1f280:	str	xzr, [x19, #144]
   1f284:	strb	wzr, [x19]
   1f288:	strb	w8, [x19, #156]
   1f28c:	str	q0, [x9, #168]!
   1f290:	stur	q0, [x19, #184]
   1f294:	stur	q0, [x19, #200]
   1f298:	stp	q0, q0, [x9, #96]
   1f29c:	stp	q0, q0, [x9, #128]
   1f2a0:	stp	q0, q0, [x9, #160]
   1f2a4:	stp	q0, q0, [x9, #192]
   1f2a8:	str	xzr, [x9, #224]
   1f2ac:	ldr	x0, [x19, #160]
   1f2b0:	stur	q0, [x19, #216]
   1f2b4:	stur	q0, [x19, #232]
   1f2b8:	stur	q0, [x19, #248]
   1f2bc:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   1f2c0:	mov	x0, x19
   1f2c4:	str	xzr, [x19, #160]
   1f2c8:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   1f2cc:	str	w22, [x20]
   1f2d0:	ldp	x20, x19, [sp, #48]
   1f2d4:	ldp	x22, x21, [sp, #32]
   1f2d8:	ldr	x23, [sp, #16]
   1f2dc:	ldp	x29, x30, [sp], #64
   1f2e0:	ret
   1f2e4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f2e8:	ldr	x8, [x8, #4016]
   1f2ec:	ldr	x21, [x8]
   1f2f0:	bl	7390 <getpid@plt>
   1f2f4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f2f8:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f2fc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f300:	mov	w2, w0
   1f304:	add	x1, x1, #0x2eb
   1f308:	add	x3, x3, #0x910
   1f30c:	add	x4, x4, #0x918
   1f310:	mov	x0, x21
   1f314:	bl	7dc0 <fprintf@plt>
   1f318:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f31c:	add	x1, x1, #0x9c0
   1f320:	mov	x0, x19
   1f324:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f328:	b	1f244 <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1f32c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f330:	ldr	x8, [x8, #4016]
   1f334:	ldr	x21, [x8]
   1f338:	bl	7390 <getpid@plt>
   1f33c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f340:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f344:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f348:	mov	w2, w0
   1f34c:	add	x1, x1, #0x2eb
   1f350:	add	x3, x3, #0x910
   1f354:	add	x4, x4, #0x918
   1f358:	mov	x0, x21
   1f35c:	bl	7dc0 <fprintf@plt>
   1f360:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f364:	add	x1, x1, #0x91c
   1f368:	mov	x0, x19
   1f36c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f370:	b	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xb690>
   1f374:	cbz	x0, 1f3e0 <scols_init_debug@@SMARTCOLS_2.25+0xb80c>
   1f378:	stp	x29, x30, [sp, #-48]!
   1f37c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1f380:	ldrb	w8, [x8, #2792]
   1f384:	stp	x20, x19, [sp, #32]
   1f388:	mov	x20, x0
   1f38c:	add	x19, x0, #0x190
   1f390:	str	x21, [sp, #16]
   1f394:	mov	x29, sp
   1f398:	tbnz	w8, #3, 1f3e8 <scols_init_debug@@SMARTCOLS_2.25+0xb814>
   1f39c:	ldr	x0, [x20, #424]
   1f3a0:	bl	7850 <free@plt>
   1f3a4:	ldr	x0, [x20, #400]
   1f3a8:	cbz	x0, 1f3b0 <scols_init_debug@@SMARTCOLS_2.25+0xb7dc>
   1f3ac:	bl	7370 <fclose@plt>
   1f3b0:	ldr	x0, [x20, #408]
   1f3b4:	cbz	x0, 1f3bc <scols_init_debug@@SMARTCOLS_2.25+0xb7e8>
   1f3b8:	bl	7660 <closedir@plt>
   1f3bc:	movi	v0.2d, #0x0
   1f3c0:	str	xzr, [x19, #48]
   1f3c4:	stp	q0, q0, [x19, #16]
   1f3c8:	str	q0, [x19]
   1f3cc:	ldp	x20, x19, [sp, #32]
   1f3d0:	ldr	x21, [sp, #16]
   1f3d4:	mov	w0, wzr
   1f3d8:	ldp	x29, x30, [sp], #48
   1f3dc:	ret
   1f3e0:	mov	w0, #0xffffffea            	// #-22
   1f3e4:	ret
   1f3e8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f3ec:	ldr	x8, [x8, #4016]
   1f3f0:	ldr	x21, [x8]
   1f3f4:	bl	7390 <getpid@plt>
   1f3f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f3fc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f400:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f404:	mov	w2, w0
   1f408:	add	x1, x1, #0x2eb
   1f40c:	add	x3, x3, #0x910
   1f410:	add	x4, x4, #0x9e2
   1f414:	mov	x0, x21
   1f418:	bl	7dc0 <fprintf@plt>
   1f41c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f420:	add	x1, x1, #0x9c0
   1f424:	mov	x0, x19
   1f428:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f42c:	ldr	x0, [x20, #424]
   1f430:	bl	7850 <free@plt>
   1f434:	ldr	x0, [x20, #400]
   1f438:	cbnz	x0, 1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xb7d8>
   1f43c:	b	1f3b0 <scols_init_debug@@SMARTCOLS_2.25+0xb7dc>
   1f440:	cbz	x0, 1f450 <scols_init_debug@@SMARTCOLS_2.25+0xb87c>
   1f444:	ldrb	w8, [x0]
   1f448:	cbz	w8, 1f450 <scols_init_debug@@SMARTCOLS_2.25+0xb87c>
   1f44c:	b	7650 <strdup@plt>
   1f450:	mov	x0, xzr
   1f454:	ret
   1f458:	cbz	x0, 1f468 <scols_init_debug@@SMARTCOLS_2.25+0xb894>
   1f45c:	ldrb	w8, [x0]
   1f460:	cmp	w8, #0x0
   1f464:	csel	x0, xzr, x0, eq  // eq = none
   1f468:	ret
   1f46c:	stp	x29, x30, [sp, #-32]!
   1f470:	stp	x20, x19, [sp, #16]
   1f474:	mov	x29, sp
   1f478:	cbz	x0, 1f4c4 <scols_init_debug@@SMARTCOLS_2.25+0xb8f0>
   1f47c:	ldrb	w8, [x0]
   1f480:	mov	x19, x0
   1f484:	cbz	w8, 1f4c4 <scols_init_debug@@SMARTCOLS_2.25+0xb8f0>
   1f488:	ldr	w0, [x19, #136]
   1f48c:	tbz	w0, #31, 1f4b8 <scols_init_debug@@SMARTCOLS_2.25+0xb8e4>
   1f490:	ldr	w8, [x19, #152]
   1f494:	mov	x0, x19
   1f498:	and	w8, w8, #0x2
   1f49c:	orr	w1, w8, #0x80000
   1f4a0:	str	w8, [x19, #140]
   1f4a4:	bl	7460 <open@plt>
   1f4a8:	str	w0, [x19, #136]
   1f4ac:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1f4b0:	ldrb	w8, [x8, #2792]
   1f4b4:	tbnz	w8, #2, 1f4d4 <scols_init_debug@@SMARTCOLS_2.25+0xb900>
   1f4b8:	ldp	x20, x19, [sp, #16]
   1f4bc:	ldp	x29, x30, [sp], #32
   1f4c0:	ret
   1f4c4:	mov	w0, #0xffffffea            	// #-22
   1f4c8:	ldp	x20, x19, [sp, #16]
   1f4cc:	ldp	x29, x30, [sp], #32
   1f4d0:	ret
   1f4d4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f4d8:	ldr	x8, [x8, #4016]
   1f4dc:	ldr	x20, [x8]
   1f4e0:	bl	7390 <getpid@plt>
   1f4e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f4e8:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f4ec:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f4f0:	mov	w2, w0
   1f4f4:	add	x1, x1, #0x2eb
   1f4f8:	add	x3, x3, #0x910
   1f4fc:	add	x4, x4, #0x918
   1f500:	mov	x0, x20
   1f504:	bl	7dc0 <fprintf@plt>
   1f508:	ldr	w8, [x19, #152]
   1f50c:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f510:	adrp	x10, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f514:	add	x9, x9, #0x9df
   1f518:	add	x10, x10, #0x1c5
   1f51c:	tst	w8, #0x2
   1f520:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f524:	csel	x3, x10, x9, eq  // eq = none
   1f528:	add	x1, x1, #0x9ce
   1f52c:	mov	x0, x19
   1f530:	mov	x2, x19
   1f534:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f538:	ldr	w0, [x19, #136]
   1f53c:	ldp	x20, x19, [sp, #16]
   1f540:	ldp	x29, x30, [sp], #32
   1f544:	ret
   1f548:	cbz	x0, 1f55c <scols_init_debug@@SMARTCOLS_2.25+0xb988>
   1f54c:	mov	x8, x0
   1f550:	mov	w0, wzr
   1f554:	stp	w1, w2, [x8, #136]
   1f558:	ret
   1f55c:	mov	w0, #0xffffffea            	// #-22
   1f560:	ret
   1f564:	sub	sp, sp, #0xb0
   1f568:	stp	x29, x30, [sp, #128]
   1f56c:	stp	x22, x21, [sp, #144]
   1f570:	stp	x20, x19, [sp, #160]
   1f574:	add	x29, sp, #0x80
   1f578:	cbz	x0, 1f610 <scols_init_debug@@SMARTCOLS_2.25+0xba3c>
   1f57c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1f580:	ldrb	w8, [x8, #2792]
   1f584:	mov	w20, w1
   1f588:	mov	x19, x0
   1f58c:	add	x21, x0, #0x190
   1f590:	tbnz	w8, #3, 1f630 <scols_init_debug@@SMARTCOLS_2.25+0xba5c>
   1f594:	movi	v0.2d, #0x0
   1f598:	str	xzr, [x21, #48]
   1f59c:	stp	q0, q0, [x21, #16]
   1f5a0:	str	q0, [x21]
   1f5a4:	ldrb	w9, [x19, #156]
   1f5a8:	mov	w8, #0xffffffff            	// #-1
   1f5ac:	str	w8, [x19, #416]
   1f5b0:	mov	w8, #0x2                   	// #2
   1f5b4:	str	w20, [x19, #448]
   1f5b8:	strb	w8, [x19, #444]
   1f5bc:	tbnz	w9, #1, 1f618 <scols_init_debug@@SMARTCOLS_2.25+0xba44>
   1f5c0:	ldrb	w8, [x19, #152]
   1f5c4:	tbnz	w8, #7, 1f5fc <scols_init_debug@@SMARTCOLS_2.25+0xba28>
   1f5c8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f5cc:	add	x1, x1, #0x9e7
   1f5d0:	mov	x2, sp
   1f5d4:	mov	w0, wzr
   1f5d8:	bl	7ce0 <__xstat@plt>
   1f5dc:	cbnz	w0, 1f5fc <scols_init_debug@@SMARTCOLS_2.25+0xba28>
   1f5e0:	ldr	w8, [sp, #16]
   1f5e4:	and	w8, w8, #0xf000
   1f5e8:	cmp	w8, #0x4, lsl #12
   1f5ec:	b.ne	1f5fc <scols_init_debug@@SMARTCOLS_2.25+0xba28>  // b.any
   1f5f0:	ldr	w8, [x19, #152]
   1f5f4:	orr	w8, w8, #0x80
   1f5f8:	str	w8, [x19, #152]
   1f5fc:	ldrb	w8, [x19, #156]
   1f600:	mov	w0, wzr
   1f604:	orr	w8, w8, #0x2
   1f608:	strb	w8, [x19, #156]
   1f60c:	b	1f61c <scols_init_debug@@SMARTCOLS_2.25+0xba48>
   1f610:	mov	w0, #0xffffffea            	// #-22
   1f614:	b	1f61c <scols_init_debug@@SMARTCOLS_2.25+0xba48>
   1f618:	mov	w0, wzr
   1f61c:	ldp	x20, x19, [sp, #160]
   1f620:	ldp	x22, x21, [sp, #144]
   1f624:	ldp	x29, x30, [sp, #128]
   1f628:	add	sp, sp, #0xb0
   1f62c:	ret
   1f630:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f634:	ldr	x8, [x8, #4016]
   1f638:	ldr	x22, [x8]
   1f63c:	bl	7390 <getpid@plt>
   1f640:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f644:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f648:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f64c:	mov	w2, w0
   1f650:	add	x1, x1, #0x2eb
   1f654:	add	x3, x3, #0x910
   1f658:	add	x4, x4, #0x9e2
   1f65c:	mov	x0, x22
   1f660:	bl	7dc0 <fprintf@plt>
   1f664:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f668:	add	x1, x1, #0x9c3
   1f66c:	mov	x0, x21
   1f670:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f674:	b	1f594 <scols_init_debug@@SMARTCOLS_2.25+0xb9c0>
   1f678:	stp	x29, x30, [sp, #-96]!
   1f67c:	stp	x28, x27, [sp, #16]
   1f680:	stp	x26, x25, [sp, #32]
   1f684:	stp	x24, x23, [sp, #48]
   1f688:	stp	x22, x21, [sp, #64]
   1f68c:	stp	x20, x19, [sp, #80]
   1f690:	mov	x29, sp
   1f694:	sub	sp, sp, #0x2, lsl #12
   1f698:	sub	sp, sp, #0x90
   1f69c:	cbz	x0, 1f714 <scols_init_debug@@SMARTCOLS_2.25+0xbb40>
   1f6a0:	ldrb	w8, [x0, #444]
   1f6a4:	mov	x19, x0
   1f6a8:	tbnz	w8, #0, 1fb9c <scols_init_debug@@SMARTCOLS_2.25+0xbfc8>
   1f6ac:	adrp	x25, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1f6b0:	ldrb	w8, [x25, #2792]
   1f6b4:	add	x20, x19, #0x190
   1f6b8:	tbnz	w8, #3, 1f758 <scols_init_debug@@SMARTCOLS_2.25+0xbb84>
   1f6bc:	ldrb	w8, [x19, #448]
   1f6c0:	tbnz	w8, #1, 1f7a4 <scols_init_debug@@SMARTCOLS_2.25+0xbbd0>
   1f6c4:	ldrb	w8, [x19, #444]
   1f6c8:	tbz	w8, #1, 1f728 <scols_init_debug@@SMARTCOLS_2.25+0xbb54>
   1f6cc:	ldrb	w8, [x25, #2792]
   1f6d0:	tbnz	w8, #3, 1f9f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe20>
   1f6d4:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f6d8:	add	x21, x21, #0xda5
   1f6dc:	ldr	w8, [x19, #416]
   1f6e0:	add	w3, w8, #0x1
   1f6e4:	cmp	w8, #0x6
   1f6e8:	str	w3, [x19, #416]
   1f6ec:	b.gt	1f71c <scols_init_debug@@SMARTCOLS_2.25+0xbb48>
   1f6f0:	add	x0, sp, #0x88
   1f6f4:	mov	w1, #0x10                  	// #16
   1f6f8:	mov	x2, x21
   1f6fc:	bl	7300 <snprintf@plt>
   1f700:	add	x1, sp, #0x88
   1f704:	mov	x0, x19
   1f708:	bl	1fbc4 <scols_init_debug@@SMARTCOLS_2.25+0xbff0>
   1f70c:	cbnz	w0, 1f6dc <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1f710:	b	1fba0 <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   1f714:	mov	w0, #0xffffffea            	// #-22
   1f718:	b	1fba0 <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   1f71c:	ldrb	w8, [x19, #444]
   1f720:	and	w8, w8, #0xfffffffd
   1f724:	strb	w8, [x19, #444]
   1f728:	ldr	x8, [x19, #424]
   1f72c:	cbnz	x8, 1fb48 <scols_init_debug@@SMARTCOLS_2.25+0xbf74>
   1f730:	ldrb	w8, [x25, #2792]
   1f734:	add	x21, x19, #0x1a8
   1f738:	tbnz	w8, #3, 1fadc <scols_init_debug@@SMARTCOLS_2.25+0xbf08>
   1f73c:	ldrb	w8, [x19, #152]
   1f740:	tbnz	w8, #7, 1fb28 <scols_init_debug@@SMARTCOLS_2.25+0xbf54>
   1f744:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f748:	add	x0, x0, #0x67f
   1f74c:	mov	w2, #0x1                   	// #1
   1f750:	mov	x1, x21
   1f754:	b	1fb38 <scols_init_debug@@SMARTCOLS_2.25+0xbf64>
   1f758:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f75c:	ldr	x8, [x8, #4016]
   1f760:	ldr	x21, [x8]
   1f764:	bl	7390 <getpid@plt>
   1f768:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f76c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f770:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f774:	mov	w2, w0
   1f778:	add	x1, x1, #0x2eb
   1f77c:	add	x3, x3, #0x910
   1f780:	add	x4, x4, #0x9e2
   1f784:	mov	x0, x21
   1f788:	bl	7dc0 <fprintf@plt>
   1f78c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f790:	add	x1, x1, #0x9f1
   1f794:	mov	x0, x20
   1f798:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f79c:	ldrb	w8, [x19, #448]
   1f7a0:	tbz	w8, #1, 1f6c4 <scols_init_debug@@SMARTCOLS_2.25+0xbaf0>
   1f7a4:	ldr	w8, [x19, #152]
   1f7a8:	and	w8, w8, #0x60
   1f7ac:	cmp	w8, #0x40
   1f7b0:	b.ne	1f8f8 <scols_init_debug@@SMARTCOLS_2.25+0xbd24>  // b.any
   1f7b4:	ldrb	w8, [x25, #2792]
   1f7b8:	tbnz	w8, #3, 1fa3c <scols_init_debug@@SMARTCOLS_2.25+0xbe68>
   1f7bc:	ldr	x0, [x19, #408]
   1f7c0:	cbnz	x0, 1f7d8 <scols_init_debug@@SMARTCOLS_2.25+0xbc04>
   1f7c4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f7c8:	add	x0, x0, #0xf39
   1f7cc:	bl	7220 <opendir@plt>
   1f7d0:	str	x0, [x19, #408]
   1f7d4:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f7d8:	bl	79f0 <dirfd@plt>
   1f7dc:	ldr	x8, [x19, #408]
   1f7e0:	mov	w21, w0
   1f7e4:	mov	x0, x8
   1f7e8:	bl	7610 <readdir@plt>
   1f7ec:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f7f0:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f7f4:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f7f8:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f7fc:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f800:	mov	x27, x0
   1f804:	add	x22, x22, #0x18f
   1f808:	add	x23, x23, #0x18e
   1f80c:	add	x24, x24, #0x9ec
   1f810:	add	x26, x26, #0xf4d
   1f814:	b	1f828 <scols_init_debug@@SMARTCOLS_2.25+0xbc54>
   1f818:	ldr	x0, [x19, #408]
   1f81c:	bl	7610 <readdir@plt>
   1f820:	mov	x27, x0
   1f824:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f828:	ldrb	w8, [x25, #2792]
   1f82c:	tbnz	w8, #3, 1f8ac <scols_init_debug@@SMARTCOLS_2.25+0xbcd8>
   1f830:	add	x27, x27, #0x13
   1f834:	mov	x0, x27
   1f838:	mov	x1, x22
   1f83c:	bl	77c0 <strcmp@plt>
   1f840:	cbz	w0, 1f818 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   1f844:	mov	x0, x27
   1f848:	mov	x1, x23
   1f84c:	bl	77c0 <strcmp@plt>
   1f850:	cbz	w0, 1f818 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   1f854:	mov	w2, #0x4                   	// #4
   1f858:	mov	x0, x27
   1f85c:	mov	x1, x24
   1f860:	bl	74d0 <strncmp@plt>
   1f864:	cbnz	w0, 1f818 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   1f868:	add	x0, sp, #0x88
   1f86c:	mov	w1, #0x112                 	// #274
   1f870:	mov	x2, x26
   1f874:	mov	x3, x27
   1f878:	bl	7300 <snprintf@plt>
   1f87c:	add	x2, sp, #0x88
   1f880:	mov	x3, sp
   1f884:	mov	w0, wzr
   1f888:	mov	w1, w21
   1f88c:	mov	w4, wzr
   1f890:	bl	7e20 <__fxstatat@plt>
   1f894:	cbnz	w0, 1f818 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   1f898:	mov	x0, x19
   1f89c:	mov	x1, x27
   1f8a0:	bl	1fbc4 <scols_init_debug@@SMARTCOLS_2.25+0xbff0>
   1f8a4:	cbnz	w0, 1f818 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   1f8a8:	b	1fba0 <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   1f8ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f8b0:	ldr	x8, [x8, #4016]
   1f8b4:	ldr	x28, [x8]
   1f8b8:	bl	7390 <getpid@plt>
   1f8bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f8c0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f8c4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f8c8:	mov	w2, w0
   1f8cc:	mov	x0, x28
   1f8d0:	add	x1, x1, #0x2eb
   1f8d4:	add	x3, x3, #0x910
   1f8d8:	add	x4, x4, #0x9e2
   1f8dc:	bl	7dc0 <fprintf@plt>
   1f8e0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f8e4:	add	x2, x27, #0x13
   1f8e8:	mov	x0, x20
   1f8ec:	add	x1, x1, #0xf44
   1f8f0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f8f4:	b	1f830 <scols_init_debug@@SMARTCOLS_2.25+0xbc5c>
   1f8f8:	ldrb	w8, [x25, #2792]
   1f8fc:	tbnz	w8, #3, 1fa8c <scols_init_debug@@SMARTCOLS_2.25+0xbeb8>
   1f900:	ldr	x2, [x20]
   1f904:	cbnz	x2, 1f928 <scols_init_debug@@SMARTCOLS_2.25+0xbd54>
   1f908:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f90c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f910:	add	x0, x0, #0xf67
   1f914:	add	x1, x1, #0x8d2
   1f918:	bl	73c0 <fopen@plt>
   1f91c:	mov	x2, x0
   1f920:	str	x0, [x20]
   1f924:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f928:	add	x0, sp, #0x88
   1f92c:	mov	w1, #0x2000                	// #8192
   1f930:	bl	7dd0 <fgets@plt>
   1f934:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f938:	adrp	x28, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f93c:	ldr	x28, [x28, #4016]
   1f940:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f944:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1f948:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f94c:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f950:	adrp	x27, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1f954:	add	x21, x21, #0xf78
   1f958:	add	x22, x22, #0x2eb
   1f95c:	add	x23, x23, #0x910
   1f960:	add	x24, x24, #0x9e2
   1f964:	add	x27, x27, #0xf8e
   1f968:	b	1f990 <scols_init_debug@@SMARTCOLS_2.25+0xbdbc>
   1f96c:	mov	x1, sp
   1f970:	mov	x0, x19
   1f974:	bl	1fbc4 <scols_init_debug@@SMARTCOLS_2.25+0xbff0>
   1f978:	cbz	w0, 1fba0 <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   1f97c:	ldr	x2, [x20]
   1f980:	add	x0, sp, #0x88
   1f984:	mov	w1, #0x2000                	// #8192
   1f988:	bl	7dd0 <fgets@plt>
   1f98c:	cbz	x0, 1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   1f990:	add	x0, sp, #0x88
   1f994:	add	x2, sp, #0x84
   1f998:	mov	x3, sp
   1f99c:	mov	x1, x21
   1f9a0:	bl	7b70 <__isoc99_sscanf@plt>
   1f9a4:	cmp	w0, #0x2
   1f9a8:	b.ne	1f97c <scols_init_debug@@SMARTCOLS_2.25+0xbda8>  // b.any
   1f9ac:	ldr	w8, [sp, #132]
   1f9b0:	cmp	w8, #0x7
   1f9b4:	b.ne	1f97c <scols_init_debug@@SMARTCOLS_2.25+0xbda8>  // b.any
   1f9b8:	ldrb	w8, [x25, #2792]
   1f9bc:	tbz	w8, #3, 1f96c <scols_init_debug@@SMARTCOLS_2.25+0xbd98>
   1f9c0:	ldr	x26, [x28]
   1f9c4:	bl	7390 <getpid@plt>
   1f9c8:	mov	w2, w0
   1f9cc:	mov	x0, x26
   1f9d0:	mov	x1, x22
   1f9d4:	mov	x3, x23
   1f9d8:	mov	x4, x24
   1f9dc:	bl	7dc0 <fprintf@plt>
   1f9e0:	mov	x2, sp
   1f9e4:	mov	x0, x20
   1f9e8:	mov	x1, x27
   1f9ec:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1f9f0:	b	1f96c <scols_init_debug@@SMARTCOLS_2.25+0xbd98>
   1f9f4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1f9f8:	ldr	x8, [x8, #4016]
   1f9fc:	ldr	x21, [x8]
   1fa00:	bl	7390 <getpid@plt>
   1fa04:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1fa08:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa0c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa10:	mov	w2, w0
   1fa14:	add	x1, x1, #0x2eb
   1fa18:	add	x3, x3, #0x910
   1fa1c:	add	x4, x4, #0x9e2
   1fa20:	mov	x0, x21
   1fa24:	bl	7dc0 <fprintf@plt>
   1fa28:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa2c:	add	x1, x1, #0x9f6
   1fa30:	mov	x0, x20
   1fa34:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fa38:	b	1f6d4 <scols_init_debug@@SMARTCOLS_2.25+0xbb00>
   1fa3c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fa40:	ldr	x8, [x8, #4016]
   1fa44:	ldr	x21, [x8]
   1fa48:	bl	7390 <getpid@plt>
   1fa4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1fa50:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa54:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa58:	mov	w2, w0
   1fa5c:	add	x1, x1, #0x2eb
   1fa60:	add	x3, x3, #0x910
   1fa64:	add	x4, x4, #0x9e2
   1fa68:	mov	x0, x21
   1fa6c:	bl	7dc0 <fprintf@plt>
   1fa70:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fa74:	add	x1, x1, #0xf30
   1fa78:	mov	x0, x20
   1fa7c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fa80:	ldr	x0, [x19, #408]
   1fa84:	cbnz	x0, 1f7d8 <scols_init_debug@@SMARTCOLS_2.25+0xbc04>
   1fa88:	b	1f7c4 <scols_init_debug@@SMARTCOLS_2.25+0xbbf0>
   1fa8c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fa90:	ldr	x8, [x8, #4016]
   1fa94:	ldr	x21, [x8]
   1fa98:	bl	7390 <getpid@plt>
   1fa9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1faa0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1faa4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1faa8:	mov	w2, w0
   1faac:	add	x1, x1, #0x2eb
   1fab0:	add	x3, x3, #0x910
   1fab4:	add	x4, x4, #0x9e2
   1fab8:	mov	x0, x21
   1fabc:	bl	7dc0 <fprintf@plt>
   1fac0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fac4:	add	x1, x1, #0xf62
   1fac8:	mov	x0, x20
   1facc:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fad0:	ldr	x2, [x20]
   1fad4:	cbnz	x2, 1f928 <scols_init_debug@@SMARTCOLS_2.25+0xbd54>
   1fad8:	b	1f908 <scols_init_debug@@SMARTCOLS_2.25+0xbd34>
   1fadc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fae0:	ldr	x8, [x8, #4016]
   1fae4:	ldr	x22, [x8]
   1fae8:	bl	7390 <getpid@plt>
   1faec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1faf0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1faf4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1faf8:	mov	w2, w0
   1fafc:	add	x1, x1, #0x2eb
   1fb00:	add	x3, x3, #0x910
   1fb04:	add	x4, x4, #0x9e2
   1fb08:	mov	x0, x22
   1fb0c:	bl	7dc0 <fprintf@plt>
   1fb10:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fb14:	add	x1, x1, #0xa0a
   1fb18:	mov	x0, x20
   1fb1c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fb20:	ldrb	w8, [x19, #152]
   1fb24:	tbz	w8, #7, 1f744 <scols_init_debug@@SMARTCOLS_2.25+0xbb70>
   1fb28:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fb2c:	add	x0, x0, #0x9e7
   1fb30:	mov	x1, x21
   1fb34:	mov	w2, wzr
   1fb38:	bl	1fd9c <scols_init_debug@@SMARTCOLS_2.25+0xc1c8>
   1fb3c:	mov	w8, #0xffffffff            	// #-1
   1fb40:	str	w0, [x19, #432]
   1fb44:	str	w8, [x19, #416]
   1fb48:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fb4c:	add	x20, x20, #0xda5
   1fb50:	ldrsw	x8, [x19, #416]
   1fb54:	ldr	w9, [x19, #432]
   1fb58:	add	x8, x8, #0x1
   1fb5c:	cmp	w8, w9
   1fb60:	str	w8, [x19, #416]
   1fb64:	b.ge	1fb94 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>  // b.tcont
   1fb68:	ldr	x9, [x19, #424]
   1fb6c:	add	x0, sp, #0x88
   1fb70:	mov	w1, #0x10                  	// #16
   1fb74:	mov	x2, x20
   1fb78:	ldr	w3, [x9, x8, lsl #2]
   1fb7c:	bl	7300 <snprintf@plt>
   1fb80:	add	x1, sp, #0x88
   1fb84:	mov	x0, x19
   1fb88:	bl	1fbc4 <scols_init_debug@@SMARTCOLS_2.25+0xbff0>
   1fb8c:	cbnz	w0, 1fb50 <scols_init_debug@@SMARTCOLS_2.25+0xbf7c>
   1fb90:	b	1fba0 <scols_init_debug@@SMARTCOLS_2.25+0xbfcc>
   1fb94:	mov	x0, x19
   1fb98:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   1fb9c:	mov	w0, #0x1                   	// #1
   1fba0:	add	sp, sp, #0x2, lsl #12
   1fba4:	add	sp, sp, #0x90
   1fba8:	ldp	x20, x19, [sp, #80]
   1fbac:	ldp	x22, x21, [sp, #64]
   1fbb0:	ldp	x24, x23, [sp, #48]
   1fbb4:	ldp	x26, x25, [sp, #32]
   1fbb8:	ldp	x28, x27, [sp, #16]
   1fbbc:	ldp	x29, x30, [sp], #96
   1fbc0:	ret
   1fbc4:	sub	sp, sp, #0xb0
   1fbc8:	stp	x29, x30, [sp, #128]
   1fbcc:	stp	x22, x21, [sp, #144]
   1fbd0:	stp	x20, x19, [sp, #160]
   1fbd4:	add	x29, sp, #0x80
   1fbd8:	mov	x19, x0
   1fbdc:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   1fbe0:	cbnz	w0, 1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xc0b4>
   1fbe4:	ldrb	w8, [x19, #448]
   1fbe8:	tst	w8, #0x3
   1fbec:	b.eq	1fc5c <scols_init_debug@@SMARTCOLS_2.25+0xc088>  // b.none
   1fbf0:	mov	x2, sp
   1fbf4:	mov	w0, wzr
   1fbf8:	mov	x1, x19
   1fbfc:	add	x20, x19, #0x190
   1fc00:	bl	7ce0 <__xstat@plt>
   1fc04:	cbnz	w0, 1fc64 <scols_init_debug@@SMARTCOLS_2.25+0xc090>
   1fc08:	ldr	w8, [sp, #16]
   1fc0c:	and	w8, w8, #0xf000
   1fc10:	cmp	w8, #0x6, lsl #12
   1fc14:	b.ne	1fc64 <scols_init_debug@@SMARTCOLS_2.25+0xc090>  // b.any
   1fc18:	ldr	x8, [sp, #32]
   1fc1c:	lsr	x9, x8, #32
   1fc20:	and	x9, x9, #0xfffff000
   1fc24:	bfxil	x9, x8, #8, #12
   1fc28:	cmp	x9, #0x7
   1fc2c:	b.ne	1fc64 <scols_init_debug@@SMARTCOLS_2.25+0xc090>  // b.any
   1fc30:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1fc34:	ldrb	w8, [x22, #2792]
   1fc38:	tbnz	w8, #3, 1fd04 <scols_init_debug@@SMARTCOLS_2.25+0xc130>
   1fc3c:	mov	x0, x19
   1fc40:	mov	x1, xzr
   1fc44:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   1fc48:	ldr	w8, [x19, #448]
   1fc4c:	cbnz	w0, 1fc54 <scols_init_debug@@SMARTCOLS_2.25+0xc080>
   1fc50:	tbnz	w8, #1, 1fc5c <scols_init_debug@@SMARTCOLS_2.25+0xc088>
   1fc54:	cbz	w0, 1fce8 <scols_init_debug@@SMARTCOLS_2.25+0xc114>
   1fc58:	tbz	w8, #0, 1fce8 <scols_init_debug@@SMARTCOLS_2.25+0xc114>
   1fc5c:	mov	w0, wzr
   1fc60:	b	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xc0b4>
   1fc64:	bl	7ca0 <__errno_location@plt>
   1fc68:	mov	w8, #0x13                  	// #19
   1fc6c:	str	w8, [x0]
   1fc70:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1fc74:	ldrb	w8, [x8, #2792]
   1fc78:	mov	x21, x0
   1fc7c:	tbnz	w8, #3, 1fc9c <scols_init_debug@@SMARTCOLS_2.25+0xc0c8>
   1fc80:	ldr	w8, [x21]
   1fc84:	neg	w0, w8
   1fc88:	ldp	x20, x19, [sp, #160]
   1fc8c:	ldp	x22, x21, [sp, #144]
   1fc90:	ldp	x29, x30, [sp, #128]
   1fc94:	add	sp, sp, #0xb0
   1fc98:	ret
   1fc9c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fca0:	ldr	x8, [x8, #4016]
   1fca4:	ldr	x22, [x8]
   1fca8:	bl	7390 <getpid@plt>
   1fcac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1fcb0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fcb4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fcb8:	mov	w2, w0
   1fcbc:	add	x1, x1, #0x2eb
   1fcc0:	add	x3, x3, #0x910
   1fcc4:	add	x4, x4, #0x9e2
   1fcc8:	mov	x0, x22
   1fccc:	bl	7dc0 <fprintf@plt>
   1fcd0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fcd4:	add	x1, x1, #0xf9a
   1fcd8:	mov	x0, x20
   1fcdc:	mov	x2, x19
   1fce0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fce4:	b	1fc80 <scols_init_debug@@SMARTCOLS_2.25+0xc0ac>
   1fce8:	ldrb	w8, [x22, #2792]
   1fcec:	tbnz	w8, #3, 1fd50 <scols_init_debug@@SMARTCOLS_2.25+0xc17c>
   1fcf0:	mov	x0, x19
   1fcf4:	mov	x1, xzr
   1fcf8:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   1fcfc:	mov	w0, #0x1                   	// #1
   1fd00:	b	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xc0b4>
   1fd04:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fd08:	ldr	x8, [x8, #4016]
   1fd0c:	ldr	x21, [x8]
   1fd10:	bl	7390 <getpid@plt>
   1fd14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1fd18:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd1c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd20:	mov	w2, w0
   1fd24:	add	x1, x1, #0x2eb
   1fd28:	add	x3, x3, #0x910
   1fd2c:	add	x4, x4, #0x9e2
   1fd30:	mov	x0, x21
   1fd34:	bl	7dc0 <fprintf@plt>
   1fd38:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd3c:	add	x1, x1, #0xfac
   1fd40:	mov	x0, x20
   1fd44:	mov	x2, x19
   1fd48:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fd4c:	b	1fc3c <scols_init_debug@@SMARTCOLS_2.25+0xc068>
   1fd50:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1fd54:	ldr	x8, [x8, #4016]
   1fd58:	ldr	x21, [x8]
   1fd5c:	bl	7390 <getpid@plt>
   1fd60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1fd64:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd68:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd6c:	mov	w2, w0
   1fd70:	add	x1, x1, #0x2eb
   1fd74:	add	x3, x3, #0x910
   1fd78:	add	x4, x4, #0x9e2
   1fd7c:	mov	x0, x21
   1fd80:	bl	7dc0 <fprintf@plt>
   1fd84:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fd88:	add	x1, x1, #0xfb5
   1fd8c:	mov	x0, x20
   1fd90:	mov	x2, x19
   1fd94:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1fd98:	b	1fcf0 <scols_init_debug@@SMARTCOLS_2.25+0xc11c>
   1fd9c:	sub	sp, sp, #0x80
   1fda0:	stp	x22, x21, [sp, #96]
   1fda4:	mov	w22, wzr
   1fda8:	stp	x29, x30, [sp, #32]
   1fdac:	stp	x28, x27, [sp, #48]
   1fdb0:	stp	x26, x25, [sp, #64]
   1fdb4:	stp	x24, x23, [sp, #80]
   1fdb8:	stp	x20, x19, [sp, #112]
   1fdbc:	add	x29, sp, #0x20
   1fdc0:	cbz	x0, 20018 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   1fdc4:	mov	x19, x1
   1fdc8:	cbz	x1, 20018 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   1fdcc:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   1fdd0:	ldrb	w8, [x8, #2792]
   1fdd4:	mov	w21, w2
   1fdd8:	mov	x20, x0
   1fddc:	tbnz	w8, #3, 1ffcc <scols_init_debug@@SMARTCOLS_2.25+0xc3f8>
   1fde0:	mov	x0, x20
   1fde4:	bl	7220 <opendir@plt>
   1fde8:	cbz	x0, 20014 <scols_init_debug@@SMARTCOLS_2.25+0xc440>
   1fdec:	mov	x20, x0
   1fdf0:	ldr	x0, [x19]
   1fdf4:	bl	7850 <free@plt>
   1fdf8:	mov	x0, x20
   1fdfc:	str	xzr, [x19]
   1fe00:	bl	7610 <readdir@plt>
   1fe04:	cbz	x0, 1ffbc <scols_init_debug@@SMARTCOLS_2.25+0xc3e8>
   1fe08:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fe0c:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fe10:	mov	w27, wzr
   1fe14:	mov	w22, wzr
   1fe18:	mov	w28, #0x1                   	// #1
   1fe1c:	mov	w25, #0x441                 	// #1089
   1fe20:	add	x23, x23, #0x18f
   1fe24:	add	x24, x24, #0x18e
   1fe28:	str	x27, [sp, #8]
   1fe2c:	cbnz	w21, 1fe40 <scols_init_debug@@SMARTCOLS_2.25+0xc26c>
   1fe30:	b	1feec <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1fe34:	mov	x0, x20
   1fe38:	bl	7610 <readdir@plt>
   1fe3c:	cbz	x0, 1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xc3c4>
   1fe40:	ldrb	w8, [x0, #18]
   1fe44:	cmp	w8, #0xa
   1fe48:	b.hi	1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>  // b.pmore
   1fe4c:	lsl	w8, w28, w8
   1fe50:	tst	w8, w25
   1fe54:	b.eq	1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>  // b.none
   1fe58:	add	x26, x0, #0x13
   1fe5c:	mov	x0, x26
   1fe60:	mov	x1, x23
   1fe64:	bl	77c0 <strcmp@plt>
   1fe68:	cbz	w0, 1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>
   1fe6c:	mov	x0, x26
   1fe70:	mov	x1, x24
   1fe74:	bl	77c0 <strcmp@plt>
   1fe78:	cbz	w0, 1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>
   1fe7c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1fe80:	sub	x2, x29, #0x4
   1fe84:	mov	x0, x26
   1fe88:	add	x1, x1, #0xfda
   1fe8c:	bl	7b70 <__isoc99_sscanf@plt>
   1fe90:	cmp	w0, #0x1
   1fe94:	b.ne	1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>  // b.any
   1fe98:	ldur	w8, [x29, #-4]
   1fe9c:	cmp	w8, #0x8
   1fea0:	b.cc	1fe34 <scols_init_debug@@SMARTCOLS_2.25+0xc260>  // b.lo, b.ul, b.last
   1fea4:	ldr	x8, [sp, #8]
   1fea8:	add	w26, w22, #0x1
   1feac:	cmp	w26, w8
   1feb0:	b.ls	1ff74 <scols_init_debug@@SMARTCOLS_2.25+0xc3a0>  // b.plast
   1feb4:	ldr	x0, [x19]
   1feb8:	add	w8, w8, #0x1
   1febc:	lsl	x1, x8, #2
   1fec0:	mov	x27, x8
   1fec4:	bl	7620 <realloc@plt>
   1fec8:	cbz	x0, 2003c <scols_init_debug@@SMARTCOLS_2.25+0xc468>
   1fecc:	str	x0, [x19]
   1fed0:	mov	x8, x27
   1fed4:	b	1ff78 <scols_init_debug@@SMARTCOLS_2.25+0xc3a4>
   1fed8:	ldr	w8, [x27]
   1fedc:	cbz	w8, 1ff68 <scols_init_debug@@SMARTCOLS_2.25+0xc394>
   1fee0:	mov	x0, x20
   1fee4:	bl	7610 <readdir@plt>
   1fee8:	cbz	x0, 1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xc3c4>
   1feec:	ldrb	w8, [x0, #18]
   1fef0:	cmp	w8, #0xa
   1fef4:	b.hi	1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>  // b.pmore
   1fef8:	lsl	w8, w28, w8
   1fefc:	tst	w8, w25
   1ff00:	b.eq	1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>  // b.none
   1ff04:	add	x26, x0, #0x13
   1ff08:	mov	x0, x26
   1ff0c:	mov	x1, x23
   1ff10:	bl	77c0 <strcmp@plt>
   1ff14:	cbz	w0, 1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>
   1ff18:	mov	x0, x26
   1ff1c:	mov	x1, x24
   1ff20:	bl	77c0 <strcmp@plt>
   1ff24:	cbz	w0, 1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>
   1ff28:	str	xzr, [sp, #16]
   1ff2c:	bl	7ca0 <__errno_location@plt>
   1ff30:	mov	x27, x0
   1ff34:	str	wzr, [x0]
   1ff38:	add	x1, sp, #0x10
   1ff3c:	mov	w2, #0xa                   	// #10
   1ff40:	mov	x0, x26
   1ff44:	bl	7810 <strtol@plt>
   1ff48:	ldr	x8, [sp, #16]
   1ff4c:	stur	w0, [x29, #-4]
   1ff50:	cmp	x26, x8
   1ff54:	b.eq	1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>  // b.none
   1ff58:	cbz	x8, 1fed8 <scols_init_debug@@SMARTCOLS_2.25+0xc304>
   1ff5c:	ldrb	w8, [x8]
   1ff60:	cbnz	w8, 1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>
   1ff64:	b	1fed8 <scols_init_debug@@SMARTCOLS_2.25+0xc304>
   1ff68:	cmp	w0, #0x8
   1ff6c:	b.cc	1fee0 <scols_init_debug@@SMARTCOLS_2.25+0xc30c>  // b.lo, b.ul, b.last
   1ff70:	b	1fea4 <scols_init_debug@@SMARTCOLS_2.25+0xc2d0>
   1ff74:	ldr	x0, [x19]
   1ff78:	mov	x27, x8
   1ff7c:	cbz	x0, 1ff8c <scols_init_debug@@SMARTCOLS_2.25+0xc3b8>
   1ff80:	ldur	w8, [x29, #-4]
   1ff84:	str	w8, [x0, w22, uxtw #2]
   1ff88:	mov	w22, w26
   1ff8c:	mov	x0, x20
   1ff90:	bl	7610 <readdir@plt>
   1ff94:	cbnz	x0, 1fe28 <scols_init_debug@@SMARTCOLS_2.25+0xc254>
   1ff98:	cbz	w22, 1ffc0 <scols_init_debug@@SMARTCOLS_2.25+0xc3ec>
   1ff9c:	ldr	x0, [x19]
   1ffa0:	cbz	x0, 1ffc0 <scols_init_debug@@SMARTCOLS_2.25+0xc3ec>
   1ffa4:	adrp	x3, 23000 <scols_init_debug@@SMARTCOLS_2.25+0xf42c>
   1ffa8:	mov	w1, w22
   1ffac:	add	x3, x3, #0x798
   1ffb0:	mov	w2, #0x4                   	// #4
   1ffb4:	bl	7270 <qsort@plt>
   1ffb8:	b	1ffc0 <scols_init_debug@@SMARTCOLS_2.25+0xc3ec>
   1ffbc:	mov	w22, wzr
   1ffc0:	mov	x0, x20
   1ffc4:	bl	7660 <closedir@plt>
   1ffc8:	b	20018 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   1ffcc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   1ffd0:	ldr	x8, [x8, #4016]
   1ffd4:	ldr	x22, [x8]
   1ffd8:	bl	7390 <getpid@plt>
   1ffdc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   1ffe0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ffe4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   1ffe8:	mov	w2, w0
   1ffec:	add	x1, x1, #0x2eb
   1fff0:	add	x3, x3, #0x910
   1fff4:	add	x4, x4, #0x9e2
   1fff8:	mov	x0, x22
   1fffc:	bl	7dc0 <fprintf@plt>
   20000:	mov	x1, x20
   20004:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xfb30>
   20008:	mov	x0, x20
   2000c:	bl	7220 <opendir@plt>
   20010:	cbnz	x0, 1fdec <scols_init_debug@@SMARTCOLS_2.25+0xc218>
   20014:	mov	w22, wzr
   20018:	mov	w0, w22
   2001c:	ldp	x20, x19, [sp, #112]
   20020:	ldp	x22, x21, [sp, #96]
   20024:	ldp	x24, x23, [sp, #80]
   20028:	ldp	x26, x25, [sp, #64]
   2002c:	ldp	x28, x27, [sp, #48]
   20030:	ldp	x29, x30, [sp, #32]
   20034:	add	sp, sp, #0x80
   20038:	ret
   2003c:	ldr	x0, [x19]
   20040:	bl	7850 <free@plt>
   20044:	mov	x0, x20
   20048:	str	xzr, [x19]
   2004c:	bl	7660 <closedir@plt>
   20050:	mov	w22, #0xffffffff            	// #-1
   20054:	b	20018 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   20058:	sub	sp, sp, #0x90
   2005c:	stp	x29, x30, [sp, #128]
   20060:	add	x29, sp, #0x80
   20064:	cbz	x0, 200b4 <scols_init_debug@@SMARTCOLS_2.25+0xc4e0>
   20068:	mov	x1, x0
   2006c:	mov	x2, sp
   20070:	mov	w0, wzr
   20074:	bl	7ce0 <__xstat@plt>
   20078:	cbnz	w0, 200b4 <scols_init_debug@@SMARTCOLS_2.25+0xc4e0>
   2007c:	ldr	w8, [sp, #16]
   20080:	and	w8, w8, #0xf000
   20084:	cmp	w8, #0x6, lsl #12
   20088:	b.ne	200b4 <scols_init_debug@@SMARTCOLS_2.25+0xc4e0>  // b.any
   2008c:	ldr	x8, [sp, #32]
   20090:	lsr	x9, x8, #32
   20094:	and	x9, x9, #0xfffff000
   20098:	bfxil	x9, x8, #8, #12
   2009c:	cmp	x9, #0x7
   200a0:	b.ne	200b4 <scols_init_debug@@SMARTCOLS_2.25+0xc4e0>  // b.any
   200a4:	mov	w0, #0x1                   	// #1
   200a8:	ldp	x29, x30, [sp, #128]
   200ac:	add	sp, sp, #0x90
   200b0:	ret
   200b4:	bl	7ca0 <__errno_location@plt>
   200b8:	mov	x8, x0
   200bc:	mov	w0, wzr
   200c0:	mov	w9, #0x13                  	// #19
   200c4:	str	w9, [x8]
   200c8:	ldp	x29, x30, [sp, #128]
   200cc:	add	sp, sp, #0x90
   200d0:	ret
   200d4:	stp	x29, x30, [sp, #-48]!
   200d8:	str	x21, [sp, #16]
   200dc:	stp	x20, x19, [sp, #32]
   200e0:	mov	x29, sp
   200e4:	cbz	x0, 20174 <scols_init_debug@@SMARTCOLS_2.25+0xc5a0>
   200e8:	ldrb	w8, [x0, #156]
   200ec:	mov	x19, x0
   200f0:	tbnz	w8, #2, 20174 <scols_init_debug@@SMARTCOLS_2.25+0xc5a0>
   200f4:	bl	7ca0 <__errno_location@plt>
   200f8:	str	wzr, [x0]
   200fc:	ldrb	w8, [x19, #156]
   20100:	tbnz	w8, #0, 20198 <scols_init_debug@@SMARTCOLS_2.25+0xc5c4>
   20104:	ldrb	w8, [x19]
   20108:	cbz	w8, 2016c <scols_init_debug@@SMARTCOLS_2.25+0xc598>
   2010c:	ldr	w0, [x19, #136]
   20110:	tbz	w0, #31, 20140 <scols_init_debug@@SMARTCOLS_2.25+0xc56c>
   20114:	ldr	w8, [x19, #152]
   20118:	mov	x0, x19
   2011c:	and	w8, w8, #0x2
   20120:	orr	w1, w8, #0x80000
   20124:	str	w8, [x19, #140]
   20128:	bl	7460 <open@plt>
   2012c:	str	w0, [x19, #136]
   20130:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20134:	ldrb	w8, [x8, #2792]
   20138:	tbnz	w8, #2, 20248 <scols_init_debug@@SMARTCOLS_2.25+0xc674>
   2013c:	tbnz	w0, #31, 2016c <scols_init_debug@@SMARTCOLS_2.25+0xc598>
   20140:	add	x20, x19, #0xa8
   20144:	mov	w1, #0x4c05                	// #19461
   20148:	mov	x2, x20
   2014c:	bl	7e00 <ioctl@plt>
   20150:	ldrb	w8, [x19, #156]
   20154:	cbz	w0, 201a0 <scols_init_debug@@SMARTCOLS_2.25+0xc5cc>
   20158:	orr	w8, w8, #0x4
   2015c:	strb	w8, [x19, #156]
   20160:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20164:	ldrb	w8, [x8, #2792]
   20168:	tbnz	w8, #2, 20200 <scols_init_debug@@SMARTCOLS_2.25+0xc62c>
   2016c:	mov	x20, xzr
   20170:	b	20184 <scols_init_debug@@SMARTCOLS_2.25+0xc5b0>
   20174:	bl	7ca0 <__errno_location@plt>
   20178:	mov	w8, #0x16                  	// #22
   2017c:	mov	x20, xzr
   20180:	str	w8, [x0]
   20184:	mov	x0, x20
   20188:	ldp	x20, x19, [sp, #32]
   2018c:	ldr	x21, [sp, #16]
   20190:	ldp	x29, x30, [sp], #48
   20194:	ret
   20198:	add	x20, x19, #0xa8
   2019c:	b	20184 <scols_init_debug@@SMARTCOLS_2.25+0xc5b0>
   201a0:	and	w8, w8, #0xfffffffb
   201a4:	orr	w8, w8, #0x1
   201a8:	strb	w8, [x19, #156]
   201ac:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   201b0:	ldrb	w8, [x8, #2792]
   201b4:	tbz	w8, #2, 20184 <scols_init_debug@@SMARTCOLS_2.25+0xc5b0>
   201b8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   201bc:	ldr	x8, [x8, #4016]
   201c0:	ldr	x21, [x8]
   201c4:	bl	7390 <getpid@plt>
   201c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   201cc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   201d0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   201d4:	mov	w2, w0
   201d8:	add	x1, x1, #0x2eb
   201dc:	add	x3, x3, #0x910
   201e0:	add	x4, x4, #0x918
   201e4:	mov	x0, x21
   201e8:	bl	7dc0 <fprintf@plt>
   201ec:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   201f0:	add	x1, x1, #0xa1e
   201f4:	mov	x0, x19
   201f8:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   201fc:	b	20184 <scols_init_debug@@SMARTCOLS_2.25+0xc5b0>
   20200:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20204:	ldr	x8, [x8, #4016]
   20208:	ldr	x20, [x8]
   2020c:	bl	7390 <getpid@plt>
   20210:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20214:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20218:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2021c:	mov	w2, w0
   20220:	add	x1, x1, #0x2eb
   20224:	add	x3, x3, #0x910
   20228:	add	x4, x4, #0x918
   2022c:	mov	x0, x20
   20230:	bl	7dc0 <fprintf@plt>
   20234:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20238:	add	x1, x1, #0xa35
   2023c:	mov	x0, x19
   20240:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20244:	b	2016c <scols_init_debug@@SMARTCOLS_2.25+0xc598>
   20248:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2024c:	ldr	x8, [x8, #4016]
   20250:	ldr	x20, [x8]
   20254:	bl	7390 <getpid@plt>
   20258:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2025c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20260:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20264:	mov	w2, w0
   20268:	add	x1, x1, #0x2eb
   2026c:	add	x3, x3, #0x910
   20270:	add	x4, x4, #0x918
   20274:	mov	x0, x20
   20278:	bl	7dc0 <fprintf@plt>
   2027c:	ldr	w8, [x19, #152]
   20280:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20284:	adrp	x10, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20288:	add	x9, x9, #0x9df
   2028c:	add	x10, x10, #0x1c5
   20290:	tst	w8, #0x2
   20294:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20298:	csel	x3, x10, x9, eq  // eq = none
   2029c:	add	x1, x1, #0x9ce
   202a0:	mov	x0, x19
   202a4:	mov	x2, x19
   202a8:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   202ac:	ldr	w0, [x19, #136]
   202b0:	tbz	w0, #31, 20140 <scols_init_debug@@SMARTCOLS_2.25+0xc56c>
   202b4:	b	2016c <scols_init_debug@@SMARTCOLS_2.25+0xc598>
   202b8:	sub	sp, sp, #0x30
   202bc:	stp	x29, x30, [sp, #16]
   202c0:	stp	x20, x19, [sp, #32]
   202c4:	add	x29, sp, #0x10
   202c8:	mov	x19, x0
   202cc:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   202d0:	str	xzr, [sp, #8]
   202d4:	cbz	x0, 202f0 <scols_init_debug@@SMARTCOLS_2.25+0xc71c>
   202d8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   202dc:	add	x2, x2, #0xf50
   202e0:	add	x1, sp, #0x8
   202e4:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12634>
   202e8:	ldr	x8, [sp, #8]
   202ec:	cbnz	x8, 2031c <scols_init_debug@@SMARTCOLS_2.25+0xc748>
   202f0:	ldrb	w8, [x19, #152]
   202f4:	tbnz	w8, #6, 2031c <scols_init_debug@@SMARTCOLS_2.25+0xc748>
   202f8:	mov	x0, x19
   202fc:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20300:	cbz	x0, 2031c <scols_init_debug@@SMARTCOLS_2.25+0xc748>
   20304:	add	x8, x0, #0x38
   20308:	mov	w9, #0x2a                  	// #42
   2030c:	strh	w9, [x0, #118]
   20310:	mov	x0, x8
   20314:	bl	7650 <strdup@plt>
   20318:	str	x0, [sp, #8]
   2031c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20320:	ldrb	w8, [x8, #2792]
   20324:	tbnz	w8, #2, 2033c <scols_init_debug@@SMARTCOLS_2.25+0xc768>
   20328:	ldr	x0, [sp, #8]
   2032c:	ldp	x20, x19, [sp, #32]
   20330:	ldp	x29, x30, [sp, #16]
   20334:	add	sp, sp, #0x30
   20338:	ret
   2033c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20340:	ldr	x8, [x8, #4016]
   20344:	ldr	x20, [x8]
   20348:	bl	7390 <getpid@plt>
   2034c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20350:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20354:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20358:	mov	w2, w0
   2035c:	add	x1, x1, #0x2eb
   20360:	add	x3, x3, #0x910
   20364:	add	x4, x4, #0x918
   20368:	mov	x0, x20
   2036c:	bl	7dc0 <fprintf@plt>
   20370:	ldr	x2, [sp, #8]
   20374:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20378:	add	x1, x1, #0xa50
   2037c:	mov	x0, x19
   20380:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20384:	b	20328 <scols_init_debug@@SMARTCOLS_2.25+0xc754>
   20388:	stp	x29, x30, [sp, #-32]!
   2038c:	stp	x20, x19, [sp, #16]
   20390:	mov	x29, sp
   20394:	cbz	x0, 203b4 <scols_init_debug@@SMARTCOLS_2.25+0xc7e0>
   20398:	ldrb	w8, [x0]
   2039c:	mov	x19, x0
   203a0:	cbz	w8, 2044c <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   203a4:	ldrb	w8, [x19, #152]
   203a8:	tbnz	w8, #5, 2044c <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   203ac:	ldr	x0, [x19, #160]
   203b0:	cbz	x0, 203c0 <scols_init_debug@@SMARTCOLS_2.25+0xc7ec>
   203b4:	ldp	x20, x19, [sp, #16]
   203b8:	ldp	x29, x30, [sp], #32
   203bc:	ret
   203c0:	mov	x0, x19
   203c4:	bl	29d84 <scols_init_debug@@SMARTCOLS_2.25+0x161b0>
   203c8:	cbz	x0, 20440 <scols_init_debug@@SMARTCOLS_2.25+0xc86c>
   203cc:	mov	x1, xzr
   203d0:	mov	x2, xzr
   203d4:	bl	28164 <scols_init_debug@@SMARTCOLS_2.25+0x14590>
   203d8:	str	x0, [x19, #160]
   203dc:	cbnz	x0, 203b4 <scols_init_debug@@SMARTCOLS_2.25+0xc7e0>
   203e0:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   203e4:	ldrb	w8, [x8, #2792]
   203e8:	tbz	w8, #2, 2044c <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   203ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   203f0:	ldr	x8, [x8, #4016]
   203f4:	ldr	x20, [x8]
   203f8:	bl	7390 <getpid@plt>
   203fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20400:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20404:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20408:	mov	w2, w0
   2040c:	add	x1, x1, #0x2eb
   20410:	add	x3, x3, #0x910
   20414:	add	x4, x4, #0x918
   20418:	mov	x0, x20
   2041c:	bl	7dc0 <fprintf@plt>
   20420:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   20424:	add	x1, x1, #0x0
   20428:	mov	x0, x19
   2042c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20430:	ldr	x0, [x19, #160]
   20434:	ldp	x20, x19, [sp, #16]
   20438:	ldp	x29, x30, [sp], #32
   2043c:	ret
   20440:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20444:	ldrb	w8, [x8, #2792]
   20448:	tbnz	w8, #2, 2045c <scols_init_debug@@SMARTCOLS_2.25+0xc888>
   2044c:	mov	x0, xzr
   20450:	ldp	x20, x19, [sp, #16]
   20454:	ldp	x29, x30, [sp], #32
   20458:	ret
   2045c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20460:	ldr	x8, [x8, #4016]
   20464:	ldr	x20, [x8]
   20468:	bl	7390 <getpid@plt>
   2046c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20470:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20474:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20478:	mov	w2, w0
   2047c:	add	x1, x1, #0x2eb
   20480:	add	x3, x3, #0x910
   20484:	add	x4, x4, #0x918
   20488:	mov	x0, x20
   2048c:	bl	7dc0 <fprintf@plt>
   20490:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20494:	add	x1, x1, #0xfe1
   20498:	mov	x0, x19
   2049c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   204a0:	mov	x0, xzr
   204a4:	ldp	x20, x19, [sp, #16]
   204a8:	ldp	x29, x30, [sp], #32
   204ac:	ret
   204b0:	stp	x29, x30, [sp, #-48]!
   204b4:	str	x21, [sp, #16]
   204b8:	stp	x20, x19, [sp, #32]
   204bc:	mov	x29, sp
   204c0:	mov	x21, x1
   204c4:	mov	x19, x0
   204c8:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   204cc:	cbz	x0, 204f4 <scols_init_debug@@SMARTCOLS_2.25+0xc920>
   204d0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   204d4:	add	x2, x2, #0xa66
   204d8:	mov	x1, x21
   204dc:	bl	2697c <scols_init_debug@@SMARTCOLS_2.25+0x12da8>
   204e0:	mov	w20, w0
   204e4:	cbz	w0, 2051c <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   204e8:	ldrb	w8, [x19, #152]
   204ec:	tbz	w8, #6, 20500 <scols_init_debug@@SMARTCOLS_2.25+0xc92c>
   204f0:	b	2051c <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   204f4:	mov	w20, #0xffffffea            	// #-22
   204f8:	ldrb	w8, [x19, #152]
   204fc:	tbnz	w8, #6, 2051c <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   20500:	mov	x0, x19
   20504:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20508:	cbz	x0, 2053c <scols_init_debug@@SMARTCOLS_2.25+0xc968>
   2050c:	mov	w20, wzr
   20510:	cbz	x21, 2051c <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   20514:	ldr	x8, [x0, #24]
   20518:	str	x8, [x21]
   2051c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20520:	ldrb	w8, [x8, #2792]
   20524:	tbnz	w8, #2, 20554 <scols_init_debug@@SMARTCOLS_2.25+0xc980>
   20528:	mov	w0, w20
   2052c:	ldp	x20, x19, [sp, #32]
   20530:	ldr	x21, [sp, #16]
   20534:	ldp	x29, x30, [sp], #48
   20538:	ret
   2053c:	bl	7ca0 <__errno_location@plt>
   20540:	ldr	w8, [x0]
   20544:	neg	w20, w8
   20548:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2054c:	ldrb	w8, [x8, #2792]
   20550:	tbz	w8, #2, 20528 <scols_init_debug@@SMARTCOLS_2.25+0xc954>
   20554:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20558:	ldr	x8, [x8, #4016]
   2055c:	ldr	x21, [x8]
   20560:	bl	7390 <getpid@plt>
   20564:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20568:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2056c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20570:	mov	w2, w0
   20574:	add	x1, x1, #0x2eb
   20578:	add	x3, x3, #0x910
   2057c:	add	x4, x4, #0x918
   20580:	mov	x0, x21
   20584:	bl	7dc0 <fprintf@plt>
   20588:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2058c:	add	x1, x1, #0xa72
   20590:	mov	x0, x19
   20594:	mov	w2, w20
   20598:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2059c:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0xc954>
   205a0:	sub	sp, sp, #0x30
   205a4:	stp	x29, x30, [sp, #16]
   205a8:	stp	x20, x19, [sp, #32]
   205ac:	add	x29, sp, #0x10
   205b0:	mov	x20, x1
   205b4:	mov	x19, x0
   205b8:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   205bc:	cbz	x0, 205d4 <scols_init_debug@@SMARTCOLS_2.25+0xca00>
   205c0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   205c4:	add	x2, x2, #0xa85
   205c8:	mov	x1, x20
   205cc:	bl	2697c <scols_init_debug@@SMARTCOLS_2.25+0x12da8>
   205d0:	cbz	w0, 2061c <scols_init_debug@@SMARTCOLS_2.25+0xca48>
   205d4:	mov	x0, x19
   205d8:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   205dc:	stur	wzr, [x29, #-4]
   205e0:	tbnz	w0, #31, 20600 <scols_init_debug@@SMARTCOLS_2.25+0xca2c>
   205e4:	sub	x1, x29, #0x4
   205e8:	bl	14384 <scols_init_debug@@SMARTCOLS_2.25+0x7b0>
   205ec:	cbz	w0, 20614 <scols_init_debug@@SMARTCOLS_2.25+0xca40>
   205f0:	ldp	x20, x19, [sp, #32]
   205f4:	ldp	x29, x30, [sp, #16]
   205f8:	add	sp, sp, #0x30
   205fc:	ret
   20600:	mov	w0, #0xffffffea            	// #-22
   20604:	ldp	x20, x19, [sp, #32]
   20608:	ldp	x29, x30, [sp, #16]
   2060c:	add	sp, sp, #0x30
   20610:	ret
   20614:	ldursw	x8, [x29, #-4]
   20618:	str	x8, [x20]
   2061c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20620:	ldrb	w8, [x8, #2792]
   20624:	tbnz	w8, #2, 2063c <scols_init_debug@@SMARTCOLS_2.25+0xca68>
   20628:	mov	w0, wzr
   2062c:	ldp	x20, x19, [sp, #32]
   20630:	ldp	x29, x30, [sp, #16]
   20634:	add	sp, sp, #0x30
   20638:	ret
   2063c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20640:	ldr	x8, [x8, #4016]
   20644:	ldr	x20, [x8]
   20648:	bl	7390 <getpid@plt>
   2064c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20650:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20654:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20658:	mov	w2, w0
   2065c:	add	x1, x1, #0x2eb
   20660:	add	x3, x3, #0x910
   20664:	add	x4, x4, #0x918
   20668:	mov	x0, x20
   2066c:	bl	7dc0 <fprintf@plt>
   20670:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20674:	add	x1, x1, #0xa9e
   20678:	mov	x0, x19
   2067c:	mov	w2, wzr
   20680:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20684:	b	20628 <scols_init_debug@@SMARTCOLS_2.25+0xca54>
   20688:	stp	x29, x30, [sp, #-48]!
   2068c:	str	x21, [sp, #16]
   20690:	stp	x20, x19, [sp, #32]
   20694:	mov	x29, sp
   20698:	mov	x21, x1
   2069c:	mov	x19, x0
   206a0:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   206a4:	cbz	x0, 206cc <scols_init_debug@@SMARTCOLS_2.25+0xcaf8>
   206a8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   206ac:	add	x2, x2, #0xab4
   206b0:	mov	x1, x21
   206b4:	bl	2697c <scols_init_debug@@SMARTCOLS_2.25+0x12da8>
   206b8:	mov	w20, w0
   206bc:	cbz	w0, 206f4 <scols_init_debug@@SMARTCOLS_2.25+0xcb20>
   206c0:	ldrb	w8, [x19, #152]
   206c4:	tbz	w8, #6, 206d8 <scols_init_debug@@SMARTCOLS_2.25+0xcb04>
   206c8:	b	206f4 <scols_init_debug@@SMARTCOLS_2.25+0xcb20>
   206cc:	mov	w20, #0xffffffea            	// #-22
   206d0:	ldrb	w8, [x19, #152]
   206d4:	tbnz	w8, #6, 206f4 <scols_init_debug@@SMARTCOLS_2.25+0xcb20>
   206d8:	mov	x0, x19
   206dc:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   206e0:	cbz	x0, 20714 <scols_init_debug@@SMARTCOLS_2.25+0xcb40>
   206e4:	mov	w20, wzr
   206e8:	cbz	x21, 206f4 <scols_init_debug@@SMARTCOLS_2.25+0xcb20>
   206ec:	ldr	x8, [x0, #32]
   206f0:	str	x8, [x21]
   206f4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   206f8:	ldrb	w8, [x8, #2792]
   206fc:	tbnz	w8, #2, 2072c <scols_init_debug@@SMARTCOLS_2.25+0xcb58>
   20700:	mov	w0, w20
   20704:	ldp	x20, x19, [sp, #32]
   20708:	ldr	x21, [sp, #16]
   2070c:	ldp	x29, x30, [sp], #48
   20710:	ret
   20714:	bl	7ca0 <__errno_location@plt>
   20718:	ldr	w8, [x0]
   2071c:	neg	w20, w8
   20720:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20724:	ldrb	w8, [x8, #2792]
   20728:	tbz	w8, #2, 20700 <scols_init_debug@@SMARTCOLS_2.25+0xcb2c>
   2072c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20730:	ldr	x8, [x8, #4016]
   20734:	ldr	x21, [x8]
   20738:	bl	7390 <getpid@plt>
   2073c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20740:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20744:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20748:	mov	w2, w0
   2074c:	add	x1, x1, #0x2eb
   20750:	add	x3, x3, #0x910
   20754:	add	x4, x4, #0x918
   20758:	mov	x0, x21
   2075c:	bl	7dc0 <fprintf@plt>
   20760:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20764:	add	x1, x1, #0xac3
   20768:	mov	x0, x19
   2076c:	mov	w2, w20
   20770:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20774:	b	20700 <scols_init_debug@@SMARTCOLS_2.25+0xcb2c>
   20778:	stp	x29, x30, [sp, #-48]!
   2077c:	str	x21, [sp, #16]
   20780:	stp	x20, x19, [sp, #32]
   20784:	mov	x29, sp
   20788:	mov	x21, x1
   2078c:	mov	x19, x0
   20790:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20794:	cbz	x0, 207c8 <scols_init_debug@@SMARTCOLS_2.25+0xcbf4>
   20798:	mov	w20, wzr
   2079c:	cbz	x21, 207a8 <scols_init_debug@@SMARTCOLS_2.25+0xcbd4>
   207a0:	ldr	w8, [x0, #44]
   207a4:	str	w8, [x21]
   207a8:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   207ac:	ldrb	w8, [x8, #2792]
   207b0:	tbnz	w8, #2, 207e0 <scols_init_debug@@SMARTCOLS_2.25+0xcc0c>
   207b4:	mov	w0, w20
   207b8:	ldp	x20, x19, [sp, #32]
   207bc:	ldr	x21, [sp, #16]
   207c0:	ldp	x29, x30, [sp], #48
   207c4:	ret
   207c8:	bl	7ca0 <__errno_location@plt>
   207cc:	ldr	w8, [x0]
   207d0:	neg	w20, w8
   207d4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   207d8:	ldrb	w8, [x8, #2792]
   207dc:	tbz	w8, #2, 207b4 <scols_init_debug@@SMARTCOLS_2.25+0xcbe0>
   207e0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   207e4:	ldr	x8, [x8, #4016]
   207e8:	ldr	x21, [x8]
   207ec:	bl	7390 <getpid@plt>
   207f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   207f4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   207f8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   207fc:	mov	w2, w0
   20800:	add	x1, x1, #0x2eb
   20804:	add	x3, x3, #0x910
   20808:	add	x4, x4, #0x918
   2080c:	mov	x0, x21
   20810:	bl	7dc0 <fprintf@plt>
   20814:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20818:	add	x1, x1, #0xad9
   2081c:	mov	x0, x19
   20820:	mov	w2, w20
   20824:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20828:	b	207b4 <scols_init_debug@@SMARTCOLS_2.25+0xcbe0>
   2082c:	stp	x29, x30, [sp, #-32]!
   20830:	stp	x20, x19, [sp, #16]
   20834:	mov	x29, sp
   20838:	mov	x19, x0
   2083c:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20840:	cbz	x0, 20854 <scols_init_debug@@SMARTCOLS_2.25+0xcc80>
   20844:	add	x0, x0, #0x78
   20848:	ldp	x20, x19, [sp, #16]
   2084c:	ldp	x29, x30, [sp], #32
   20850:	ret
   20854:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20858:	ldrb	w8, [x8, #2792]
   2085c:	tbnz	w8, #2, 20870 <scols_init_debug@@SMARTCOLS_2.25+0xcc9c>
   20860:	mov	x0, xzr
   20864:	ldp	x20, x19, [sp, #16]
   20868:	ldp	x29, x30, [sp], #32
   2086c:	ret
   20870:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20874:	ldr	x8, [x8, #4016]
   20878:	ldr	x20, [x8]
   2087c:	bl	7390 <getpid@plt>
   20880:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20884:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20888:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2088c:	mov	w2, w0
   20890:	add	x1, x1, #0x2eb
   20894:	add	x3, x3, #0x910
   20898:	add	x4, x4, #0x918
   2089c:	mov	x0, x20
   208a0:	bl	7dc0 <fprintf@plt>
   208a4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   208a8:	add	x1, x1, #0xaf2
   208ac:	mov	x0, x19
   208b0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   208b4:	mov	x0, xzr
   208b8:	ldp	x20, x19, [sp, #16]
   208bc:	ldp	x29, x30, [sp], #32
   208c0:	ret
   208c4:	stp	x29, x30, [sp, #-48]!
   208c8:	str	x21, [sp, #16]
   208cc:	stp	x20, x19, [sp, #32]
   208d0:	mov	x29, sp
   208d4:	mov	x21, x1
   208d8:	mov	x19, x0
   208dc:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   208e0:	cbz	x0, 20914 <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   208e4:	mov	w20, wzr
   208e8:	cbz	x21, 208f4 <scols_init_debug@@SMARTCOLS_2.25+0xcd20>
   208ec:	ldr	x8, [x0]
   208f0:	str	x8, [x21]
   208f4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   208f8:	ldrb	w8, [x8, #2792]
   208fc:	tbnz	w8, #2, 2092c <scols_init_debug@@SMARTCOLS_2.25+0xcd58>
   20900:	mov	w0, w20
   20904:	ldp	x20, x19, [sp, #32]
   20908:	ldr	x21, [sp, #16]
   2090c:	ldp	x29, x30, [sp], #48
   20910:	ret
   20914:	bl	7ca0 <__errno_location@plt>
   20918:	ldr	w8, [x0]
   2091c:	neg	w20, w8
   20920:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20924:	ldrb	w8, [x8, #2792]
   20928:	tbz	w8, #2, 20900 <scols_init_debug@@SMARTCOLS_2.25+0xcd2c>
   2092c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20930:	ldr	x8, [x8, #4016]
   20934:	ldr	x21, [x8]
   20938:	bl	7390 <getpid@plt>
   2093c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20940:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20944:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20948:	mov	w2, w0
   2094c:	add	x1, x1, #0x2eb
   20950:	add	x3, x3, #0x910
   20954:	add	x4, x4, #0x918
   20958:	mov	x0, x21
   2095c:	bl	7dc0 <fprintf@plt>
   20960:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20964:	add	x1, x1, #0xb08
   20968:	mov	x0, x19
   2096c:	mov	w2, w20
   20970:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20974:	b	20900 <scols_init_debug@@SMARTCOLS_2.25+0xcd2c>
   20978:	stp	x29, x30, [sp, #-48]!
   2097c:	str	x21, [sp, #16]
   20980:	stp	x20, x19, [sp, #32]
   20984:	mov	x29, sp
   20988:	mov	x21, x1
   2098c:	mov	x19, x0
   20990:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20994:	cbz	x0, 209c8 <scols_init_debug@@SMARTCOLS_2.25+0xcdf4>
   20998:	mov	w20, wzr
   2099c:	cbz	x21, 209a8 <scols_init_debug@@SMARTCOLS_2.25+0xcdd4>
   209a0:	ldr	x8, [x0, #8]
   209a4:	str	x8, [x21]
   209a8:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   209ac:	ldrb	w8, [x8, #2792]
   209b0:	tbnz	w8, #2, 209e0 <scols_init_debug@@SMARTCOLS_2.25+0xce0c>
   209b4:	mov	w0, w20
   209b8:	ldp	x20, x19, [sp, #32]
   209bc:	ldr	x21, [sp, #16]
   209c0:	ldp	x29, x30, [sp], #48
   209c4:	ret
   209c8:	bl	7ca0 <__errno_location@plt>
   209cc:	ldr	w8, [x0]
   209d0:	neg	w20, w8
   209d4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   209d8:	ldrb	w8, [x8, #2792]
   209dc:	tbz	w8, #2, 209b4 <scols_init_debug@@SMARTCOLS_2.25+0xcde0>
   209e0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   209e4:	ldr	x8, [x8, #4016]
   209e8:	ldr	x21, [x8]
   209ec:	bl	7390 <getpid@plt>
   209f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   209f4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   209f8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   209fc:	mov	w2, w0
   20a00:	add	x1, x1, #0x2eb
   20a04:	add	x3, x3, #0x910
   20a08:	add	x4, x4, #0x918
   20a0c:	mov	x0, x21
   20a10:	bl	7dc0 <fprintf@plt>
   20a14:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20a18:	add	x1, x1, #0xb22
   20a1c:	mov	x0, x19
   20a20:	mov	w2, w20
   20a24:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20a28:	b	209b4 <scols_init_debug@@SMARTCOLS_2.25+0xcde0>
   20a2c:	sub	sp, sp, #0x30
   20a30:	stp	x29, x30, [sp, #16]
   20a34:	add	x29, sp, #0x10
   20a38:	stp	x20, x19, [sp, #32]
   20a3c:	stur	wzr, [x29, #-4]
   20a40:	bl	1eadc <scols_init_debug@@SMARTCOLS_2.25+0xaf08>
   20a44:	mov	w8, #0x1ff                 	// #511
   20a48:	movk	w8, #0x3, lsl #16
   20a4c:	cmp	w0, w8
   20a50:	b.le	20a68 <scols_init_debug@@SMARTCOLS_2.25+0xce94>
   20a54:	mov	w0, #0x1                   	// #1
   20a58:	ldp	x20, x19, [sp, #32]
   20a5c:	ldp	x29, x30, [sp, #16]
   20a60:	add	sp, sp, #0x30
   20a64:	ret
   20a68:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20a6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20a70:	add	x0, x0, #0xb3c
   20a74:	add	x1, x1, #0x8d2
   20a78:	bl	73c0 <fopen@plt>
   20a7c:	cbz	x0, 20a58 <scols_init_debug@@SMARTCOLS_2.25+0xce84>
   20a80:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20a84:	add	x1, x1, #0xdbb
   20a88:	sub	x2, x29, #0x4
   20a8c:	mov	x19, x0
   20a90:	bl	7490 <__isoc99_fscanf@plt>
   20a94:	mov	w20, w0
   20a98:	mov	x0, x19
   20a9c:	bl	7370 <fclose@plt>
   20aa0:	ldur	w8, [x29, #-4]
   20aa4:	cmp	w20, #0x1
   20aa8:	csel	w0, w8, wzr, eq  // eq = none
   20aac:	ldp	x20, x19, [sp, #32]
   20ab0:	ldp	x29, x30, [sp, #16]
   20ab4:	add	sp, sp, #0x30
   20ab8:	ret
   20abc:	sub	sp, sp, #0x30
   20ac0:	stp	x29, x30, [sp, #16]
   20ac4:	stp	x20, x19, [sp, #32]
   20ac8:	add	x29, sp, #0x10
   20acc:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   20ad0:	cbz	x0, 20ae8 <scols_init_debug@@SMARTCOLS_2.25+0xcf14>
   20ad4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20ad8:	add	x2, x2, #0xb61
   20adc:	add	x1, sp, #0x8
   20ae0:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   20ae4:	cbz	w0, 20b68 <scols_init_debug@@SMARTCOLS_2.25+0xcf94>
   20ae8:	stur	wzr, [x29, #-4]
   20aec:	bl	1eadc <scols_init_debug@@SMARTCOLS_2.25+0xaf08>
   20af0:	mov	w8, #0x1ff                 	// #511
   20af4:	movk	w8, #0x3, lsl #16
   20af8:	cmp	w0, w8
   20afc:	b.le	20b14 <scols_init_debug@@SMARTCOLS_2.25+0xcf40>
   20b00:	mov	w0, #0x1                   	// #1
   20b04:	ldp	x20, x19, [sp, #32]
   20b08:	ldp	x29, x30, [sp, #16]
   20b0c:	add	sp, sp, #0x30
   20b10:	ret
   20b14:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20b18:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20b1c:	add	x0, x0, #0xb3c
   20b20:	add	x1, x1, #0x8d2
   20b24:	bl	73c0 <fopen@plt>
   20b28:	cbz	x0, 20b04 <scols_init_debug@@SMARTCOLS_2.25+0xcf30>
   20b2c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20b30:	add	x1, x1, #0xdbb
   20b34:	sub	x2, x29, #0x4
   20b38:	mov	x19, x0
   20b3c:	bl	7490 <__isoc99_fscanf@plt>
   20b40:	mov	w20, w0
   20b44:	mov	x0, x19
   20b48:	bl	7370 <fclose@plt>
   20b4c:	ldur	w8, [x29, #-4]
   20b50:	cmp	w20, #0x1
   20b54:	csel	w0, w8, wzr, eq  // eq = none
   20b58:	ldp	x20, x19, [sp, #32]
   20b5c:	ldp	x29, x30, [sp, #16]
   20b60:	add	sp, sp, #0x30
   20b64:	ret
   20b68:	ldr	w0, [sp, #8]
   20b6c:	ldp	x20, x19, [sp, #32]
   20b70:	ldp	x29, x30, [sp, #16]
   20b74:	add	sp, sp, #0x30
   20b78:	ret
   20b7c:	stp	x29, x30, [sp, #-32]!
   20b80:	str	x19, [sp, #16]
   20b84:	mov	x29, sp
   20b88:	mov	x19, x0
   20b8c:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   20b90:	cbz	x0, 20ba8 <scols_init_debug@@SMARTCOLS_2.25+0xcfd4>
   20b94:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20b98:	add	x2, x2, #0xb6f
   20b9c:	add	x1, x29, #0x1c
   20ba0:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   20ba4:	cbz	w0, 20be0 <scols_init_debug@@SMARTCOLS_2.25+0xd00c>
   20ba8:	ldrb	w8, [x19, #152]
   20bac:	tbnz	w8, #6, 20bd0 <scols_init_debug@@SMARTCOLS_2.25+0xcffc>
   20bb0:	mov	x0, x19
   20bb4:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20bb8:	cbz	x0, 20bc4 <scols_init_debug@@SMARTCOLS_2.25+0xcff0>
   20bbc:	ldr	w8, [x0, #52]
   20bc0:	and	w0, w8, #0x4
   20bc4:	ldr	x19, [sp, #16]
   20bc8:	ldp	x29, x30, [sp], #32
   20bcc:	ret
   20bd0:	mov	w0, wzr
   20bd4:	ldr	x19, [sp, #16]
   20bd8:	ldp	x29, x30, [sp], #32
   20bdc:	ret
   20be0:	ldr	w0, [x29, #28]
   20be4:	ldr	x19, [sp, #16]
   20be8:	ldp	x29, x30, [sp], #32
   20bec:	ret
   20bf0:	stp	x29, x30, [sp, #-32]!
   20bf4:	str	x19, [sp, #16]
   20bf8:	mov	x29, sp
   20bfc:	mov	x19, x0
   20c00:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   20c04:	cbz	x0, 20c1c <scols_init_debug@@SMARTCOLS_2.25+0xd048>
   20c08:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20c0c:	add	x2, x2, #0x1c5
   20c10:	add	x1, x29, #0x1c
   20c14:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   20c18:	cbz	w0, 20c54 <scols_init_debug@@SMARTCOLS_2.25+0xd080>
   20c1c:	ldrb	w8, [x19, #152]
   20c20:	tbnz	w8, #6, 20c44 <scols_init_debug@@SMARTCOLS_2.25+0xd070>
   20c24:	mov	x0, x19
   20c28:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20c2c:	cbz	x0, 20c38 <scols_init_debug@@SMARTCOLS_2.25+0xd064>
   20c30:	ldr	w8, [x0, #52]
   20c34:	and	w0, w8, #0x1
   20c38:	ldr	x19, [sp, #16]
   20c3c:	ldp	x29, x30, [sp], #32
   20c40:	ret
   20c44:	mov	w0, wzr
   20c48:	ldr	x19, [sp, #16]
   20c4c:	ldp	x29, x30, [sp], #32
   20c50:	ret
   20c54:	ldr	w0, [x29, #28]
   20c58:	ldr	x19, [sp, #16]
   20c5c:	ldp	x29, x30, [sp], #32
   20c60:	ret
   20c64:	stp	x29, x30, [sp, #-32]!
   20c68:	str	x19, [sp, #16]
   20c6c:	mov	x29, sp
   20c70:	mov	x19, x0
   20c74:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   20c78:	cbz	x0, 20c90 <scols_init_debug@@SMARTCOLS_2.25+0xd0bc>
   20c7c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20c80:	add	x2, x2, #0xb7e
   20c84:	add	x1, x29, #0x1c
   20c88:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   20c8c:	cbz	w0, 20cc8 <scols_init_debug@@SMARTCOLS_2.25+0xd0f4>
   20c90:	ldrb	w8, [x19, #152]
   20c94:	tbnz	w8, #6, 20cb8 <scols_init_debug@@SMARTCOLS_2.25+0xd0e4>
   20c98:	mov	x0, x19
   20c9c:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20ca0:	cbz	x0, 20cac <scols_init_debug@@SMARTCOLS_2.25+0xd0d8>
   20ca4:	ldr	w8, [x0, #52]
   20ca8:	and	w0, w8, #0x10
   20cac:	ldr	x19, [sp, #16]
   20cb0:	ldp	x29, x30, [sp], #32
   20cb4:	ret
   20cb8:	mov	w0, wzr
   20cbc:	ldr	x19, [sp, #16]
   20cc0:	ldp	x29, x30, [sp], #32
   20cc4:	ret
   20cc8:	ldr	w0, [x29, #28]
   20ccc:	ldr	x19, [sp, #16]
   20cd0:	ldp	x29, x30, [sp], #32
   20cd4:	ret
   20cd8:	sub	sp, sp, #0x70
   20cdc:	stp	x29, x30, [sp, #16]
   20ce0:	stp	x28, x27, [sp, #32]
   20ce4:	stp	x26, x25, [sp, #48]
   20ce8:	stp	x24, x23, [sp, #64]
   20cec:	stp	x22, x21, [sp, #80]
   20cf0:	stp	x20, x19, [sp, #96]
   20cf4:	add	x29, sp, #0x10
   20cf8:	cbz	x0, 20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20cfc:	adrp	x27, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20d00:	ldrb	w8, [x27, #2792]
   20d04:	mov	w22, w5
   20d08:	mov	x19, x4
   20d0c:	mov	x21, x3
   20d10:	mov	x23, x2
   20d14:	mov	x24, x1
   20d18:	mov	x20, x0
   20d1c:	tbnz	w8, #2, 20f0c <scols_init_debug@@SMARTCOLS_2.25+0xd338>
   20d20:	cbz	x24, 20d64 <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   20d24:	mov	x0, x20
   20d28:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20d2c:	cbz	x0, 20db4 <scols_init_debug@@SMARTCOLS_2.25+0xd1e0>
   20d30:	ldr	x28, [x0, #8]
   20d34:	mov	w25, wzr
   20d38:	ldrb	w8, [x27, #2792]
   20d3c:	tbnz	w8, #2, 20dcc <scols_init_debug@@SMARTCOLS_2.25+0xd1f8>
   20d40:	cbnz	w25, 20d64 <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   20d44:	mov	x0, x20
   20d48:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   20d4c:	cbz	x0, 20e1c <scols_init_debug@@SMARTCOLS_2.25+0xd248>
   20d50:	ldr	x26, [x0]
   20d54:	mov	w25, wzr
   20d58:	ldrb	w8, [x27, #2792]
   20d5c:	tbnz	w8, #2, 20e34 <scols_init_debug@@SMARTCOLS_2.25+0xd260>
   20d60:	cbz	w25, 20e80 <scols_init_debug@@SMARTCOLS_2.25+0xd2ac>
   20d64:	cbz	x23, 20d90 <scols_init_debug@@SMARTCOLS_2.25+0xd1bc>
   20d68:	mov	x0, x20
   20d6c:	bl	202b8 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   20d70:	cbz	x0, 20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20d74:	mov	x1, x23
   20d78:	mov	x24, x0
   20d7c:	bl	77c0 <strcmp@plt>
   20d80:	mov	w23, w0
   20d84:	mov	x0, x24
   20d88:	bl	7850 <free@plt>
   20d8c:	cbz	w23, 20e98 <scols_init_debug@@SMARTCOLS_2.25+0xd2c4>
   20d90:	mov	w0, wzr
   20d94:	ldp	x20, x19, [sp, #96]
   20d98:	ldp	x22, x21, [sp, #80]
   20d9c:	ldp	x24, x23, [sp, #64]
   20da0:	ldp	x26, x25, [sp, #48]
   20da4:	ldp	x28, x27, [sp, #32]
   20da8:	ldp	x29, x30, [sp, #16]
   20dac:	add	sp, sp, #0x70
   20db0:	ret
   20db4:	bl	7ca0 <__errno_location@plt>
   20db8:	ldr	w8, [x0]
   20dbc:	mov	x28, xzr
   20dc0:	neg	w25, w8
   20dc4:	ldrb	w8, [x27, #2792]
   20dc8:	tbz	w8, #2, 20d40 <scols_init_debug@@SMARTCOLS_2.25+0xd16c>
   20dcc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20dd0:	ldr	x8, [x8, #4016]
   20dd4:	ldr	x26, [x8]
   20dd8:	bl	7390 <getpid@plt>
   20ddc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20de0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20de4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20de8:	mov	w2, w0
   20dec:	add	x1, x1, #0x2eb
   20df0:	add	x3, x3, #0x910
   20df4:	add	x4, x4, #0x918
   20df8:	mov	x0, x26
   20dfc:	bl	7dc0 <fprintf@plt>
   20e00:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20e04:	add	x1, x1, #0xb22
   20e08:	mov	x0, x20
   20e0c:	mov	w2, w25
   20e10:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20e14:	cbnz	w25, 20d64 <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   20e18:	b	20d44 <scols_init_debug@@SMARTCOLS_2.25+0xd170>
   20e1c:	bl	7ca0 <__errno_location@plt>
   20e20:	ldr	w8, [x0]
   20e24:	mov	x26, xzr
   20e28:	neg	w25, w8
   20e2c:	ldrb	w8, [x27, #2792]
   20e30:	tbz	w8, #2, 20d60 <scols_init_debug@@SMARTCOLS_2.25+0xd18c>
   20e34:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20e38:	ldr	x8, [x8, #4016]
   20e3c:	ldr	x27, [x8]
   20e40:	bl	7390 <getpid@plt>
   20e44:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20e48:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20e4c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20e50:	mov	w2, w0
   20e54:	add	x1, x1, #0x2eb
   20e58:	add	x3, x3, #0x910
   20e5c:	add	x4, x4, #0x918
   20e60:	mov	x0, x27
   20e64:	bl	7dc0 <fprintf@plt>
   20e68:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20e6c:	add	x1, x1, #0xb08
   20e70:	mov	x0, x20
   20e74:	mov	w2, w25
   20e78:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20e7c:	cbnz	w25, 20d64 <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   20e80:	ldr	x8, [x24, #8]
   20e84:	cmp	x28, x8
   20e88:	b.ne	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xd1bc>  // b.any
   20e8c:	ldr	x8, [x24]
   20e90:	cmp	x26, x8
   20e94:	b.ne	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xd1bc>  // b.any
   20e98:	tbnz	w22, #4, 20ea4 <scols_init_debug@@SMARTCOLS_2.25+0xd2d0>
   20e9c:	mov	w0, #0x1                   	// #1
   20ea0:	b	20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20ea4:	add	x1, sp, #0x8
   20ea8:	mov	x0, x20
   20eac:	str	xzr, [sp, #8]
   20eb0:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   20eb4:	ldr	x9, [sp, #8]
   20eb8:	cmp	w0, #0x0
   20ebc:	cset	w10, eq  // eq = none
   20ec0:	mov	w8, w0
   20ec4:	cmp	x9, x21
   20ec8:	cset	w11, eq  // eq = none
   20ecc:	and	w0, w10, w11
   20ed0:	tbz	w22, #9, 20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20ed4:	cbnz	w8, 20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20ed8:	cmp	x9, x21
   20edc:	b.ne	20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>  // b.any
   20ee0:	mov	x1, sp
   20ee4:	mov	x0, x20
   20ee8:	str	xzr, [sp]
   20eec:	bl	20688 <scols_init_debug@@SMARTCOLS_2.25+0xcab4>
   20ef0:	ldr	x8, [sp]
   20ef4:	cmp	w0, #0x0
   20ef8:	cset	w9, eq  // eq = none
   20efc:	cmp	x8, x19
   20f00:	cset	w8, eq  // eq = none
   20f04:	and	w0, w9, w8
   20f08:	b	20d94 <scols_init_debug@@SMARTCOLS_2.25+0xd1c0>
   20f0c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20f10:	ldr	x8, [x8, #4016]
   20f14:	ldr	x25, [x8]
   20f18:	bl	7390 <getpid@plt>
   20f1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20f20:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20f24:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20f28:	mov	w2, w0
   20f2c:	add	x1, x1, #0x2eb
   20f30:	add	x3, x3, #0x910
   20f34:	add	x4, x4, #0x918
   20f38:	mov	x0, x25
   20f3c:	bl	7dc0 <fprintf@plt>
   20f40:	ldrb	w8, [x20]
   20f44:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20f48:	add	x1, x1, #0xb87
   20f4c:	mov	x0, x20
   20f50:	cmp	w8, #0x0
   20f54:	csel	x2, xzr, x20, eq  // eq = none
   20f58:	mov	x3, x23
   20f5c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   20f60:	cbnz	x24, 20d24 <scols_init_debug@@SMARTCOLS_2.25+0xd150>
   20f64:	b	20d64 <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   20f68:	stp	x29, x30, [sp, #-48]!
   20f6c:	str	x21, [sp, #16]
   20f70:	stp	x20, x19, [sp, #32]
   20f74:	mov	x29, sp
   20f78:	cbz	x0, 20fa8 <scols_init_debug@@SMARTCOLS_2.25+0xd3d4>
   20f7c:	str	x1, [x0, #192]
   20f80:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   20f84:	ldrb	w8, [x8, #2792]
   20f88:	mov	x19, x1
   20f8c:	mov	x20, x0
   20f90:	tbnz	w8, #2, 20fbc <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   20f94:	mov	w0, wzr
   20f98:	ldp	x20, x19, [sp, #32]
   20f9c:	ldr	x21, [sp, #16]
   20fa0:	ldp	x29, x30, [sp], #48
   20fa4:	ret
   20fa8:	mov	w0, #0xffffffea            	// #-22
   20fac:	ldp	x20, x19, [sp, #32]
   20fb0:	ldr	x21, [sp, #16]
   20fb4:	ldp	x29, x30, [sp], #48
   20fb8:	ret
   20fbc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   20fc0:	ldr	x8, [x8, #4016]
   20fc4:	ldr	x21, [x8]
   20fc8:	bl	7390 <getpid@plt>
   20fcc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   20fd0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20fd4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20fd8:	mov	w2, w0
   20fdc:	add	x1, x1, #0x2eb
   20fe0:	add	x3, x3, #0x910
   20fe4:	add	x4, x4, #0x918
   20fe8:	mov	x0, x21
   20fec:	bl	7dc0 <fprintf@plt>
   20ff0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   20ff4:	add	x1, x1, #0xb9a
   20ff8:	mov	x0, x20
   20ffc:	mov	x2, x19
   21000:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21004:	b	20f94 <scols_init_debug@@SMARTCOLS_2.25+0xd3c0>
   21008:	stp	x29, x30, [sp, #-48]!
   2100c:	str	x21, [sp, #16]
   21010:	stp	x20, x19, [sp, #32]
   21014:	mov	x29, sp
   21018:	cbz	x0, 21048 <scols_init_debug@@SMARTCOLS_2.25+0xd474>
   2101c:	str	x1, [x0, #200]
   21020:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   21024:	ldrb	w8, [x8, #2792]
   21028:	mov	x19, x1
   2102c:	mov	x20, x0
   21030:	tbnz	w8, #2, 2105c <scols_init_debug@@SMARTCOLS_2.25+0xd488>
   21034:	mov	w0, wzr
   21038:	ldp	x20, x19, [sp, #32]
   2103c:	ldr	x21, [sp, #16]
   21040:	ldp	x29, x30, [sp], #48
   21044:	ret
   21048:	mov	w0, #0xffffffea            	// #-22
   2104c:	ldp	x20, x19, [sp, #32]
   21050:	ldr	x21, [sp, #16]
   21054:	ldp	x29, x30, [sp], #48
   21058:	ret
   2105c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21060:	ldr	x8, [x8, #4016]
   21064:	ldr	x21, [x8]
   21068:	bl	7390 <getpid@plt>
   2106c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21070:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21074:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21078:	mov	w2, w0
   2107c:	add	x1, x1, #0x2eb
   21080:	add	x3, x3, #0x910
   21084:	add	x4, x4, #0x918
   21088:	mov	x0, x21
   2108c:	bl	7dc0 <fprintf@plt>
   21090:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21094:	add	x1, x1, #0xba9
   21098:	mov	x0, x20
   2109c:	mov	x2, x19
   210a0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   210a4:	b	21034 <scols_init_debug@@SMARTCOLS_2.25+0xd460>
   210a8:	stp	x29, x30, [sp, #-48]!
   210ac:	str	x21, [sp, #16]
   210b0:	stp	x20, x19, [sp, #32]
   210b4:	mov	x29, sp
   210b8:	cbz	x0, 210e8 <scols_init_debug@@SMARTCOLS_2.25+0xd514>
   210bc:	str	x1, [x0, #144]
   210c0:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   210c4:	ldrb	w8, [x8, #2792]
   210c8:	mov	x19, x1
   210cc:	mov	x20, x0
   210d0:	tbnz	w8, #2, 210fc <scols_init_debug@@SMARTCOLS_2.25+0xd528>
   210d4:	mov	w0, wzr
   210d8:	ldp	x20, x19, [sp, #32]
   210dc:	ldr	x21, [sp, #16]
   210e0:	ldp	x29, x30, [sp], #48
   210e4:	ret
   210e8:	mov	w0, #0xffffffea            	// #-22
   210ec:	ldp	x20, x19, [sp, #32]
   210f0:	ldr	x21, [sp, #16]
   210f4:	ldp	x29, x30, [sp], #48
   210f8:	ret
   210fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21100:	ldr	x8, [x8, #4016]
   21104:	ldr	x21, [x8]
   21108:	bl	7390 <getpid@plt>
   2110c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21110:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21114:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21118:	mov	w2, w0
   2111c:	add	x1, x1, #0x2eb
   21120:	add	x3, x3, #0x910
   21124:	add	x4, x4, #0x918
   21128:	mov	x0, x21
   2112c:	bl	7dc0 <fprintf@plt>
   21130:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21134:	add	x1, x1, #0xbbb
   21138:	mov	x0, x20
   2113c:	mov	x2, x19
   21140:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21144:	b	210d4 <scols_init_debug@@SMARTCOLS_2.25+0xd500>
   21148:	stp	x29, x30, [sp, #-48]!
   2114c:	str	x21, [sp, #16]
   21150:	stp	x20, x19, [sp, #32]
   21154:	mov	x29, sp
   21158:	cbz	x0, 21188 <scols_init_debug@@SMARTCOLS_2.25+0xd5b4>
   2115c:	str	w1, [x0, #220]
   21160:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   21164:	ldrb	w8, [x8, #2792]
   21168:	mov	w19, w1
   2116c:	mov	x20, x0
   21170:	tbnz	w8, #2, 2119c <scols_init_debug@@SMARTCOLS_2.25+0xd5c8>
   21174:	mov	w0, wzr
   21178:	ldp	x20, x19, [sp, #32]
   2117c:	ldr	x21, [sp, #16]
   21180:	ldp	x29, x30, [sp], #48
   21184:	ret
   21188:	mov	w0, #0xffffffea            	// #-22
   2118c:	ldp	x20, x19, [sp, #32]
   21190:	ldr	x21, [sp, #16]
   21194:	ldp	x29, x30, [sp], #48
   21198:	ret
   2119c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   211a0:	ldr	x8, [x8, #4016]
   211a4:	ldr	x21, [x8]
   211a8:	bl	7390 <getpid@plt>
   211ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   211b0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   211b4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   211b8:	mov	w2, w0
   211bc:	add	x1, x1, #0x2eb
   211c0:	add	x3, x3, #0x910
   211c4:	add	x4, x4, #0x918
   211c8:	mov	x0, x21
   211cc:	bl	7dc0 <fprintf@plt>
   211d0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   211d4:	add	x1, x1, #0xbcd
   211d8:	mov	x0, x20
   211dc:	mov	w2, w19
   211e0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   211e4:	b	21174 <scols_init_debug@@SMARTCOLS_2.25+0xd5a0>
   211e8:	stp	x29, x30, [sp, #-48]!
   211ec:	str	x21, [sp, #16]
   211f0:	stp	x20, x19, [sp, #32]
   211f4:	mov	x29, sp
   211f8:	cbz	x0, 21248 <scols_init_debug@@SMARTCOLS_2.25+0xd674>
   211fc:	mov	x19, x0
   21200:	mov	x0, x1
   21204:	bl	14874 <scols_init_debug@@SMARTCOLS_2.25+0xca0>
   21208:	str	x0, [x19, #128]
   2120c:	cbz	x0, 2125c <scols_init_debug@@SMARTCOLS_2.25+0xd688>
   21210:	add	x20, x19, #0xe0
   21214:	mov	x1, x0
   21218:	mov	w2, #0x3f                  	// #63
   2121c:	mov	x0, x20
   21220:	bl	7be0 <strncpy@plt>
   21224:	strb	wzr, [x19, #287]
   21228:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2122c:	ldrb	w8, [x8, #2792]
   21230:	mov	w0, wzr
   21234:	tbnz	w8, #2, 21278 <scols_init_debug@@SMARTCOLS_2.25+0xd6a4>
   21238:	ldp	x20, x19, [sp, #32]
   2123c:	ldr	x21, [sp, #16]
   21240:	ldp	x29, x30, [sp], #48
   21244:	ret
   21248:	mov	w0, #0xffffffea            	// #-22
   2124c:	ldp	x20, x19, [sp, #32]
   21250:	ldr	x21, [sp, #16]
   21254:	ldp	x29, x30, [sp], #48
   21258:	ret
   2125c:	bl	7ca0 <__errno_location@plt>
   21260:	ldr	w8, [x0]
   21264:	neg	w0, w8
   21268:	ldp	x20, x19, [sp, #32]
   2126c:	ldr	x21, [sp, #16]
   21270:	ldp	x29, x30, [sp], #48
   21274:	ret
   21278:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2127c:	ldr	x8, [x8, #4016]
   21280:	ldr	x21, [x8]
   21284:	bl	7390 <getpid@plt>
   21288:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2128c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21290:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21294:	mov	w2, w0
   21298:	add	x1, x1, #0x2eb
   2129c:	add	x3, x3, #0x910
   212a0:	add	x4, x4, #0x918
   212a4:	mov	x0, x21
   212a8:	bl	7dc0 <fprintf@plt>
   212ac:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   212b0:	add	x1, x1, #0xbda
   212b4:	mov	x0, x19
   212b8:	mov	x2, x20
   212bc:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   212c0:	mov	w0, wzr
   212c4:	ldp	x20, x19, [sp, #32]
   212c8:	ldr	x21, [sp, #16]
   212cc:	ldp	x29, x30, [sp], #48
   212d0:	ret
   212d4:	sub	sp, sp, #0xf0
   212d8:	stp	x29, x30, [sp, #160]
   212dc:	stp	x26, x25, [sp, #176]
   212e0:	stp	x24, x23, [sp, #192]
   212e4:	stp	x22, x21, [sp, #208]
   212e8:	stp	x20, x19, [sp, #224]
   212ec:	add	x29, sp, #0xa0
   212f0:	cbz	x0, 21388 <scols_init_debug@@SMARTCOLS_2.25+0xd7b4>
   212f4:	ldrb	w8, [x0]
   212f8:	mov	x19, x0
   212fc:	cbz	w8, 21388 <scols_init_debug@@SMARTCOLS_2.25+0xd7b4>
   21300:	ldr	x0, [x19, #128]
   21304:	cbz	x0, 21388 <scols_init_debug@@SMARTCOLS_2.25+0xd7b4>
   21308:	adrp	x25, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2130c:	ldrb	w8, [x25, #2792]
   21310:	tbnz	w8, #4, 216b4 <scols_init_debug@@SMARTCOLS_2.25+0xdae0>
   21314:	ldr	w8, [x19, #220]
   21318:	mov	w9, #0x2                   	// #2
   2131c:	bic	w22, w9, w8, lsl #1
   21320:	orr	w1, w22, #0x80000
   21324:	bl	7460 <open@plt>
   21328:	tbnz	w0, #31, 213ac <scols_init_debug@@SMARTCOLS_2.25+0xd7d8>
   2132c:	mov	w20, w0
   21330:	ldrb	w8, [x25, #2792]
   21334:	tbnz	w8, #4, 213e8 <scols_init_debug@@SMARTCOLS_2.25+0xd814>
   21338:	ldr	w0, [x19, #136]
   2133c:	cmn	w0, #0x1
   21340:	b.eq	21364 <scols_init_debug@@SMARTCOLS_2.25+0xd790>  // b.none
   21344:	ldr	w8, [x19, #140]
   21348:	cmp	w8, w22
   2134c:	b.eq	21364 <scols_init_debug@@SMARTCOLS_2.25+0xd790>  // b.none
   21350:	ldrb	w8, [x25, #2792]
   21354:	tbnz	w8, #4, 21854 <scols_init_debug@@SMARTCOLS_2.25+0xdc80>
   21358:	bl	7690 <close@plt>
   2135c:	movi	d0, #0xffffffff
   21360:	str	d0, [x19, #136]
   21364:	ldr	w8, [x19, #152]
   21368:	cbz	w22, 21454 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   2136c:	ldr	w9, [x19, #220]
   21370:	and	w8, w8, #0xfffffffc
   21374:	orr	w8, w8, #0x2
   21378:	str	w8, [x19, #152]
   2137c:	and	w9, w9, #0xfffffffe
   21380:	str	w9, [x19, #220]
   21384:	b	21468 <scols_init_debug@@SMARTCOLS_2.25+0xd894>
   21388:	mov	w24, #0xffffffea            	// #-22
   2138c:	mov	w0, w24
   21390:	ldp	x20, x19, [sp, #224]
   21394:	ldp	x22, x21, [sp, #208]
   21398:	ldp	x24, x23, [sp, #192]
   2139c:	ldp	x26, x25, [sp, #176]
   213a0:	ldp	x29, x30, [sp, #160]
   213a4:	add	sp, sp, #0xf0
   213a8:	ret
   213ac:	cbz	w22, 2143c <scols_init_debug@@SMARTCOLS_2.25+0xd868>
   213b0:	bl	7ca0 <__errno_location@plt>
   213b4:	ldr	w8, [x0]
   213b8:	cmp	w8, #0x1e
   213bc:	b.eq	213c8 <scols_init_debug@@SMARTCOLS_2.25+0xd7f4>  // b.none
   213c0:	cmp	w8, #0xd
   213c4:	b.ne	2143c <scols_init_debug@@SMARTCOLS_2.25+0xd868>  // b.any
   213c8:	ldr	x0, [x19, #128]
   213cc:	mov	w1, wzr
   213d0:	bl	7460 <open@plt>
   213d4:	tbnz	w0, #31, 2143c <scols_init_debug@@SMARTCOLS_2.25+0xd868>
   213d8:	mov	w20, w0
   213dc:	mov	w22, wzr
   213e0:	ldrb	w8, [x25, #2792]
   213e4:	tbz	w8, #4, 21338 <scols_init_debug@@SMARTCOLS_2.25+0xd764>
   213e8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   213ec:	ldr	x8, [x8, #4016]
   213f0:	ldr	x21, [x8]
   213f4:	bl	7390 <getpid@plt>
   213f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   213fc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21400:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21404:	mov	w2, w0
   21408:	add	x1, x1, #0x2eb
   2140c:	add	x3, x3, #0x910
   21410:	add	x4, x4, #0xbee
   21414:	mov	x0, x21
   21418:	bl	7dc0 <fprintf@plt>
   2141c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21420:	add	x1, x1, #0xc28
   21424:	mov	x0, x19
   21428:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2142c:	ldr	w0, [x19, #136]
   21430:	cmn	w0, #0x1
   21434:	b.ne	21344 <scols_init_debug@@SMARTCOLS_2.25+0xd770>  // b.any
   21438:	b	21364 <scols_init_debug@@SMARTCOLS_2.25+0xd790>
   2143c:	ldrb	w8, [x25, #2792]
   21440:	tbnz	w8, #4, 2180c <scols_init_debug@@SMARTCOLS_2.25+0xdc38>
   21444:	bl	7ca0 <__errno_location@plt>
   21448:	ldr	w8, [x0]
   2144c:	neg	w24, w8
   21450:	b	2138c <scols_init_debug@@SMARTCOLS_2.25+0xd7b8>
   21454:	ldr	w9, [x19, #220]
   21458:	orr	w8, w8, #0x1
   2145c:	str	w8, [x19, #152]
   21460:	orr	w8, w9, #0x1
   21464:	str	w8, [x19, #220]
   21468:	bl	7ca0 <__errno_location@plt>
   2146c:	mov	x21, x0
   21470:	str	wzr, [x0]
   21474:	mov	x0, x19
   21478:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   2147c:	mov	w22, w0
   21480:	tbnz	w0, #31, 21554 <scols_init_debug@@SMARTCOLS_2.25+0xd980>
   21484:	ldrb	w8, [x25, #2792]
   21488:	tbnz	w8, #4, 21768 <scols_init_debug@@SMARTCOLS_2.25+0xdb94>
   2148c:	mov	w1, #0x4c00                	// #19456
   21490:	mov	w0, w22
   21494:	mov	w2, w20
   21498:	bl	7e00 <ioctl@plt>
   2149c:	tbnz	w0, #31, 21674 <scols_init_debug@@SMARTCOLS_2.25+0xdaa0>
   214a0:	ldrb	w8, [x25, #2792]
   214a4:	tbnz	w8, #4, 217bc <scols_init_debug@@SMARTCOLS_2.25+0xdbe8>
   214a8:	ldr	x1, [x19, #144]
   214ac:	cbz	x1, 214bc <scols_init_debug@@SMARTCOLS_2.25+0xd8e8>
   214b0:	mov	x0, x19
   214b4:	bl	22208 <scols_init_debug@@SMARTCOLS_2.25+0xe634>
   214b8:	tbnz	w0, #31, 216a4 <scols_init_debug@@SMARTCOLS_2.25+0xdad0>
   214bc:	add	x23, x19, #0xa8
   214c0:	mov	w1, #0x4c04                	// #19460
   214c4:	mov	w0, w22
   214c8:	mov	x2, x23
   214cc:	bl	7e00 <ioctl@plt>
   214d0:	cbz	w0, 21514 <scols_init_debug@@SMARTCOLS_2.25+0xd940>
   214d4:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   214d8:	ldr	q0, [x8, #2240]
   214dc:	str	q0, [sp]
   214e0:	ldr	w26, [x21]
   214e4:	cmp	w26, #0xb
   214e8:	b.ne	2168c <scols_init_debug@@SMARTCOLS_2.25+0xdab8>  // b.any
   214ec:	ldr	q0, [sp]
   214f0:	add	x0, sp, #0x10
   214f4:	mov	x1, xzr
   214f8:	str	q0, [sp, #16]
   214fc:	bl	78c0 <nanosleep@plt>
   21500:	mov	w1, #0x4c04                	// #19460
   21504:	mov	w0, w22
   21508:	mov	x2, x23
   2150c:	bl	7e00 <ioctl@plt>
   21510:	cbnz	w0, 214e0 <scols_init_debug@@SMARTCOLS_2.25+0xd90c>
   21514:	ldrb	w8, [x25, #2792]
   21518:	tbnz	w8, #4, 21a20 <scols_init_debug@@SMARTCOLS_2.25+0xde4c>
   2151c:	ldr	x8, [x19, #192]
   21520:	cbnz	x8, 2152c <scols_init_debug@@SMARTCOLS_2.25+0xd958>
   21524:	ldr	x8, [x19, #200]
   21528:	cbz	x8, 219bc <scols_init_debug@@SMARTCOLS_2.25+0xdde8>
   2152c:	add	x2, sp, #0x10
   21530:	mov	w0, wzr
   21534:	mov	w1, w20
   21538:	bl	7af0 <__fxstat@plt>
   2153c:	cbz	w0, 21700 <scols_init_debug@@SMARTCOLS_2.25+0xdb2c>
   21540:	ldrb	w8, [x25, #2792]
   21544:	tbnz	w8, #2, 21a70 <scols_init_debug@@SMARTCOLS_2.25+0xde9c>
   21548:	ldr	w8, [x21]
   2154c:	neg	w24, w8
   21550:	b	219c0 <scols_init_debug@@SMARTCOLS_2.25+0xddec>
   21554:	ldrb	w8, [x19, #156]
   21558:	tbz	w8, #3, 2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   2155c:	ldr	w8, [x21]
   21560:	cmp	w8, #0xd
   21564:	b.eq	21570 <scols_init_debug@@SMARTCOLS_2.25+0xd99c>  // b.none
   21568:	cmp	w8, #0x2
   2156c:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21570:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21574:	ldr	q0, [x8, #2304]
   21578:	add	x0, sp, #0x10
   2157c:	mov	x1, xzr
   21580:	stp	q0, q0, [sp]
   21584:	bl	78c0 <nanosleep@plt>
   21588:	mov	x0, x19
   2158c:	str	wzr, [x21]
   21590:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21594:	mov	w22, w0
   21598:	tbz	w0, #31, 21484 <scols_init_debug@@SMARTCOLS_2.25+0xd8b0>
   2159c:	ldrb	w8, [x19, #156]
   215a0:	tbz	w8, #3, 2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   215a4:	ldr	w8, [x21]
   215a8:	cmp	w8, #0xd
   215ac:	b.eq	215b8 <scols_init_debug@@SMARTCOLS_2.25+0xd9e4>  // b.none
   215b0:	cmp	w8, #0x2
   215b4:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   215b8:	ldr	q0, [sp]
   215bc:	add	x0, sp, #0x10
   215c0:	mov	x1, xzr
   215c4:	str	q0, [sp, #16]
   215c8:	bl	78c0 <nanosleep@plt>
   215cc:	mov	x0, x19
   215d0:	str	wzr, [x21]
   215d4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   215d8:	mov	w22, w0
   215dc:	tbz	w0, #31, 21484 <scols_init_debug@@SMARTCOLS_2.25+0xd8b0>
   215e0:	ldrb	w8, [x19, #156]
   215e4:	tbz	w8, #3, 2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   215e8:	ldr	w8, [x21]
   215ec:	cmp	w8, #0xd
   215f0:	b.eq	215fc <scols_init_debug@@SMARTCOLS_2.25+0xda28>  // b.none
   215f4:	cmp	w8, #0x2
   215f8:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   215fc:	ldr	q0, [sp]
   21600:	add	x0, sp, #0x10
   21604:	mov	x1, xzr
   21608:	str	q0, [sp, #16]
   2160c:	bl	78c0 <nanosleep@plt>
   21610:	mov	x0, x19
   21614:	str	wzr, [x21]
   21618:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   2161c:	mov	w22, w0
   21620:	tbz	w0, #31, 21484 <scols_init_debug@@SMARTCOLS_2.25+0xd8b0>
   21624:	ldrb	w8, [x19, #156]
   21628:	tbz	w8, #3, 2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   2162c:	ldr	w8, [x21]
   21630:	cmp	w8, #0xd
   21634:	b.eq	21640 <scols_init_debug@@SMARTCOLS_2.25+0xda6c>  // b.none
   21638:	cmp	w8, #0x2
   2163c:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21640:	ldr	q0, [sp]
   21644:	add	x0, sp, #0x10
   21648:	mov	x1, xzr
   2164c:	mov	x23, x25
   21650:	str	q0, [sp, #16]
   21654:	bl	78c0 <nanosleep@plt>
   21658:	mov	x0, x19
   2165c:	str	wzr, [x21]
   21660:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21664:	mov	w22, w0
   21668:	tbnz	w0, #31, 21d90 <scols_init_debug@@SMARTCOLS_2.25+0xe1bc>
   2166c:	mov	x25, x23
   21670:	b	21484 <scols_init_debug@@SMARTCOLS_2.25+0xd8b0>
   21674:	ldr	w26, [x21]
   21678:	ldrb	w8, [x25, #2792]
   2167c:	neg	w24, w26
   21680:	tbnz	w8, #4, 218a0 <scols_init_debug@@SMARTCOLS_2.25+0xdccc>
   21684:	mov	w23, #0x1                   	// #1
   21688:	b	2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   2168c:	ldrb	w8, [x25, #2792]
   21690:	neg	w24, w26
   21694:	tbnz	w8, #4, 21ab8 <scols_init_debug@@SMARTCOLS_2.25+0xdee4>
   21698:	mov	w23, #0x1                   	// #1
   2169c:	tbz	w20, #31, 2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   216a0:	b	22144 <scols_init_debug@@SMARTCOLS_2.25+0xe570>
   216a4:	mov	w24, w0
   216a8:	neg	w26, w0
   216ac:	mov	w23, #0x1                   	// #1
   216b0:	b	2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   216b4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   216b8:	ldr	x8, [x8, #4016]
   216bc:	ldr	x20, [x8]
   216c0:	bl	7390 <getpid@plt>
   216c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   216c8:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   216cc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   216d0:	mov	w2, w0
   216d4:	add	x1, x1, #0x2eb
   216d8:	add	x3, x3, #0x910
   216dc:	add	x4, x4, #0xbee
   216e0:	mov	x0, x20
   216e4:	bl	7dc0 <fprintf@plt>
   216e8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   216ec:	add	x1, x1, #0xbf4
   216f0:	mov	x0, x19
   216f4:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   216f8:	ldr	x0, [x19, #128]
   216fc:	b	21314 <scols_init_debug@@SMARTCOLS_2.25+0xd740>
   21700:	ldr	w8, [sp, #32]
   21704:	and	w8, w8, #0xf000
   21708:	cmp	w8, #0x6, lsl #12
   2170c:	b.ne	217b0 <scols_init_debug@@SMARTCOLS_2.25+0xdbdc>  // b.any
   21710:	sub	x1, x29, #0x10
   21714:	mov	w0, w20
   21718:	bl	14248 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   2171c:	cbz	w0, 218ec <scols_init_debug@@SMARTCOLS_2.25+0xdd18>
   21720:	ldrb	w8, [x25, #2792]
   21724:	tbz	w8, #2, 21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   21728:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2172c:	ldr	x8, [x8, #4016]
   21730:	ldr	x24, [x8]
   21734:	bl	7390 <getpid@plt>
   21738:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2173c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21740:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21744:	mov	w2, w0
   21748:	add	x1, x1, #0x2eb
   2174c:	add	x3, x3, #0x910
   21750:	add	x4, x4, #0x918
   21754:	mov	x0, x24
   21758:	bl	7dc0 <fprintf@plt>
   2175c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21760:	add	x1, x1, #0x30
   21764:	b	21aac <scols_init_debug@@SMARTCOLS_2.25+0xded8>
   21768:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2176c:	ldr	x8, [x8, #4016]
   21770:	ldr	x23, [x8]
   21774:	bl	7390 <getpid@plt>
   21778:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2177c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21780:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21784:	mov	w2, w0
   21788:	add	x1, x1, #0x2eb
   2178c:	add	x3, x3, #0x910
   21790:	add	x4, x4, #0xbee
   21794:	mov	x0, x23
   21798:	bl	7dc0 <fprintf@plt>
   2179c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   217a0:	add	x1, x1, #0xc6a
   217a4:	mov	x0, x19
   217a8:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   217ac:	b	2148c <scols_init_debug@@SMARTCOLS_2.25+0xd8b8>
   217b0:	ldr	x8, [sp, #64]
   217b4:	stur	x8, [x29, #-16]
   217b8:	b	218f0 <scols_init_debug@@SMARTCOLS_2.25+0xdd1c>
   217bc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   217c0:	ldr	x8, [x8, #4016]
   217c4:	ldr	x23, [x8]
   217c8:	bl	7390 <getpid@plt>
   217cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   217d0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   217d4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   217d8:	mov	w2, w0
   217dc:	add	x1, x1, #0x2eb
   217e0:	add	x3, x3, #0x910
   217e4:	add	x4, x4, #0xbee
   217e8:	mov	x0, x23
   217ec:	bl	7dc0 <fprintf@plt>
   217f0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   217f4:	add	x1, x1, #0xc91
   217f8:	mov	x0, x19
   217fc:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21800:	ldr	x1, [x19, #144]
   21804:	cbnz	x1, 214b0 <scols_init_debug@@SMARTCOLS_2.25+0xd8dc>
   21808:	b	214bc <scols_init_debug@@SMARTCOLS_2.25+0xd8e8>
   2180c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21810:	ldr	x8, [x8, #4016]
   21814:	ldr	x20, [x8]
   21818:	bl	7390 <getpid@plt>
   2181c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21820:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21824:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21828:	mov	w2, w0
   2182c:	add	x1, x1, #0x2eb
   21830:	add	x3, x3, #0x910
   21834:	add	x4, x4, #0xbee
   21838:	mov	x0, x20
   2183c:	bl	7dc0 <fprintf@plt>
   21840:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21844:	add	x1, x1, #0xc0b
   21848:	mov	x0, x19
   2184c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21850:	b	21444 <scols_init_debug@@SMARTCOLS_2.25+0xd870>
   21854:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21858:	ldr	x8, [x8, #4016]
   2185c:	ldr	x21, [x8]
   21860:	bl	7390 <getpid@plt>
   21864:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21868:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2186c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21870:	mov	w2, w0
   21874:	add	x1, x1, #0x2eb
   21878:	add	x3, x3, #0x910
   2187c:	add	x4, x4, #0xbee
   21880:	mov	x0, x21
   21884:	bl	7dc0 <fprintf@plt>
   21888:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2188c:	add	x1, x1, #0xc3e
   21890:	mov	x0, x19
   21894:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21898:	ldr	w0, [x19, #136]
   2189c:	b	21358 <scols_init_debug@@SMARTCOLS_2.25+0xd784>
   218a0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   218a4:	ldr	x8, [x8, #4016]
   218a8:	ldr	x23, [x8]
   218ac:	bl	7390 <getpid@plt>
   218b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   218b4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   218b8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   218bc:	mov	w2, w0
   218c0:	add	x1, x1, #0x2eb
   218c4:	add	x3, x3, #0x910
   218c8:	add	x4, x4, #0xbee
   218cc:	mov	x0, x23
   218d0:	bl	7dc0 <fprintf@plt>
   218d4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   218d8:	add	x1, x1, #0xc7a
   218dc:	mov	x0, x19
   218e0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   218e4:	mov	w23, #0x1                   	// #1
   218e8:	b	2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   218ec:	ldur	x8, [x29, #-16]
   218f0:	cbz	x8, 219b4 <scols_init_debug@@SMARTCOLS_2.25+0xdde0>
   218f4:	ldr	x10, [x19, #192]
   218f8:	subs	x9, x8, x10
   218fc:	b.ls	219b4 <scols_init_debug@@SMARTCOLS_2.25+0xdde0>  // b.plast
   21900:	cbz	x10, 2190c <scols_init_debug@@SMARTCOLS_2.25+0xdd38>
   21904:	mov	x8, x9
   21908:	stur	x9, [x29, #-16]
   2190c:	ldr	x9, [x19, #200]
   21910:	cbz	x9, 21920 <scols_init_debug@@SMARTCOLS_2.25+0xdd4c>
   21914:	cmp	x9, x8
   21918:	b.cs	21920 <scols_init_debug@@SMARTCOLS_2.25+0xdd4c>  // b.hs, b.nlast
   2191c:	stur	x9, [x29, #-16]
   21920:	ldrb	w8, [x19]
   21924:	cbz	w8, 21c64 <scols_init_debug@@SMARTCOLS_2.25+0xe090>
   21928:	ldr	w24, [x19, #136]
   2192c:	tbz	w24, #31, 2195c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   21930:	ldr	w8, [x19, #152]
   21934:	mov	x0, x19
   21938:	and	w8, w8, #0x2
   2193c:	orr	w1, w8, #0x80000
   21940:	str	w8, [x19, #140]
   21944:	bl	7460 <open@plt>
   21948:	str	w0, [x19, #136]
   2194c:	ldrb	w8, [x25, #2792]
   21950:	mov	w24, w0
   21954:	tbnz	w8, #2, 21bf8 <scols_init_debug@@SMARTCOLS_2.25+0xe024>
   21958:	tbnz	w24, #31, 21c64 <scols_init_debug@@SMARTCOLS_2.25+0xe090>
   2195c:	sub	x1, x29, #0x8
   21960:	mov	w0, w24
   21964:	bl	14248 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   21968:	cbz	w0, 21b50 <scols_init_debug@@SMARTCOLS_2.25+0xdf7c>
   2196c:	ldrb	w8, [x25, #2792]
   21970:	tbz	w8, #2, 21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   21974:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21978:	ldr	x8, [x8, #4016]
   2197c:	ldr	x24, [x8]
   21980:	bl	7390 <getpid@plt>
   21984:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21988:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2198c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21990:	mov	w2, w0
   21994:	add	x1, x1, #0x2eb
   21998:	add	x3, x3, #0x910
   2199c:	add	x4, x4, #0x918
   219a0:	mov	x0, x24
   219a4:	bl	7dc0 <fprintf@plt>
   219a8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   219ac:	add	x1, x1, #0x88
   219b0:	b	21aac <scols_init_debug@@SMARTCOLS_2.25+0xded8>
   219b4:	ldrb	w8, [x25, #2792]
   219b8:	tbnz	w8, #2, 21bac <scols_init_debug@@SMARTCOLS_2.25+0xdfd8>
   219bc:	mov	w24, wzr
   219c0:	cbz	w24, 219d4 <scols_init_debug@@SMARTCOLS_2.25+0xde00>
   219c4:	mov	w26, wzr
   219c8:	mov	w23, #0x1                   	// #1
   219cc:	tbz	w20, #31, 2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   219d0:	b	22144 <scols_init_debug@@SMARTCOLS_2.25+0xe570>
   219d4:	mov	w0, w20
   219d8:	bl	7690 <close@plt>
   219dc:	movi	v0.2d, #0x0
   219e0:	stp	q0, q0, [x23]
   219e4:	stp	q0, q0, [x23, #32]
   219e8:	stp	q0, q0, [x23, #64]
   219ec:	stp	q0, q0, [x23, #96]
   219f0:	stp	q0, q0, [x23, #128]
   219f4:	stp	q0, q0, [x23, #160]
   219f8:	stp	q0, q0, [x23, #192]
   219fc:	str	xzr, [x23, #224]
   21a00:	ldrb	w8, [x19, #156]
   21a04:	mov	w9, #0xfa                  	// #250
   21a08:	and	w8, w8, w9
   21a0c:	strb	w8, [x19, #156]
   21a10:	ldrb	w8, [x25, #2792]
   21a14:	tbnz	w8, #4, 21b08 <scols_init_debug@@SMARTCOLS_2.25+0xdf34>
   21a18:	mov	w24, wzr
   21a1c:	b	2138c <scols_init_debug@@SMARTCOLS_2.25+0xd7b8>
   21a20:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21a24:	ldr	x8, [x8, #4016]
   21a28:	ldr	x24, [x8]
   21a2c:	bl	7390 <getpid@plt>
   21a30:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21a34:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21a38:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21a3c:	mov	w2, w0
   21a40:	add	x1, x1, #0x2eb
   21a44:	add	x3, x3, #0x910
   21a48:	add	x4, x4, #0xbee
   21a4c:	mov	x0, x24
   21a50:	bl	7dc0 <fprintf@plt>
   21a54:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21a58:	add	x1, x1, #0xcbe
   21a5c:	mov	x0, x19
   21a60:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21a64:	ldr	x8, [x19, #192]
   21a68:	cbnz	x8, 2152c <scols_init_debug@@SMARTCOLS_2.25+0xd958>
   21a6c:	b	21524 <scols_init_debug@@SMARTCOLS_2.25+0xd950>
   21a70:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21a74:	ldr	x8, [x8, #4016]
   21a78:	ldr	x24, [x8]
   21a7c:	bl	7390 <getpid@plt>
   21a80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21a84:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21a88:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21a8c:	mov	w2, w0
   21a90:	add	x1, x1, #0x2eb
   21a94:	add	x3, x3, #0x910
   21a98:	add	x4, x4, #0x918
   21a9c:	mov	x0, x24
   21aa0:	bl	7dc0 <fprintf@plt>
   21aa4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21aa8:	add	x1, x1, #0x13
   21aac:	mov	x0, x19
   21ab0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21ab4:	b	21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   21ab8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21abc:	ldr	x8, [x8, #4016]
   21ac0:	ldr	x23, [x8]
   21ac4:	bl	7390 <getpid@plt>
   21ac8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21acc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21ad0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21ad4:	mov	w2, w0
   21ad8:	add	x1, x1, #0x2eb
   21adc:	add	x3, x3, #0x910
   21ae0:	add	x4, x4, #0xbee
   21ae4:	mov	x0, x23
   21ae8:	bl	7dc0 <fprintf@plt>
   21aec:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21af0:	add	x1, x1, #0xca1
   21af4:	mov	x0, x19
   21af8:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21afc:	mov	w23, #0x1                   	// #1
   21b00:	tbz	w20, #31, 2213c <scols_init_debug@@SMARTCOLS_2.25+0xe568>
   21b04:	b	22144 <scols_init_debug@@SMARTCOLS_2.25+0xe570>
   21b08:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21b0c:	ldr	x8, [x8, #4016]
   21b10:	ldr	x20, [x8]
   21b14:	bl	7390 <getpid@plt>
   21b18:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21b1c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21b20:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21b24:	mov	w2, w0
   21b28:	add	x1, x1, #0x2eb
   21b2c:	add	x3, x3, #0x910
   21b30:	add	x4, x4, #0xbee
   21b34:	mov	x0, x20
   21b38:	bl	7dc0 <fprintf@plt>
   21b3c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21b40:	add	x1, x1, #0xcd4
   21b44:	mov	x0, x19
   21b48:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21b4c:	b	21a18 <scols_init_debug@@SMARTCOLS_2.25+0xde44>
   21b50:	ldur	x8, [x29, #-16]
   21b54:	tst	x8, #0x1ff
   21b58:	b.eq	21b6c <scols_init_debug@@SMARTCOLS_2.25+0xdf98>  // b.none
   21b5c:	ldrb	w9, [x25, #2792]
   21b60:	tbnz	w9, #2, 21cac <scols_init_debug@@SMARTCOLS_2.25+0xe0d8>
   21b64:	and	x8, x8, #0xfffffffffffffe00
   21b68:	stur	x8, [x29, #-16]
   21b6c:	ldur	x9, [x29, #-8]
   21b70:	cmp	x8, x9
   21b74:	b.eq	219bc <scols_init_debug@@SMARTCOLS_2.25+0xdde8>  // b.none
   21b78:	ldrb	w8, [x25, #2792]
   21b7c:	tbnz	w8, #2, 21d00 <scols_init_debug@@SMARTCOLS_2.25+0xe12c>
   21b80:	mov	x0, x19
   21b84:	bl	224c8 <scols_init_debug@@SMARTCOLS_2.25+0xe8f4>
   21b88:	cbz	w0, 21d5c <scols_init_debug@@SMARTCOLS_2.25+0xe188>
   21b8c:	ldr	w8, [x21]
   21b90:	cmp	w8, #0x19
   21b94:	b.eq	21ba0 <scols_init_debug@@SMARTCOLS_2.25+0xdfcc>  // b.none
   21b98:	cmp	w8, #0x16
   21b9c:	b.ne	2154c <scols_init_debug@@SMARTCOLS_2.25+0xd978>  // b.any
   21ba0:	mov	w8, #0x22                  	// #34
   21ba4:	str	w8, [x21]
   21ba8:	b	2154c <scols_init_debug@@SMARTCOLS_2.25+0xd978>
   21bac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21bb0:	ldr	x8, [x8, #4016]
   21bb4:	ldr	x24, [x8]
   21bb8:	bl	7390 <getpid@plt>
   21bbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21bc0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21bc4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21bc8:	mov	w2, w0
   21bcc:	add	x1, x1, #0x2eb
   21bd0:	add	x3, x3, #0x910
   21bd4:	add	x4, x4, #0x918
   21bd8:	mov	x0, x24
   21bdc:	bl	7dc0 <fprintf@plt>
   21be0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21be4:	add	x1, x1, #0x50
   21be8:	mov	x0, x19
   21bec:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21bf0:	mov	w24, wzr
   21bf4:	b	219c0 <scols_init_debug@@SMARTCOLS_2.25+0xddec>
   21bf8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21bfc:	ldr	x8, [x8, #4016]
   21c00:	ldr	x24, [x8]
   21c04:	bl	7390 <getpid@plt>
   21c08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21c0c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c10:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c14:	mov	w2, w0
   21c18:	add	x1, x1, #0x2eb
   21c1c:	add	x3, x3, #0x910
   21c20:	add	x4, x4, #0x918
   21c24:	mov	x0, x24
   21c28:	bl	7dc0 <fprintf@plt>
   21c2c:	ldr	w8, [x19, #152]
   21c30:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c34:	adrp	x10, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c38:	add	x9, x9, #0x9df
   21c3c:	add	x10, x10, #0x1c5
   21c40:	tst	w8, #0x2
   21c44:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c48:	csel	x3, x10, x9, eq  // eq = none
   21c4c:	add	x1, x1, #0x9ce
   21c50:	mov	x0, x19
   21c54:	mov	x2, x19
   21c58:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21c5c:	ldr	w24, [x19, #136]
   21c60:	tbz	w24, #31, 2195c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   21c64:	ldrb	w8, [x25, #2792]
   21c68:	tbz	w8, #2, 21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   21c6c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21c70:	ldr	x8, [x8, #4016]
   21c74:	ldr	x24, [x8]
   21c78:	bl	7390 <getpid@plt>
   21c7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21c80:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c84:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21c88:	mov	w2, w0
   21c8c:	add	x1, x1, #0x2eb
   21c90:	add	x3, x3, #0x910
   21c94:	add	x4, x4, #0x918
   21c98:	mov	x0, x24
   21c9c:	bl	7dc0 <fprintf@plt>
   21ca0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21ca4:	add	x1, x1, #0x72
   21ca8:	b	21aac <scols_init_debug@@SMARTCOLS_2.25+0xded8>
   21cac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21cb0:	ldr	x8, [x8, #4016]
   21cb4:	mov	x26, x25
   21cb8:	ldr	x25, [x8]
   21cbc:	bl	7390 <getpid@plt>
   21cc0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21cc4:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21cc8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21ccc:	mov	w2, w0
   21cd0:	add	x1, x1, #0x2eb
   21cd4:	add	x3, x3, #0x910
   21cd8:	add	x4, x4, #0x918
   21cdc:	mov	x0, x25
   21ce0:	mov	x25, x26
   21ce4:	bl	7dc0 <fprintf@plt>
   21ce8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21cec:	add	x1, x1, #0xa9
   21cf0:	mov	x0, x19
   21cf4:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21cf8:	ldur	x8, [x29, #-16]
   21cfc:	b	21b64 <scols_init_debug@@SMARTCOLS_2.25+0xdf90>
   21d00:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   21d04:	ldr	x8, [x8, #4016]
   21d08:	mov	x26, x25
   21d0c:	ldr	x25, [x8]
   21d10:	bl	7390 <getpid@plt>
   21d14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   21d18:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21d1c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   21d20:	mov	w2, w0
   21d24:	add	x1, x1, #0x2eb
   21d28:	add	x3, x3, #0x910
   21d2c:	add	x4, x4, #0x918
   21d30:	mov	x0, x25
   21d34:	mov	x25, x26
   21d38:	bl	7dc0 <fprintf@plt>
   21d3c:	ldp	x3, x2, [x29, #-16]
   21d40:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   21d44:	add	x1, x1, #0xd6
   21d48:	mov	x0, x19
   21d4c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   21d50:	mov	x0, x19
   21d54:	bl	224c8 <scols_init_debug@@SMARTCOLS_2.25+0xe8f4>
   21d58:	cbnz	w0, 21b8c <scols_init_debug@@SMARTCOLS_2.25+0xdfb8>
   21d5c:	sub	x1, x29, #0x8
   21d60:	mov	w0, w24
   21d64:	bl	14248 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   21d68:	cbnz	w0, 21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   21d6c:	ldp	x8, x9, [x29, #-16]
   21d70:	cmp	x8, x9
   21d74:	b.eq	219bc <scols_init_debug@@SMARTCOLS_2.25+0xdde8>  // b.none
   21d78:	mov	w8, #0x22                  	// #34
   21d7c:	str	w8, [x21]
   21d80:	ldrb	w8, [x25, #2792]
   21d84:	tbnz	w8, #2, 221bc <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>
   21d88:	mov	w24, #0xffffffde            	// #-34
   21d8c:	b	219c0 <scols_init_debug@@SMARTCOLS_2.25+0xddec>
   21d90:	ldrb	w8, [x19, #156]
   21d94:	tbnz	w8, #3, 21da0 <scols_init_debug@@SMARTCOLS_2.25+0xe1cc>
   21d98:	mov	x25, x23
   21d9c:	b	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   21da0:	ldr	w8, [x21]
   21da4:	cmp	w8, #0xd
   21da8:	b.eq	21db8 <scols_init_debug@@SMARTCOLS_2.25+0xe1e4>  // b.none
   21dac:	mov	x25, x23
   21db0:	cmp	w8, #0x2
   21db4:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21db8:	ldr	q0, [sp]
   21dbc:	add	x0, sp, #0x10
   21dc0:	mov	x1, xzr
   21dc4:	str	q0, [sp, #16]
   21dc8:	bl	78c0 <nanosleep@plt>
   21dcc:	mov	x0, x19
   21dd0:	str	wzr, [x21]
   21dd4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21dd8:	mov	w22, w0
   21ddc:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21de0:	ldrb	w8, [x19, #156]
   21de4:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21de8:	ldr	w8, [x21]
   21dec:	cmp	w8, #0xd
   21df0:	b.eq	21e00 <scols_init_debug@@SMARTCOLS_2.25+0xe22c>  // b.none
   21df4:	mov	x25, x23
   21df8:	cmp	w8, #0x2
   21dfc:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21e00:	ldr	q0, [sp]
   21e04:	add	x0, sp, #0x10
   21e08:	mov	x1, xzr
   21e0c:	str	q0, [sp, #16]
   21e10:	bl	78c0 <nanosleep@plt>
   21e14:	mov	x0, x19
   21e18:	str	wzr, [x21]
   21e1c:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21e20:	mov	w22, w0
   21e24:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21e28:	ldrb	w8, [x19, #156]
   21e2c:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21e30:	ldr	w8, [x21]
   21e34:	cmp	w8, #0xd
   21e38:	b.eq	21e48 <scols_init_debug@@SMARTCOLS_2.25+0xe274>  // b.none
   21e3c:	mov	x25, x23
   21e40:	cmp	w8, #0x2
   21e44:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21e48:	ldr	q0, [sp]
   21e4c:	add	x0, sp, #0x10
   21e50:	mov	x1, xzr
   21e54:	str	q0, [sp, #16]
   21e58:	bl	78c0 <nanosleep@plt>
   21e5c:	mov	x0, x19
   21e60:	str	wzr, [x21]
   21e64:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21e68:	mov	w22, w0
   21e6c:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21e70:	ldrb	w8, [x19, #156]
   21e74:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21e78:	ldr	w8, [x21]
   21e7c:	cmp	w8, #0xd
   21e80:	b.eq	21e90 <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>  // b.none
   21e84:	mov	x25, x23
   21e88:	cmp	w8, #0x2
   21e8c:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21e90:	ldr	q0, [sp]
   21e94:	add	x0, sp, #0x10
   21e98:	mov	x1, xzr
   21e9c:	str	q0, [sp, #16]
   21ea0:	bl	78c0 <nanosleep@plt>
   21ea4:	mov	x0, x19
   21ea8:	str	wzr, [x21]
   21eac:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21eb0:	mov	w22, w0
   21eb4:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21eb8:	ldrb	w8, [x19, #156]
   21ebc:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21ec0:	ldr	w8, [x21]
   21ec4:	cmp	w8, #0xd
   21ec8:	b.eq	21ed8 <scols_init_debug@@SMARTCOLS_2.25+0xe304>  // b.none
   21ecc:	mov	x25, x23
   21ed0:	cmp	w8, #0x2
   21ed4:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21ed8:	ldr	q0, [sp]
   21edc:	add	x0, sp, #0x10
   21ee0:	mov	x1, xzr
   21ee4:	str	q0, [sp, #16]
   21ee8:	bl	78c0 <nanosleep@plt>
   21eec:	mov	x0, x19
   21ef0:	str	wzr, [x21]
   21ef4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21ef8:	mov	w22, w0
   21efc:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21f00:	ldrb	w8, [x19, #156]
   21f04:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21f08:	ldr	w8, [x21]
   21f0c:	cmp	w8, #0xd
   21f10:	b.eq	21f20 <scols_init_debug@@SMARTCOLS_2.25+0xe34c>  // b.none
   21f14:	mov	x25, x23
   21f18:	cmp	w8, #0x2
   21f1c:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21f20:	ldr	q0, [sp]
   21f24:	add	x0, sp, #0x10
   21f28:	mov	x1, xzr
   21f2c:	str	q0, [sp, #16]
   21f30:	bl	78c0 <nanosleep@plt>
   21f34:	mov	x0, x19
   21f38:	str	wzr, [x21]
   21f3c:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21f40:	mov	w22, w0
   21f44:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21f48:	ldrb	w8, [x19, #156]
   21f4c:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21f50:	ldr	w8, [x21]
   21f54:	cmp	w8, #0xd
   21f58:	b.eq	21f68 <scols_init_debug@@SMARTCOLS_2.25+0xe394>  // b.none
   21f5c:	mov	x25, x23
   21f60:	cmp	w8, #0x2
   21f64:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21f68:	ldr	q0, [sp]
   21f6c:	add	x0, sp, #0x10
   21f70:	mov	x1, xzr
   21f74:	str	q0, [sp, #16]
   21f78:	bl	78c0 <nanosleep@plt>
   21f7c:	mov	x0, x19
   21f80:	str	wzr, [x21]
   21f84:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21f88:	mov	w22, w0
   21f8c:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21f90:	ldrb	w8, [x19, #156]
   21f94:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21f98:	ldr	w8, [x21]
   21f9c:	cmp	w8, #0xd
   21fa0:	b.eq	21fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe3dc>  // b.none
   21fa4:	mov	x25, x23
   21fa8:	cmp	w8, #0x2
   21fac:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21fb0:	ldr	q0, [sp]
   21fb4:	add	x0, sp, #0x10
   21fb8:	mov	x1, xzr
   21fbc:	str	q0, [sp, #16]
   21fc0:	bl	78c0 <nanosleep@plt>
   21fc4:	mov	x0, x19
   21fc8:	str	wzr, [x21]
   21fcc:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   21fd0:	mov	w22, w0
   21fd4:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   21fd8:	ldrb	w8, [x19, #156]
   21fdc:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   21fe0:	ldr	w8, [x21]
   21fe4:	cmp	w8, #0xd
   21fe8:	b.eq	21ff8 <scols_init_debug@@SMARTCOLS_2.25+0xe424>  // b.none
   21fec:	mov	x25, x23
   21ff0:	cmp	w8, #0x2
   21ff4:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   21ff8:	ldr	q0, [sp]
   21ffc:	add	x0, sp, #0x10
   22000:	mov	x1, xzr
   22004:	str	q0, [sp, #16]
   22008:	bl	78c0 <nanosleep@plt>
   2200c:	mov	x0, x19
   22010:	str	wzr, [x21]
   22014:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   22018:	mov	w22, w0
   2201c:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   22020:	ldrb	w8, [x19, #156]
   22024:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   22028:	ldr	w8, [x21]
   2202c:	cmp	w8, #0xd
   22030:	b.eq	22040 <scols_init_debug@@SMARTCOLS_2.25+0xe46c>  // b.none
   22034:	mov	x25, x23
   22038:	cmp	w8, #0x2
   2203c:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   22040:	ldr	q0, [sp]
   22044:	add	x0, sp, #0x10
   22048:	mov	x1, xzr
   2204c:	str	q0, [sp, #16]
   22050:	bl	78c0 <nanosleep@plt>
   22054:	mov	x0, x19
   22058:	str	wzr, [x21]
   2205c:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   22060:	mov	w22, w0
   22064:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   22068:	ldrb	w8, [x19, #156]
   2206c:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   22070:	ldr	w8, [x21]
   22074:	cmp	w8, #0xd
   22078:	b.eq	22088 <scols_init_debug@@SMARTCOLS_2.25+0xe4b4>  // b.none
   2207c:	mov	x25, x23
   22080:	cmp	w8, #0x2
   22084:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   22088:	ldr	q0, [sp]
   2208c:	add	x0, sp, #0x10
   22090:	mov	x1, xzr
   22094:	str	q0, [sp, #16]
   22098:	bl	78c0 <nanosleep@plt>
   2209c:	mov	x0, x19
   220a0:	str	wzr, [x21]
   220a4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   220a8:	mov	w22, w0
   220ac:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   220b0:	ldrb	w8, [x19, #156]
   220b4:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   220b8:	ldr	w8, [x21]
   220bc:	cmp	w8, #0xd
   220c0:	b.eq	220d0 <scols_init_debug@@SMARTCOLS_2.25+0xe4fc>  // b.none
   220c4:	mov	x25, x23
   220c8:	cmp	w8, #0x2
   220cc:	b.ne	2212c <scols_init_debug@@SMARTCOLS_2.25+0xe558>  // b.any
   220d0:	ldr	q0, [sp]
   220d4:	add	x0, sp, #0x10
   220d8:	mov	x1, xzr
   220dc:	str	q0, [sp, #16]
   220e0:	bl	78c0 <nanosleep@plt>
   220e4:	mov	x0, x19
   220e8:	str	wzr, [x21]
   220ec:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   220f0:	mov	w22, w0
   220f4:	tbz	w0, #31, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   220f8:	ldrb	w8, [x19, #156]
   220fc:	tbz	w8, #3, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   22100:	ldr	w8, [x21]
   22104:	cmp	w8, #0xd
   22108:	b.eq	22114 <scols_init_debug@@SMARTCOLS_2.25+0xe540>  // b.none
   2210c:	cmp	w8, #0x2
   22110:	b.ne	21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>  // b.any
   22114:	ldr	q0, [sp]
   22118:	add	x0, sp, #0x10
   2211c:	mov	x1, xzr
   22120:	str	q0, [sp, #16]
   22124:	bl	78c0 <nanosleep@plt>
   22128:	b	21d98 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   2212c:	ldr	w8, [x21]
   22130:	mov	w26, wzr
   22134:	mov	w23, wzr
   22138:	neg	w24, w8
   2213c:	mov	w0, w20
   22140:	bl	7690 <close@plt>
   22144:	cbz	w23, 22160 <scols_init_debug@@SMARTCOLS_2.25+0xe58c>
   22148:	cmn	w24, #0x10
   2214c:	b.eq	22160 <scols_init_debug@@SMARTCOLS_2.25+0xe58c>  // b.none
   22150:	mov	w1, #0x4c01                	// #19457
   22154:	mov	w0, w22
   22158:	mov	w2, wzr
   2215c:	bl	7e00 <ioctl@plt>
   22160:	cbz	w26, 22168 <scols_init_debug@@SMARTCOLS_2.25+0xe594>
   22164:	str	w26, [x21]
   22168:	ldrb	w8, [x25, #2792]
   2216c:	tbz	w8, #4, 2138c <scols_init_debug@@SMARTCOLS_2.25+0xd7b8>
   22170:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22174:	ldr	x8, [x8, #4016]
   22178:	ldr	x20, [x8]
   2217c:	bl	7390 <getpid@plt>
   22180:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22184:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22188:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2218c:	mov	w2, w0
   22190:	add	x1, x1, #0x2eb
   22194:	add	x3, x3, #0x910
   22198:	add	x4, x4, #0xbee
   2219c:	mov	x0, x20
   221a0:	bl	7dc0 <fprintf@plt>
   221a4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   221a8:	add	x1, x1, #0xce3
   221ac:	mov	x0, x19
   221b0:	mov	w2, w24
   221b4:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   221b8:	b	2138c <scols_init_debug@@SMARTCOLS_2.25+0xd7b8>
   221bc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   221c0:	ldr	x8, [x8, #4016]
   221c4:	ldr	x24, [x8]
   221c8:	bl	7390 <getpid@plt>
   221cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   221d0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   221d4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   221d8:	mov	w2, w0
   221dc:	add	x1, x1, #0x2eb
   221e0:	add	x3, x3, #0x910
   221e4:	add	x4, x4, #0x918
   221e8:	mov	x0, x24
   221ec:	bl	7dc0 <fprintf@plt>
   221f0:	ldp	x3, x2, [x29, #-16]
   221f4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   221f8:	add	x1, x1, #0x10c
   221fc:	mov	x0, x19
   22200:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22204:	b	21548 <scols_init_debug@@SMARTCOLS_2.25+0xd974>
   22208:	stp	x29, x30, [sp, #-48]!
   2220c:	str	x21, [sp, #16]
   22210:	stp	x20, x19, [sp, #32]
   22214:	mov	x29, sp
   22218:	mov	x20, x1
   2221c:	mov	x19, x0
   22220:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   22224:	tbnz	w0, #31, 2224c <scols_init_debug@@SMARTCOLS_2.25+0xe678>
   22228:	mov	w1, #0x4c09                	// #19465
   2222c:	mov	x2, x20
   22230:	bl	7e00 <ioctl@plt>
   22234:	tbnz	w0, #31, 22254 <scols_init_debug@@SMARTCOLS_2.25+0xe680>
   22238:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2223c:	ldrb	w8, [x8, #2792]
   22240:	tbnz	w8, #2, 22280 <scols_init_debug@@SMARTCOLS_2.25+0xe6ac>
   22244:	mov	w20, wzr
   22248:	b	2226c <scols_init_debug@@SMARTCOLS_2.25+0xe698>
   2224c:	mov	w20, #0xffffffea            	// #-22
   22250:	b	2226c <scols_init_debug@@SMARTCOLS_2.25+0xe698>
   22254:	bl	7ca0 <__errno_location@plt>
   22258:	ldr	w8, [x0]
   2225c:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22260:	ldrb	w9, [x9, #2792]
   22264:	neg	w20, w8
   22268:	tbnz	w9, #2, 222c8 <scols_init_debug@@SMARTCOLS_2.25+0xe6f4>
   2226c:	mov	w0, w20
   22270:	ldp	x20, x19, [sp, #32]
   22274:	ldr	x21, [sp, #16]
   22278:	ldp	x29, x30, [sp], #48
   2227c:	ret
   22280:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22284:	ldr	x8, [x8, #4016]
   22288:	ldr	x20, [x8]
   2228c:	bl	7390 <getpid@plt>
   22290:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22294:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22298:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2229c:	mov	w2, w0
   222a0:	add	x1, x1, #0x2eb
   222a4:	add	x3, x3, #0x910
   222a8:	add	x4, x4, #0x918
   222ac:	mov	x0, x20
   222b0:	bl	7dc0 <fprintf@plt>
   222b4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   222b8:	add	x1, x1, #0xd67
   222bc:	mov	x0, x19
   222c0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   222c4:	b	22244 <scols_init_debug@@SMARTCOLS_2.25+0xe670>
   222c8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   222cc:	ldr	x8, [x8, #4016]
   222d0:	ldr	x21, [x8]
   222d4:	bl	7390 <getpid@plt>
   222d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   222dc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   222e0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   222e4:	mov	w2, w0
   222e8:	add	x1, x1, #0x2eb
   222ec:	add	x3, x3, #0x910
   222f0:	add	x4, x4, #0x918
   222f4:	mov	x0, x21
   222f8:	bl	7dc0 <fprintf@plt>
   222fc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22300:	add	x1, x1, #0xd48
   22304:	mov	x0, x19
   22308:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2230c:	b	2226c <scols_init_debug@@SMARTCOLS_2.25+0xe698>
   22310:	sub	sp, sp, #0x60
   22314:	stp	x29, x30, [sp, #32]
   22318:	str	x23, [sp, #48]
   2231c:	stp	x22, x21, [sp, #64]
   22320:	stp	x20, x19, [sp, #80]
   22324:	add	x29, sp, #0x20
   22328:	mov	x19, x0
   2232c:	bl	7ca0 <__errno_location@plt>
   22330:	mov	x20, x0
   22334:	str	wzr, [x0]
   22338:	mov	x0, x19
   2233c:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   22340:	tbnz	w0, #31, 223bc <scols_init_debug@@SMARTCOLS_2.25+0xe7e8>
   22344:	adrp	x23, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22348:	ldrb	w8, [x23, #2792]
   2234c:	mov	w21, w0
   22350:	tbnz	w8, #4, 223f0 <scols_init_debug@@SMARTCOLS_2.25+0xe81c>
   22354:	add	x22, x19, #0xa8
   22358:	mov	w1, #0x4c04                	// #19460
   2235c:	mov	w0, w21
   22360:	mov	x2, x22
   22364:	bl	7e00 <ioctl@plt>
   22368:	cbz	w0, 223ac <scols_init_debug@@SMARTCOLS_2.25+0xe7d8>
   2236c:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   22370:	ldr	q0, [x8, #2240]
   22374:	str	q0, [sp]
   22378:	ldr	w8, [x20]
   2237c:	cmp	w8, #0xb
   22380:	b.ne	223c8 <scols_init_debug@@SMARTCOLS_2.25+0xe7f4>  // b.any
   22384:	ldr	q0, [sp]
   22388:	add	x0, sp, #0x10
   2238c:	mov	x1, xzr
   22390:	str	q0, [sp, #16]
   22394:	bl	78c0 <nanosleep@plt>
   22398:	mov	w1, #0x4c04                	// #19460
   2239c:	mov	w0, w21
   223a0:	mov	x2, x22
   223a4:	bl	7e00 <ioctl@plt>
   223a8:	cbnz	w0, 22378 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   223ac:	ldrb	w8, [x23, #2792]
   223b0:	tbnz	w8, #4, 22438 <scols_init_debug@@SMARTCOLS_2.25+0xe864>
   223b4:	mov	w20, wzr
   223b8:	b	223d4 <scols_init_debug@@SMARTCOLS_2.25+0xe800>
   223bc:	ldr	w8, [x20]
   223c0:	neg	w20, w8
   223c4:	b	223d4 <scols_init_debug@@SMARTCOLS_2.25+0xe800>
   223c8:	ldrb	w9, [x23, #2792]
   223cc:	neg	w20, w8
   223d0:	tbnz	w9, #4, 22480 <scols_init_debug@@SMARTCOLS_2.25+0xe8ac>
   223d4:	mov	w0, w20
   223d8:	ldp	x20, x19, [sp, #80]
   223dc:	ldp	x22, x21, [sp, #64]
   223e0:	ldr	x23, [sp, #48]
   223e4:	ldp	x29, x30, [sp, #32]
   223e8:	add	sp, sp, #0x60
   223ec:	ret
   223f0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   223f4:	ldr	x8, [x8, #4016]
   223f8:	ldr	x22, [x8]
   223fc:	bl	7390 <getpid@plt>
   22400:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22404:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22408:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2240c:	mov	w2, w0
   22410:	add	x1, x1, #0x2eb
   22414:	add	x3, x3, #0x910
   22418:	add	x4, x4, #0xbee
   2241c:	mov	x0, x22
   22420:	bl	7dc0 <fprintf@plt>
   22424:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22428:	add	x1, x1, #0xc6a
   2242c:	mov	x0, x19
   22430:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22434:	b	22354 <scols_init_debug@@SMARTCOLS_2.25+0xe780>
   22438:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2243c:	ldr	x8, [x8, #4016]
   22440:	ldr	x20, [x8]
   22444:	bl	7390 <getpid@plt>
   22448:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2244c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22450:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22454:	mov	w2, w0
   22458:	add	x1, x1, #0x2eb
   2245c:	add	x3, x3, #0x910
   22460:	add	x4, x4, #0xbee
   22464:	mov	x0, x20
   22468:	bl	7dc0 <fprintf@plt>
   2246c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22470:	add	x1, x1, #0xcbe
   22474:	mov	x0, x19
   22478:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2247c:	b	223b4 <scols_init_debug@@SMARTCOLS_2.25+0xe7e0>
   22480:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22484:	ldr	x8, [x8, #4016]
   22488:	ldr	x21, [x8]
   2248c:	bl	7390 <getpid@plt>
   22490:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22494:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22498:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2249c:	mov	w2, w0
   224a0:	add	x1, x1, #0x2eb
   224a4:	add	x3, x3, #0x910
   224a8:	add	x4, x4, #0xbee
   224ac:	mov	x0, x21
   224b0:	bl	7dc0 <fprintf@plt>
   224b4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   224b8:	add	x1, x1, #0xca1
   224bc:	mov	x0, x19
   224c0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   224c4:	b	223d4 <scols_init_debug@@SMARTCOLS_2.25+0xe800>
   224c8:	stp	x29, x30, [sp, #-48]!
   224cc:	str	x21, [sp, #16]
   224d0:	stp	x20, x19, [sp, #32]
   224d4:	mov	x29, sp
   224d8:	mov	x19, x0
   224dc:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   224e0:	tbnz	w0, #31, 22508 <scols_init_debug@@SMARTCOLS_2.25+0xe934>
   224e4:	mov	w1, #0x4c07                	// #19463
   224e8:	mov	w2, wzr
   224ec:	bl	7e00 <ioctl@plt>
   224f0:	tbnz	w0, #31, 22510 <scols_init_debug@@SMARTCOLS_2.25+0xe93c>
   224f4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   224f8:	ldrb	w8, [x8, #2792]
   224fc:	tbnz	w8, #2, 2253c <scols_init_debug@@SMARTCOLS_2.25+0xe968>
   22500:	mov	w20, wzr
   22504:	b	22528 <scols_init_debug@@SMARTCOLS_2.25+0xe954>
   22508:	mov	w20, #0xffffffea            	// #-22
   2250c:	b	22528 <scols_init_debug@@SMARTCOLS_2.25+0xe954>
   22510:	bl	7ca0 <__errno_location@plt>
   22514:	ldr	w8, [x0]
   22518:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2251c:	ldrb	w9, [x9, #2792]
   22520:	neg	w20, w8
   22524:	tbnz	w9, #2, 22584 <scols_init_debug@@SMARTCOLS_2.25+0xe9b0>
   22528:	mov	w0, w20
   2252c:	ldp	x20, x19, [sp, #32]
   22530:	ldr	x21, [sp, #16]
   22534:	ldp	x29, x30, [sp], #48
   22538:	ret
   2253c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22540:	ldr	x8, [x8, #4016]
   22544:	ldr	x20, [x8]
   22548:	bl	7390 <getpid@plt>
   2254c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22550:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22554:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22558:	mov	w2, w0
   2255c:	add	x1, x1, #0x2eb
   22560:	add	x3, x3, #0x910
   22564:	add	x4, x4, #0x918
   22568:	mov	x0, x20
   2256c:	bl	7dc0 <fprintf@plt>
   22570:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22574:	add	x1, x1, #0xd0f
   22578:	mov	x0, x19
   2257c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22580:	b	22500 <scols_init_debug@@SMARTCOLS_2.25+0xe92c>
   22584:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22588:	ldr	x8, [x8, #4016]
   2258c:	ldr	x21, [x8]
   22590:	bl	7390 <getpid@plt>
   22594:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22598:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2259c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   225a0:	mov	w2, w0
   225a4:	add	x1, x1, #0x2eb
   225a8:	add	x3, x3, #0x910
   225ac:	add	x4, x4, #0x918
   225b0:	mov	x0, x21
   225b4:	bl	7dc0 <fprintf@plt>
   225b8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   225bc:	add	x1, x1, #0xcf2
   225c0:	mov	x0, x19
   225c4:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   225c8:	b	22528 <scols_init_debug@@SMARTCOLS_2.25+0xe954>
   225cc:	stp	x29, x30, [sp, #-48]!
   225d0:	str	x21, [sp, #16]
   225d4:	stp	x20, x19, [sp, #32]
   225d8:	mov	x29, sp
   225dc:	mov	x20, x1
   225e0:	mov	x19, x0
   225e4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   225e8:	tbnz	w0, #31, 22610 <scols_init_debug@@SMARTCOLS_2.25+0xea3c>
   225ec:	mov	w1, #0x4c08                	// #19464
   225f0:	mov	x2, x20
   225f4:	bl	7e00 <ioctl@plt>
   225f8:	tbnz	w0, #31, 22618 <scols_init_debug@@SMARTCOLS_2.25+0xea44>
   225fc:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22600:	ldrb	w8, [x8, #2792]
   22604:	tbnz	w8, #2, 22644 <scols_init_debug@@SMARTCOLS_2.25+0xea70>
   22608:	mov	w20, wzr
   2260c:	b	22630 <scols_init_debug@@SMARTCOLS_2.25+0xea5c>
   22610:	mov	w20, #0xffffffea            	// #-22
   22614:	b	22630 <scols_init_debug@@SMARTCOLS_2.25+0xea5c>
   22618:	bl	7ca0 <__errno_location@plt>
   2261c:	ldr	w8, [x0]
   22620:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22624:	ldrb	w9, [x9, #2792]
   22628:	neg	w20, w8
   2262c:	tbnz	w9, #2, 2268c <scols_init_debug@@SMARTCOLS_2.25+0xeab8>
   22630:	mov	w0, w20
   22634:	ldp	x20, x19, [sp, #32]
   22638:	ldr	x21, [sp, #16]
   2263c:	ldp	x29, x30, [sp], #48
   22640:	ret
   22644:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22648:	ldr	x8, [x8, #4016]
   2264c:	ldr	x20, [x8]
   22650:	bl	7390 <getpid@plt>
   22654:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22658:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2265c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22660:	mov	w2, w0
   22664:	add	x1, x1, #0x2eb
   22668:	add	x3, x3, #0x910
   2266c:	add	x4, x4, #0x918
   22670:	mov	x0, x20
   22674:	bl	7dc0 <fprintf@plt>
   22678:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2267c:	add	x1, x1, #0xd3a
   22680:	mov	x0, x19
   22684:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22688:	b	22608 <scols_init_debug@@SMARTCOLS_2.25+0xea34>
   2268c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22690:	ldr	x8, [x8, #4016]
   22694:	ldr	x21, [x8]
   22698:	bl	7390 <getpid@plt>
   2269c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   226a0:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   226a4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   226a8:	mov	w2, w0
   226ac:	add	x1, x1, #0x2eb
   226b0:	add	x3, x3, #0x910
   226b4:	add	x4, x4, #0x918
   226b8:	mov	x0, x21
   226bc:	bl	7dc0 <fprintf@plt>
   226c0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   226c4:	add	x1, x1, #0xd1c
   226c8:	mov	x0, x19
   226cc:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   226d0:	b	22630 <scols_init_debug@@SMARTCOLS_2.25+0xea5c>
   226d4:	stp	x29, x30, [sp, #-32]!
   226d8:	stp	x20, x19, [sp, #16]
   226dc:	mov	x29, sp
   226e0:	mov	x19, x0
   226e4:	bl	1f46c <scols_init_debug@@SMARTCOLS_2.25+0xb898>
   226e8:	tbnz	w0, #31, 22718 <scols_init_debug@@SMARTCOLS_2.25+0xeb44>
   226ec:	mov	w1, #0x4c01                	// #19457
   226f0:	mov	w2, wzr
   226f4:	bl	7e00 <ioctl@plt>
   226f8:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   226fc:	ldr	w8, [x8, #2792]
   22700:	tbnz	w0, #31, 22728 <scols_init_debug@@SMARTCOLS_2.25+0xeb54>
   22704:	tbnz	w8, #2, 22744 <scols_init_debug@@SMARTCOLS_2.25+0xeb70>
   22708:	mov	w0, wzr
   2270c:	ldp	x20, x19, [sp, #16]
   22710:	ldp	x29, x30, [sp], #32
   22714:	ret
   22718:	mov	w0, #0xffffffea            	// #-22
   2271c:	ldp	x20, x19, [sp, #16]
   22720:	ldp	x29, x30, [sp], #32
   22724:	ret
   22728:	tbnz	w8, #2, 22798 <scols_init_debug@@SMARTCOLS_2.25+0xebc4>
   2272c:	bl	7ca0 <__errno_location@plt>
   22730:	ldr	w8, [x0]
   22734:	neg	w0, w8
   22738:	ldp	x20, x19, [sp, #16]
   2273c:	ldp	x29, x30, [sp], #32
   22740:	ret
   22744:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22748:	ldr	x8, [x8, #4016]
   2274c:	ldr	x20, [x8]
   22750:	bl	7390 <getpid@plt>
   22754:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22758:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2275c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22760:	mov	w2, w0
   22764:	add	x1, x1, #0x2eb
   22768:	add	x3, x3, #0x910
   2276c:	add	x4, x4, #0x918
   22770:	mov	x0, x20
   22774:	bl	7dc0 <fprintf@plt>
   22778:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2277c:	add	x1, x1, #0xd95
   22780:	mov	x0, x19
   22784:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22788:	mov	w0, wzr
   2278c:	ldp	x20, x19, [sp, #16]
   22790:	ldp	x29, x30, [sp], #32
   22794:	ret
   22798:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2279c:	ldr	x8, [x8, #4016]
   227a0:	ldr	x20, [x8]
   227a4:	bl	7390 <getpid@plt>
   227a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   227ac:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   227b0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   227b4:	mov	w2, w0
   227b8:	add	x1, x1, #0x2eb
   227bc:	add	x3, x3, #0x910
   227c0:	add	x4, x4, #0x918
   227c4:	mov	x0, x20
   227c8:	bl	7dc0 <fprintf@plt>
   227cc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   227d0:	add	x1, x1, #0xd7e
   227d4:	mov	x0, x19
   227d8:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   227dc:	b	2272c <scols_init_debug@@SMARTCOLS_2.25+0xeb58>
   227e0:	sub	sp, sp, #0x40
   227e4:	stp	x29, x30, [sp, #16]
   227e8:	stp	x22, x21, [sp, #32]
   227ec:	stp	x20, x19, [sp, #48]
   227f0:	add	x29, sp, #0x10
   227f4:	mov	x19, x0
   227f8:	mov	w8, #0xffffffff            	// #-1
   227fc:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22800:	stur	w8, [x29, #-4]
   22804:	cbz	x0, 228bc <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   22808:	ldrb	w8, [x19]
   2280c:	cbz	w8, 228bc <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   22810:	ldrb	w8, [x19, #153]
   22814:	tbnz	w8, #0, 22828 <scols_init_debug@@SMARTCOLS_2.25+0xec54>
   22818:	mov	w20, #0xffffffda            	// #-38
   2281c:	ldrb	w8, [x22, #2792]
   22820:	tbz	w8, #2, 228c8 <scols_init_debug@@SMARTCOLS_2.25+0xecf4>
   22824:	b	22908 <scols_init_debug@@SMARTCOLS_2.25+0xed34>
   22828:	mov	w1, #0x2f                  	// #47
   2282c:	mov	x0, x19
   22830:	bl	76c0 <strrchr@plt>
   22834:	cbz	x0, 228bc <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   22838:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2283c:	add	x1, x1, #0xda4
   22840:	sub	x2, x29, #0x4
   22844:	mov	x20, x0
   22848:	bl	7b70 <__isoc99_sscanf@plt>
   2284c:	cmp	w0, #0x1
   22850:	b.eq	22870 <scols_init_debug@@SMARTCOLS_2.25+0xec9c>  // b.none
   22854:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22858:	add	x1, x1, #0xdac
   2285c:	sub	x2, x29, #0x4
   22860:	mov	x0, x20
   22864:	bl	7b70 <__isoc99_sscanf@plt>
   22868:	cmp	w0, #0x1
   2286c:	b.ne	228bc <scols_init_debug@@SMARTCOLS_2.25+0xece8>  // b.any
   22870:	ldur	w8, [x29, #-4]
   22874:	tbnz	w8, #31, 228bc <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   22878:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2287c:	mov	w1, #0x2                   	// #2
   22880:	add	x0, x0, #0x991
   22884:	movk	w1, #0x8, lsl #16
   22888:	bl	7460 <open@plt>
   2288c:	tbnz	w0, #31, 228e0 <scols_init_debug@@SMARTCOLS_2.25+0xed0c>
   22890:	ldrb	w8, [x22, #2792]
   22894:	mov	w21, w0
   22898:	tbnz	w8, #2, 22954 <scols_init_debug@@SMARTCOLS_2.25+0xed80>
   2289c:	ldur	w2, [x29, #-4]
   228a0:	mov	w1, #0x4c80                	// #19584
   228a4:	mov	w0, w21
   228a8:	bl	7e00 <ioctl@plt>
   228ac:	mov	w20, w0
   228b0:	mov	w0, w21
   228b4:	bl	7690 <close@plt>
   228b8:	b	228e4 <scols_init_debug@@SMARTCOLS_2.25+0xed10>
   228bc:	mov	w20, #0xffffffea            	// #-22
   228c0:	ldrb	w8, [x22, #2792]
   228c4:	tbnz	w8, #2, 22908 <scols_init_debug@@SMARTCOLS_2.25+0xed34>
   228c8:	mov	w0, w20
   228cc:	ldp	x20, x19, [sp, #48]
   228d0:	ldp	x22, x21, [sp, #32]
   228d4:	ldp	x29, x30, [sp, #16]
   228d8:	add	sp, sp, #0x40
   228dc:	ret
   228e0:	mov	w20, #0xffffffea            	// #-22
   228e4:	ldrb	w8, [x19, #156]
   228e8:	lsr	w9, w20, #28
   228ec:	and	w9, w9, #0x8
   228f0:	and	w8, w8, #0xfffffff7
   228f4:	orr	w8, w9, w8
   228f8:	eor	w8, w8, #0x8
   228fc:	strb	w8, [x19, #156]
   22900:	ldrb	w8, [x22, #2792]
   22904:	tbz	w8, #2, 228c8 <scols_init_debug@@SMARTCOLS_2.25+0xecf4>
   22908:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2290c:	ldr	x8, [x8, #4016]
   22910:	ldr	x21, [x8]
   22914:	bl	7390 <getpid@plt>
   22918:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2291c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22920:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22924:	mov	w2, w0
   22928:	add	x1, x1, #0x2eb
   2292c:	add	x3, x3, #0x910
   22930:	add	x4, x4, #0x918
   22934:	mov	x0, x21
   22938:	bl	7dc0 <fprintf@plt>
   2293c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22940:	add	x1, x1, #0xdbe
   22944:	mov	x0, x19
   22948:	mov	w2, w20
   2294c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22950:	b	228c8 <scols_init_debug@@SMARTCOLS_2.25+0xecf4>
   22954:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22958:	ldr	x8, [x8, #4016]
   2295c:	ldr	x20, [x8]
   22960:	bl	7390 <getpid@plt>
   22964:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22968:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2296c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22970:	mov	w2, w0
   22974:	add	x1, x1, #0x2eb
   22978:	add	x3, x3, #0x910
   2297c:	add	x4, x4, #0x918
   22980:	mov	x0, x20
   22984:	bl	7dc0 <fprintf@plt>
   22988:	ldur	w2, [x29, #-4]
   2298c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22990:	add	x1, x1, #0xdb0
   22994:	mov	x0, x19
   22998:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2299c:	b	2289c <scols_init_debug@@SMARTCOLS_2.25+0xecc8>
   229a0:	sub	sp, sp, #0x50
   229a4:	stp	x22, x21, [sp, #48]
   229a8:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   229ac:	ldrb	w8, [x22, #2792]
   229b0:	stp	x20, x19, [sp, #64]
   229b4:	mov	x19, x0
   229b8:	stp	x29, x30, [sp, #16]
   229bc:	str	x23, [sp, #32]
   229c0:	add	x29, sp, #0x10
   229c4:	tbnz	w8, #2, 22ac8 <scols_init_debug@@SMARTCOLS_2.25+0xeef4>
   229c8:	ldrb	w8, [x19, #153]
   229cc:	tbz	w8, #0, 22a74 <scols_init_debug@@SMARTCOLS_2.25+0xeea0>
   229d0:	ldrb	w8, [x22, #2792]
   229d4:	tbnz	w8, #2, 22b60 <scols_init_debug@@SMARTCOLS_2.25+0xef8c>
   229d8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   229dc:	mov	w1, #0x2                   	// #2
   229e0:	add	x0, x0, #0x991
   229e4:	movk	w1, #0x8, lsl #16
   229e8:	bl	7460 <open@plt>
   229ec:	mov	w21, w0
   229f0:	mov	w23, #0xffffffff            	// #-1
   229f4:	tbnz	w0, #31, 22a38 <scols_init_debug@@SMARTCOLS_2.25+0xee64>
   229f8:	mov	w1, #0x4c82                	// #19586
   229fc:	mov	w0, w21
   22a00:	bl	7e00 <ioctl@plt>
   22a04:	mov	w20, w0
   22a08:	tbnz	w0, #31, 22a3c <scols_init_debug@@SMARTCOLS_2.25+0xee68>
   22a0c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22a10:	add	x2, x2, #0xda5
   22a14:	mov	x0, sp
   22a18:	mov	w1, #0x10                  	// #16
   22a1c:	mov	w3, w20
   22a20:	bl	7300 <snprintf@plt>
   22a24:	mov	x1, sp
   22a28:	mov	x0, x19
   22a2c:	bl	1fbc4 <scols_init_debug@@SMARTCOLS_2.25+0xbff0>
   22a30:	mov	w20, w0
   22a34:	b	22a3c <scols_init_debug@@SMARTCOLS_2.25+0xee68>
   22a38:	mov	w20, #0xffffffff            	// #-1
   22a3c:	ldrb	w8, [x19, #156]
   22a40:	cmp	w20, #0x0
   22a44:	ccmp	w21, w23, #0x4, eq  // eq = none
   22a48:	mov	w9, #0x8                   	// #8
   22a4c:	csel	w9, w9, wzr, gt
   22a50:	and	w8, w8, #0xfffffff7
   22a54:	orr	w8, w9, w8
   22a58:	strb	w8, [x19, #156]
   22a5c:	tbnz	w21, #31, 22a68 <scols_init_debug@@SMARTCOLS_2.25+0xee94>
   22a60:	mov	w0, w21
   22a64:	bl	7690 <close@plt>
   22a68:	ldrb	w8, [x22, #2792]
   22a6c:	tbnz	w8, #2, 22ba8 <scols_init_debug@@SMARTCOLS_2.25+0xefd4>
   22a70:	tbz	w20, #31, 22aac <scols_init_debug@@SMARTCOLS_2.25+0xeed8>
   22a74:	ldrb	w8, [x22, #2792]
   22a78:	tbnz	w8, #2, 22b18 <scols_init_debug@@SMARTCOLS_2.25+0xef44>
   22a7c:	mov	w1, #0x1                   	// #1
   22a80:	mov	x0, x19
   22a84:	bl	1f564 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   22a88:	mov	w20, w0
   22a8c:	cbnz	w0, 22aac <scols_init_debug@@SMARTCOLS_2.25+0xeed8>
   22a90:	mov	x0, x19
   22a94:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   22a98:	mov	w20, w0
   22a9c:	mov	x0, x19
   22aa0:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   22aa4:	ldrb	w8, [x22, #2792]
   22aa8:	tbnz	w8, #2, 22bf8 <scols_init_debug@@SMARTCOLS_2.25+0xf024>
   22aac:	mov	w0, w20
   22ab0:	ldp	x20, x19, [sp, #64]
   22ab4:	ldp	x22, x21, [sp, #48]
   22ab8:	ldr	x23, [sp, #32]
   22abc:	ldp	x29, x30, [sp, #16]
   22ac0:	add	sp, sp, #0x50
   22ac4:	ret
   22ac8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22acc:	ldr	x8, [x8, #4016]
   22ad0:	ldr	x20, [x8]
   22ad4:	bl	7390 <getpid@plt>
   22ad8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22adc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22ae0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22ae4:	mov	w2, w0
   22ae8:	add	x1, x1, #0x2eb
   22aec:	add	x3, x3, #0x910
   22af0:	add	x4, x4, #0x918
   22af4:	mov	x0, x20
   22af8:	bl	7dc0 <fprintf@plt>
   22afc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b00:	add	x1, x1, #0xdd6
   22b04:	mov	x0, x19
   22b08:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22b0c:	ldrb	w8, [x19, #153]
   22b10:	tbnz	w8, #0, 229d0 <scols_init_debug@@SMARTCOLS_2.25+0xedfc>
   22b14:	b	22a74 <scols_init_debug@@SMARTCOLS_2.25+0xeea0>
   22b18:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22b1c:	ldr	x8, [x8, #4016]
   22b20:	ldr	x20, [x8]
   22b24:	bl	7390 <getpid@plt>
   22b28:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22b2c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b30:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b34:	mov	w2, w0
   22b38:	add	x1, x1, #0x2eb
   22b3c:	add	x3, x3, #0x910
   22b40:	add	x4, x4, #0x918
   22b44:	mov	x0, x20
   22b48:	bl	7dc0 <fprintf@plt>
   22b4c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b50:	add	x1, x1, #0xe23
   22b54:	mov	x0, x19
   22b58:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22b5c:	b	22a7c <scols_init_debug@@SMARTCOLS_2.25+0xeea8>
   22b60:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22b64:	ldr	x8, [x8, #4016]
   22b68:	ldr	x20, [x8]
   22b6c:	bl	7390 <getpid@plt>
   22b70:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22b74:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b78:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b7c:	mov	w2, w0
   22b80:	add	x1, x1, #0x2eb
   22b84:	add	x3, x3, #0x910
   22b88:	add	x4, x4, #0x918
   22b8c:	mov	x0, x20
   22b90:	bl	7dc0 <fprintf@plt>
   22b94:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22b98:	add	x1, x1, #0xdec
   22b9c:	mov	x0, x19
   22ba0:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22ba4:	b	229d8 <scols_init_debug@@SMARTCOLS_2.25+0xee04>
   22ba8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22bac:	ldr	x8, [x8, #4016]
   22bb0:	ldr	x21, [x8]
   22bb4:	bl	7390 <getpid@plt>
   22bb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22bbc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22bc0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22bc4:	mov	w2, w0
   22bc8:	add	x1, x1, #0x2eb
   22bcc:	add	x3, x3, #0x910
   22bd0:	add	x4, x4, #0x918
   22bd4:	mov	x0, x21
   22bd8:	bl	7dc0 <fprintf@plt>
   22bdc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22be0:	add	x1, x1, #0xdff
   22be4:	mov	x0, x19
   22be8:	mov	w2, w20
   22bec:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22bf0:	tbz	w20, #31, 22aac <scols_init_debug@@SMARTCOLS_2.25+0xeed8>
   22bf4:	b	22a74 <scols_init_debug@@SMARTCOLS_2.25+0xeea0>
   22bf8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22bfc:	ldr	x8, [x8, #4016]
   22c00:	ldr	x21, [x8]
   22c04:	bl	7390 <getpid@plt>
   22c08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   22c0c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22c10:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22c14:	mov	w2, w0
   22c18:	add	x1, x1, #0x2eb
   22c1c:	add	x3, x3, #0x910
   22c20:	add	x4, x4, #0x918
   22c24:	mov	x0, x21
   22c28:	bl	7dc0 <fprintf@plt>
   22c2c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22c30:	add	x1, x1, #0xe33
   22c34:	mov	x0, x19
   22c38:	mov	w2, w20
   22c3c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   22c40:	b	22aac <scols_init_debug@@SMARTCOLS_2.25+0xeed8>
   22c44:	stp	x29, x30, [sp, #-48]!
   22c48:	str	x28, [sp, #16]
   22c4c:	stp	x20, x19, [sp, #32]
   22c50:	mov	x29, sp
   22c54:	sub	sp, sp, #0x1d0
   22c58:	cbz	x0, 22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xf0f4>
   22c5c:	mov	x20, x0
   22c60:	add	x0, sp, #0x8
   22c64:	mov	w1, wzr
   22c68:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   22c6c:	mov	w19, w0
   22c70:	cbnz	w0, 22cdc <scols_init_debug@@SMARTCOLS_2.25+0xf108>
   22c74:	add	x0, sp, #0x8
   22c78:	mov	x1, x20
   22c7c:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   22c80:	mov	w19, w0
   22c84:	cbnz	w0, 22cdc <scols_init_debug@@SMARTCOLS_2.25+0xf108>
   22c88:	add	x0, sp, #0x8
   22c8c:	bl	20388 <scols_init_debug@@SMARTCOLS_2.25+0xc7b4>
   22c90:	cbz	x0, 22ca8 <scols_init_debug@@SMARTCOLS_2.25+0xf0d4>
   22c94:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   22c98:	add	x2, x2, #0xb6f
   22c9c:	add	x1, x29, #0x1c
   22ca0:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   22ca4:	cbz	w0, 22cd8 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   22ca8:	ldrb	w8, [sp, #160]
   22cac:	tbnz	w8, #6, 22cd0 <scols_init_debug@@SMARTCOLS_2.25+0xf0fc>
   22cb0:	add	x0, sp, #0x8
   22cb4:	bl	200d4 <scols_init_debug@@SMARTCOLS_2.25+0xc500>
   22cb8:	cbz	x0, 22cd0 <scols_init_debug@@SMARTCOLS_2.25+0xf0fc>
   22cbc:	ldr	w8, [x0, #52]
   22cc0:	and	w19, w8, #0x4
   22cc4:	b	22cdc <scols_init_debug@@SMARTCOLS_2.25+0xf108>
   22cc8:	mov	w19, wzr
   22ccc:	b	22ce4 <scols_init_debug@@SMARTCOLS_2.25+0xf110>
   22cd0:	mov	w19, wzr
   22cd4:	b	22cdc <scols_init_debug@@SMARTCOLS_2.25+0xf108>
   22cd8:	ldr	w19, [x29, #28]
   22cdc:	add	x0, sp, #0x8
   22ce0:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   22ce4:	mov	w0, w19
   22ce8:	add	sp, sp, #0x1d0
   22cec:	ldp	x20, x19, [sp, #32]
   22cf0:	ldr	x28, [sp, #16]
   22cf4:	ldp	x29, x30, [sp], #48
   22cf8:	ret
   22cfc:	sub	sp, sp, #0x1f0
   22d00:	stp	x28, x19, [sp, #480]
   22d04:	mov	x19, x0
   22d08:	stp	x29, x30, [sp, #464]
   22d0c:	add	x29, sp, #0x1d0
   22d10:	cbz	x0, 22d58 <scols_init_debug@@SMARTCOLS_2.25+0xf184>
   22d14:	add	x0, sp, #0x8
   22d18:	mov	w1, wzr
   22d1c:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   22d20:	cbz	w0, 22d2c <scols_init_debug@@SMARTCOLS_2.25+0xf158>
   22d24:	mov	x19, xzr
   22d28:	b	22d58 <scols_init_debug@@SMARTCOLS_2.25+0xf184>
   22d2c:	add	x0, sp, #0x8
   22d30:	mov	x1, x19
   22d34:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   22d38:	cbz	w0, 22d44 <scols_init_debug@@SMARTCOLS_2.25+0xf170>
   22d3c:	mov	x19, xzr
   22d40:	b	22d50 <scols_init_debug@@SMARTCOLS_2.25+0xf17c>
   22d44:	add	x0, sp, #0x8
   22d48:	bl	202b8 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   22d4c:	mov	x19, x0
   22d50:	add	x0, sp, #0x8
   22d54:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   22d58:	mov	x0, x19
   22d5c:	ldp	x28, x19, [sp, #480]
   22d60:	ldp	x29, x30, [sp, #464]
   22d64:	add	sp, sp, #0x1f0
   22d68:	ret
   22d6c:	stp	x29, x30, [sp, #-80]!
   22d70:	str	x28, [sp, #16]
   22d74:	stp	x24, x23, [sp, #32]
   22d78:	stp	x22, x21, [sp, #48]
   22d7c:	stp	x20, x19, [sp, #64]
   22d80:	mov	x29, sp
   22d84:	sub	sp, sp, #0x250
   22d88:	mov	w23, wzr
   22d8c:	cbz	x0, 22e0c <scols_init_debug@@SMARTCOLS_2.25+0xf238>
   22d90:	mov	x22, x1
   22d94:	cbz	x1, 22e0c <scols_init_debug@@SMARTCOLS_2.25+0xf238>
   22d98:	mov	x24, x0
   22d9c:	add	x0, sp, #0x88
   22da0:	mov	w1, wzr
   22da4:	mov	w19, w4
   22da8:	mov	x20, x3
   22dac:	mov	x21, x2
   22db0:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   22db4:	mov	w23, w0
   22db8:	cbnz	w0, 22e0c <scols_init_debug@@SMARTCOLS_2.25+0xf238>
   22dbc:	add	x0, sp, #0x88
   22dc0:	mov	x1, x24
   22dc4:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   22dc8:	mov	w23, w0
   22dcc:	cbnz	w0, 22e0c <scols_init_debug@@SMARTCOLS_2.25+0xf238>
   22dd0:	add	x2, sp, #0x8
   22dd4:	mov	x1, x22
   22dd8:	add	x23, sp, #0x8
   22ddc:	bl	7ce0 <__xstat@plt>
   22de0:	cmp	w0, #0x0
   22de4:	csel	x1, x23, xzr, eq  // eq = none
   22de8:	add	x0, sp, #0x88
   22dec:	mov	x2, x22
   22df0:	mov	x3, x21
   22df4:	mov	x4, x20
   22df8:	mov	w5, w19
   22dfc:	bl	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd104>
   22e00:	mov	w23, w0
   22e04:	add	x0, sp, #0x88
   22e08:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   22e0c:	mov	w0, w23
   22e10:	add	sp, sp, #0x250
   22e14:	ldp	x20, x19, [sp, #64]
   22e18:	ldp	x22, x21, [sp, #48]
   22e1c:	ldp	x24, x23, [sp, #32]
   22e20:	ldr	x28, [sp, #16]
   22e24:	ldp	x29, x30, [sp], #80
   22e28:	ret
   22e2c:	stp	x29, x30, [sp, #-48]!
   22e30:	str	x28, [sp, #16]
   22e34:	stp	x20, x19, [sp, #32]
   22e38:	mov	x29, sp
   22e3c:	sub	sp, sp, #0x1d0
   22e40:	cbz	x0, 22e88 <scols_init_debug@@SMARTCOLS_2.25+0xf2b4>
   22e44:	mov	x20, x0
   22e48:	add	x0, sp, #0x8
   22e4c:	mov	w1, wzr
   22e50:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   22e54:	mov	w19, w0
   22e58:	cbnz	w0, 22e7c <scols_init_debug@@SMARTCOLS_2.25+0xf2a8>
   22e5c:	add	x0, sp, #0x8
   22e60:	mov	x1, x20
   22e64:	bl	1eb74 <scols_init_debug@@SMARTCOLS_2.25+0xafa0>
   22e68:	mov	w19, w0
   22e6c:	cbnz	w0, 22e7c <scols_init_debug@@SMARTCOLS_2.25+0xf2a8>
   22e70:	add	x0, sp, #0x8
   22e74:	bl	226d4 <scols_init_debug@@SMARTCOLS_2.25+0xeb00>
   22e78:	mov	w19, w0
   22e7c:	add	x0, sp, #0x8
   22e80:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   22e84:	b	22e8c <scols_init_debug@@SMARTCOLS_2.25+0xf2b8>
   22e88:	mov	w19, #0xffffffea            	// #-22
   22e8c:	mov	w0, w19
   22e90:	add	sp, sp, #0x1d0
   22e94:	ldp	x20, x19, [sp, #32]
   22e98:	ldr	x28, [sp, #16]
   22e9c:	ldp	x29, x30, [sp], #48
   22ea0:	ret
   22ea4:	sub	sp, sp, #0xd0
   22ea8:	stp	x29, x30, [sp, #128]
   22eac:	stp	x26, x25, [sp, #144]
   22eb0:	stp	x24, x23, [sp, #160]
   22eb4:	stp	x22, x21, [sp, #176]
   22eb8:	stp	x20, x19, [sp, #192]
   22ebc:	add	x29, sp, #0x80
   22ec0:	cbz	x1, 22f44 <scols_init_debug@@SMARTCOLS_2.25+0xf370>
   22ec4:	mov	x22, x2
   22ec8:	mov	x20, x0
   22ecc:	mov	x2, sp
   22ed0:	mov	w0, wzr
   22ed4:	mov	w19, w4
   22ed8:	mov	x21, x3
   22edc:	mov	x23, x1
   22ee0:	mov	x26, sp
   22ee4:	bl	7ce0 <__xstat@plt>
   22ee8:	mov	w25, w0
   22eec:	mov	w1, #0x2                   	// #2
   22ef0:	mov	x0, x20
   22ef4:	bl	1f564 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   22ef8:	mov	w24, w0
   22efc:	cbnz	w0, 22f48 <scols_init_debug@@SMARTCOLS_2.25+0xf374>
   22f00:	cmp	w25, #0x0
   22f04:	csel	x25, x26, xzr, eq  // eq = none
   22f08:	mov	x0, x20
   22f0c:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   22f10:	mov	w24, w0
   22f14:	cbnz	w0, 22f38 <scols_init_debug@@SMARTCOLS_2.25+0xf364>
   22f18:	mov	x0, x20
   22f1c:	mov	x1, x25
   22f20:	mov	x2, x23
   22f24:	mov	x3, x22
   22f28:	mov	x4, x21
   22f2c:	mov	w5, w19
   22f30:	bl	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd104>
   22f34:	cbz	w0, 22f08 <scols_init_debug@@SMARTCOLS_2.25+0xf334>
   22f38:	mov	x0, x20
   22f3c:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   22f40:	b	22f48 <scols_init_debug@@SMARTCOLS_2.25+0xf374>
   22f44:	mov	w24, #0xffffffea            	// #-22
   22f48:	mov	w0, w24
   22f4c:	ldp	x20, x19, [sp, #192]
   22f50:	ldp	x22, x21, [sp, #176]
   22f54:	ldp	x24, x23, [sp, #160]
   22f58:	ldp	x26, x25, [sp, #144]
   22f5c:	ldp	x29, x30, [sp, #128]
   22f60:	add	sp, sp, #0xd0
   22f64:	ret
   22f68:	sub	sp, sp, #0xf0
   22f6c:	stp	x29, x30, [sp, #144]
   22f70:	stp	x28, x27, [sp, #160]
   22f74:	stp	x26, x25, [sp, #176]
   22f78:	stp	x24, x23, [sp, #192]
   22f7c:	stp	x22, x21, [sp, #208]
   22f80:	stp	x20, x19, [sp, #224]
   22f84:	add	x29, sp, #0x90
   22f88:	cbz	x1, 23044 <scols_init_debug@@SMARTCOLS_2.25+0xf470>
   22f8c:	adrp	x26, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   22f90:	ldrb	w8, [x26, #2792]
   22f94:	mov	x20, x3
   22f98:	mov	x21, x2
   22f9c:	mov	x22, x1
   22fa0:	mov	x19, x0
   22fa4:	tbnz	w8, #2, 232ec <scols_init_debug@@SMARTCOLS_2.25+0xf718>
   22fa8:	add	x2, sp, #0x10
   22fac:	mov	w0, wzr
   22fb0:	mov	x1, x22
   22fb4:	bl	7ce0 <__xstat@plt>
   22fb8:	mov	w25, w0
   22fbc:	mov	w1, #0x2                   	// #2
   22fc0:	mov	x0, x19
   22fc4:	bl	1f564 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   22fc8:	mov	w23, w0
   22fcc:	cbnz	w0, 23048 <scols_init_debug@@SMARTCOLS_2.25+0xf474>
   22fd0:	mov	x0, x19
   22fd4:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   22fd8:	mov	w24, w0
   22fdc:	cbz	w0, 2306c <scols_init_debug@@SMARTCOLS_2.25+0xf498>
   22fe0:	cmp	w24, #0x1
   22fe4:	csel	w23, wzr, w24, eq  // eq = none
   22fe8:	mov	x0, x19
   22fec:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   22ff0:	ldrb	w8, [x26, #2792]
   22ff4:	tbz	w8, #2, 23048 <scols_init_debug@@SMARTCOLS_2.25+0xf474>
   22ff8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   22ffc:	ldr	x8, [x8, #4016]
   23000:	ldr	x20, [x8]
   23004:	bl	7390 <getpid@plt>
   23008:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2300c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23010:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23014:	mov	w2, w0
   23018:	add	x1, x1, #0x2eb
   2301c:	add	x3, x3, #0x910
   23020:	add	x4, x4, #0x918
   23024:	mov	x0, x20
   23028:	bl	7dc0 <fprintf@plt>
   2302c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23030:	add	x1, x1, #0xf08
   23034:	mov	x0, x19
   23038:	mov	w2, w23
   2303c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23040:	b	23048 <scols_init_debug@@SMARTCOLS_2.25+0xf474>
   23044:	mov	w23, #0xffffffea            	// #-22
   23048:	mov	w0, w23
   2304c:	ldp	x20, x19, [sp, #224]
   23050:	ldp	x22, x21, [sp, #208]
   23054:	ldp	x24, x23, [sp, #192]
   23058:	ldp	x26, x25, [sp, #176]
   2305c:	ldp	x28, x27, [sp, #160]
   23060:	ldp	x29, x30, [sp, #144]
   23064:	add	sp, sp, #0xf0
   23068:	ret
   2306c:	cmp	w25, #0x0
   23070:	add	x8, sp, #0x10
   23074:	adrp	x27, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23078:	adrp	x28, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2307c:	csel	x23, x8, xzr, eq  // eq = none
   23080:	add	x25, x20, x21
   23084:	add	x27, x27, #0x918
   23088:	add	x28, x28, #0xe66
   2308c:	cbnz	x19, 230a0 <scols_init_debug@@SMARTCOLS_2.25+0xf4cc>
   23090:	b	231a8 <scols_init_debug@@SMARTCOLS_2.25+0xf5d4>
   23094:	mov	x0, x19
   23098:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   2309c:	cbnz	w0, 23334 <scols_init_debug@@SMARTCOLS_2.25+0xf760>
   230a0:	mov	x0, x19
   230a4:	mov	x1, x23
   230a8:	mov	x2, x22
   230ac:	mov	x3, x21
   230b0:	mov	x4, x20
   230b4:	mov	w5, wzr
   230b8:	bl	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd104>
   230bc:	cbz	w0, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xf4c0>
   230c0:	mov	w24, w0
   230c4:	tbnz	w0, #31, 22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   230c8:	ldrb	w8, [x26, #2792]
   230cc:	tbnz	w8, #2, 2313c <scols_init_debug@@SMARTCOLS_2.25+0xf568>
   230d0:	mov	x1, sp
   230d4:	mov	x0, x19
   230d8:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   230dc:	cbnz	w0, 23298 <scols_init_debug@@SMARTCOLS_2.25+0xf6c4>
   230e0:	add	x1, sp, #0x8
   230e4:	mov	x0, x19
   230e8:	bl	20688 <scols_init_debug@@SMARTCOLS_2.25+0xcab4>
   230ec:	cbnz	w0, 2333c <scols_init_debug@@SMARTCOLS_2.25+0xf768>
   230f0:	ldp	x8, x9, [sp]
   230f4:	cmp	x9, x20
   230f8:	b.ne	23104 <scols_init_debug@@SMARTCOLS_2.25+0xf530>  // b.any
   230fc:	cmp	x8, x21
   23100:	b.eq	23398 <scols_init_debug@@SMARTCOLS_2.25+0xf7c4>  // b.none
   23104:	cmp	x20, #0x0
   23108:	add	x11, x8, x9
   2310c:	cset	w10, eq  // eq = none
   23110:	cmp	x9, #0x0
   23114:	cset	w9, ne  // ne = any
   23118:	cmp	x11, x21
   2311c:	cset	w11, ls  // ls = plast
   23120:	cmp	x25, x8
   23124:	and	w9, w9, w11
   23128:	cset	w8, hi  // hi = pmore
   2312c:	tbnz	w9, #0, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xf4c0>
   23130:	orr	w8, w10, w8
   23134:	cbz	w8, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xf4c0>
   23138:	b	233a8 <scols_init_debug@@SMARTCOLS_2.25+0xf7d4>
   2313c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   23140:	ldr	x8, [x8, #4016]
   23144:	ldr	x24, [x8]
   23148:	bl	7390 <getpid@plt>
   2314c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   23150:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23154:	mov	w2, w0
   23158:	mov	x0, x24
   2315c:	add	x1, x1, #0x2eb
   23160:	add	x3, x3, #0x910
   23164:	mov	x4, x27
   23168:	bl	7dc0 <fprintf@plt>
   2316c:	ldrb	w8, [x19]
   23170:	mov	x0, x19
   23174:	mov	x1, x28
   23178:	mov	x3, x22
   2317c:	cmp	w8, #0x0
   23180:	csel	x2, xzr, x19, eq  // eq = none
   23184:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23188:	mov	x1, sp
   2318c:	mov	x0, x19
   23190:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   23194:	cbz	w0, 230e0 <scols_init_debug@@SMARTCOLS_2.25+0xf50c>
   23198:	b	23298 <scols_init_debug@@SMARTCOLS_2.25+0xf6c4>
   2319c:	mov	x0, xzr
   231a0:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   231a4:	cbnz	w0, 23334 <scols_init_debug@@SMARTCOLS_2.25+0xf760>
   231a8:	mov	x0, xzr
   231ac:	mov	x1, x23
   231b0:	mov	x2, x22
   231b4:	mov	x3, x21
   231b8:	mov	x4, x20
   231bc:	mov	w5, wzr
   231c0:	bl	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd104>
   231c4:	cbz	w0, 2319c <scols_init_debug@@SMARTCOLS_2.25+0xf5c8>
   231c8:	mov	w24, w0
   231cc:	tbnz	w0, #31, 22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   231d0:	ldrb	w8, [x26, #2792]
   231d4:	tbnz	w8, #2, 23244 <scols_init_debug@@SMARTCOLS_2.25+0xf670>
   231d8:	mov	x1, sp
   231dc:	mov	x0, xzr
   231e0:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   231e4:	cbnz	w0, 23298 <scols_init_debug@@SMARTCOLS_2.25+0xf6c4>
   231e8:	add	x1, sp, #0x8
   231ec:	mov	x0, xzr
   231f0:	bl	20688 <scols_init_debug@@SMARTCOLS_2.25+0xcab4>
   231f4:	cbnz	w0, 2333c <scols_init_debug@@SMARTCOLS_2.25+0xf768>
   231f8:	ldp	x8, x9, [sp]
   231fc:	cmp	x9, x20
   23200:	b.ne	2320c <scols_init_debug@@SMARTCOLS_2.25+0xf638>  // b.any
   23204:	cmp	x8, x21
   23208:	b.eq	23398 <scols_init_debug@@SMARTCOLS_2.25+0xf7c4>  // b.none
   2320c:	cmp	x20, #0x0
   23210:	add	x11, x8, x9
   23214:	cset	w10, eq  // eq = none
   23218:	cmp	x9, #0x0
   2321c:	cset	w9, ne  // ne = any
   23220:	cmp	x11, x21
   23224:	cset	w11, ls  // ls = plast
   23228:	cmp	x25, x8
   2322c:	and	w9, w9, w11
   23230:	cset	w8, hi  // hi = pmore
   23234:	tbnz	w9, #0, 2319c <scols_init_debug@@SMARTCOLS_2.25+0xf5c8>
   23238:	orr	w8, w10, w8
   2323c:	tbz	w8, #0, 2319c <scols_init_debug@@SMARTCOLS_2.25+0xf5c8>
   23240:	b	233a8 <scols_init_debug@@SMARTCOLS_2.25+0xf7d4>
   23244:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   23248:	ldr	x8, [x8, #4016]
   2324c:	ldr	x24, [x8]
   23250:	bl	7390 <getpid@plt>
   23254:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   23258:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2325c:	mov	w2, w0
   23260:	mov	x0, x24
   23264:	add	x1, x1, #0x2eb
   23268:	add	x3, x3, #0x910
   2326c:	mov	x4, x27
   23270:	bl	7dc0 <fprintf@plt>
   23274:	mov	x0, x19
   23278:	mov	x1, x28
   2327c:	mov	x2, xzr
   23280:	mov	x3, x22
   23284:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23288:	mov	x1, sp
   2328c:	mov	x0, xzr
   23290:	bl	204b0 <scols_init_debug@@SMARTCOLS_2.25+0xc8dc>
   23294:	cbz	w0, 231e8 <scols_init_debug@@SMARTCOLS_2.25+0xf614>
   23298:	ldrb	w8, [x26, #2792]
   2329c:	mov	w24, w0
   232a0:	tbz	w8, #2, 22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   232a4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   232a8:	ldr	x8, [x8, #4016]
   232ac:	ldr	x20, [x8]
   232b0:	bl	7390 <getpid@plt>
   232b4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   232b8:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   232bc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   232c0:	mov	w2, w0
   232c4:	add	x1, x1, #0x2eb
   232c8:	add	x3, x3, #0x910
   232cc:	add	x4, x4, #0x918
   232d0:	mov	x0, x20
   232d4:	bl	7dc0 <fprintf@plt>
   232d8:	cbz	x19, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xf874>
   232dc:	ldrb	w8, [x19]
   232e0:	cmp	w8, #0x0
   232e4:	csel	x2, xzr, x19, eq  // eq = none
   232e8:	b	2344c <scols_init_debug@@SMARTCOLS_2.25+0xf878>
   232ec:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   232f0:	ldr	x8, [x8, #4016]
   232f4:	ldr	x23, [x8]
   232f8:	bl	7390 <getpid@plt>
   232fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   23300:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23304:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23308:	mov	w2, w0
   2330c:	add	x1, x1, #0x2eb
   23310:	add	x3, x3, #0x910
   23314:	add	x4, x4, #0x918
   23318:	mov	x0, x23
   2331c:	bl	7dc0 <fprintf@plt>
   23320:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23324:	add	x1, x1, #0xe4f
   23328:	mov	x0, x19
   2332c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23330:	b	22fa8 <scols_init_debug@@SMARTCOLS_2.25+0xf3d4>
   23334:	mov	w24, w0
   23338:	b	22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   2333c:	ldrb	w8, [x26, #2792]
   23340:	mov	w24, w0
   23344:	tbz	w8, #2, 22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   23348:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2334c:	ldr	x8, [x8, #4016]
   23350:	ldr	x20, [x8]
   23354:	bl	7390 <getpid@plt>
   23358:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2335c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23360:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23364:	mov	w2, w0
   23368:	add	x1, x1, #0x2eb
   2336c:	add	x3, x3, #0x910
   23370:	add	x4, x4, #0x918
   23374:	mov	x0, x20
   23378:	bl	7dc0 <fprintf@plt>
   2337c:	cbz	x19, 23458 <scols_init_debug@@SMARTCOLS_2.25+0xf884>
   23380:	ldrb	w8, [x19]
   23384:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23388:	add	x1, x1, #0xe9f
   2338c:	cmp	w8, #0x0
   23390:	csel	x2, xzr, x19, eq  // eq = none
   23394:	b	23464 <scols_init_debug@@SMARTCOLS_2.25+0xf890>
   23398:	ldrb	w8, [x26, #2792]
   2339c:	tbnz	w8, #2, 233b8 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>
   233a0:	mov	w23, #0x2                   	// #2
   233a4:	b	22fe8 <scols_init_debug@@SMARTCOLS_2.25+0xf414>
   233a8:	ldrb	w8, [x26, #2792]
   233ac:	tbnz	w8, #2, 23400 <scols_init_debug@@SMARTCOLS_2.25+0xf82c>
   233b0:	mov	w23, #0x1                   	// #1
   233b4:	b	22fe8 <scols_init_debug@@SMARTCOLS_2.25+0xf414>
   233b8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   233bc:	ldr	x8, [x8, #4016]
   233c0:	ldr	x20, [x8]
   233c4:	bl	7390 <getpid@plt>
   233c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   233cc:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   233d0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   233d4:	mov	w2, w0
   233d8:	add	x1, x1, #0x2eb
   233dc:	add	x3, x3, #0x910
   233e0:	add	x4, x4, #0x918
   233e4:	mov	x0, x20
   233e8:	bl	7dc0 <fprintf@plt>
   233ec:	cbz	x19, 23470 <scols_init_debug@@SMARTCOLS_2.25+0xf89c>
   233f0:	ldrb	w8, [x19]
   233f4:	cmp	w8, #0x0
   233f8:	csel	x2, xzr, x19, eq  // eq = none
   233fc:	b	23474 <scols_init_debug@@SMARTCOLS_2.25+0xf8a0>
   23400:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   23404:	ldr	x8, [x8, #4016]
   23408:	ldr	x20, [x8]
   2340c:	bl	7390 <getpid@plt>
   23410:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   23414:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23418:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2341c:	mov	w2, w0
   23420:	add	x1, x1, #0x2eb
   23424:	add	x3, x3, #0x910
   23428:	add	x4, x4, #0x918
   2342c:	mov	x0, x20
   23430:	bl	7dc0 <fprintf@plt>
   23434:	cbz	x19, 2348c <scols_init_debug@@SMARTCOLS_2.25+0xf8b8>
   23438:	ldrb	w8, [x19]
   2343c:	cmp	w8, #0x0
   23440:	csel	x2, xzr, x19, eq  // eq = none
   23444:	b	23490 <scols_init_debug@@SMARTCOLS_2.25+0xf8bc>
   23448:	mov	x2, xzr
   2344c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23450:	add	x1, x1, #0xe7c
   23454:	b	23464 <scols_init_debug@@SMARTCOLS_2.25+0xf890>
   23458:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2345c:	mov	x2, xzr
   23460:	add	x1, x1, #0xe9f
   23464:	mov	x0, x19
   23468:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   2346c:	b	22fe0 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   23470:	mov	x2, xzr
   23474:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23478:	add	x1, x1, #0xec5
   2347c:	mov	x0, x19
   23480:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   23484:	mov	w23, #0x2                   	// #2
   23488:	b	22fe8 <scols_init_debug@@SMARTCOLS_2.25+0xf414>
   2348c:	mov	x2, xzr
   23490:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23494:	add	x1, x1, #0xeed
   23498:	mov	x0, x19
   2349c:	bl	1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   234a0:	mov	w23, #0x1                   	// #1
   234a4:	b	22fe8 <scols_init_debug@@SMARTCOLS_2.25+0xf414>
   234a8:	stp	x29, x30, [sp, #-80]!
   234ac:	str	x28, [sp, #16]
   234b0:	stp	x24, x23, [sp, #32]
   234b4:	stp	x22, x21, [sp, #48]
   234b8:	stp	x20, x19, [sp, #64]
   234bc:	mov	x29, sp
   234c0:	sub	sp, sp, #0x250
   234c4:	cbz	x0, 234e8 <scols_init_debug@@SMARTCOLS_2.25+0xf914>
   234c8:	mov	x21, x1
   234cc:	mov	x22, x0
   234d0:	add	x0, sp, #0x8
   234d4:	mov	w1, wzr
   234d8:	mov	w19, w3
   234dc:	mov	x20, x2
   234e0:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   234e4:	cbz	w0, 234f0 <scols_init_debug@@SMARTCOLS_2.25+0xf91c>
   234e8:	mov	x19, xzr
   234ec:	b	23580 <scols_init_debug@@SMARTCOLS_2.25+0xf9ac>
   234f0:	sub	x2, x29, #0x80
   234f4:	mov	x1, x22
   234f8:	sub	x24, x29, #0x80
   234fc:	bl	7ce0 <__xstat@plt>
   23500:	mov	w23, w0
   23504:	add	x0, sp, #0x8
   23508:	mov	w1, #0x2                   	// #2
   2350c:	bl	1f564 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   23510:	cbz	w0, 2351c <scols_init_debug@@SMARTCOLS_2.25+0xf948>
   23514:	mov	x19, xzr
   23518:	b	23578 <scols_init_debug@@SMARTCOLS_2.25+0xf9a4>
   2351c:	cmp	w23, #0x0
   23520:	csel	x24, x24, xzr, eq  // eq = none
   23524:	add	x0, sp, #0x8
   23528:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   2352c:	mov	w23, w0
   23530:	cbnz	w0, 23554 <scols_init_debug@@SMARTCOLS_2.25+0xf980>
   23534:	add	x0, sp, #0x8
   23538:	mov	x1, x24
   2353c:	mov	x2, x22
   23540:	mov	x3, x21
   23544:	mov	x4, x20
   23548:	mov	w5, w19
   2354c:	bl	20cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd104>
   23550:	cbz	w0, 23524 <scols_init_debug@@SMARTCOLS_2.25+0xf950>
   23554:	add	x0, sp, #0x8
   23558:	bl	1f374 <scols_init_debug@@SMARTCOLS_2.25+0xb7a0>
   2355c:	mov	x19, xzr
   23560:	cbnz	w23, 23578 <scols_init_debug@@SMARTCOLS_2.25+0xf9a4>
   23564:	ldrb	w8, [sp, #8]
   23568:	cbz	w8, 23578 <scols_init_debug@@SMARTCOLS_2.25+0xf9a4>
   2356c:	add	x0, sp, #0x8
   23570:	bl	7650 <strdup@plt>
   23574:	mov	x19, x0
   23578:	add	x0, sp, #0x8
   2357c:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   23580:	mov	x0, x19
   23584:	add	sp, sp, #0x250
   23588:	ldp	x20, x19, [sp, #64]
   2358c:	ldp	x22, x21, [sp, #48]
   23590:	ldp	x24, x23, [sp, #32]
   23594:	ldr	x28, [sp, #16]
   23598:	ldp	x29, x30, [sp], #80
   2359c:	ret
   235a0:	stp	x29, x30, [sp, #-64]!
   235a4:	str	x28, [sp, #16]
   235a8:	stp	x22, x21, [sp, #32]
   235ac:	stp	x20, x19, [sp, #48]
   235b0:	mov	x29, sp
   235b4:	sub	sp, sp, #0x1d0
   235b8:	cbz	x0, 235e8 <scols_init_debug@@SMARTCOLS_2.25+0xfa14>
   235bc:	mov	x19, x1
   235c0:	mov	x20, x0
   235c4:	add	x0, sp, #0x8
   235c8:	mov	w1, wzr
   235cc:	bl	1ee2c <scols_init_debug@@SMARTCOLS_2.25+0xb258>
   235d0:	mov	w21, w0
   235d4:	cbnz	w0, 235ec <scols_init_debug@@SMARTCOLS_2.25+0xfa18>
   235d8:	add	x0, sp, #0x8
   235dc:	mov	w1, #0x2                   	// #2
   235e0:	bl	1f564 <scols_init_debug@@SMARTCOLS_2.25+0xb990>
   235e4:	cbz	w0, 23608 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>
   235e8:	mov	w21, #0xffffffff            	// #-1
   235ec:	mov	w0, w21
   235f0:	add	sp, sp, #0x1d0
   235f4:	ldp	x20, x19, [sp, #48]
   235f8:	ldp	x22, x21, [sp, #32]
   235fc:	ldr	x28, [sp, #16]
   23600:	ldp	x29, x30, [sp], #64
   23604:	ret
   23608:	add	x0, sp, #0x8
   2360c:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   23610:	mov	w21, wzr
   23614:	cbz	w0, 2363c <scols_init_debug@@SMARTCOLS_2.25+0xfa68>
   23618:	add	x0, sp, #0x8
   2361c:	bl	1f210 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   23620:	cbz	x19, 235ec <scols_init_debug@@SMARTCOLS_2.25+0xfa18>
   23624:	cmp	w21, #0x2
   23628:	b.lt	235ec <scols_init_debug@@SMARTCOLS_2.25+0xfa18>  // b.tstop
   2362c:	ldr	x0, [x19]
   23630:	bl	7850 <free@plt>
   23634:	str	xzr, [x19]
   23638:	b	235ec <scols_init_debug@@SMARTCOLS_2.25+0xfa18>
   2363c:	cbnz	x19, 23658 <scols_init_debug@@SMARTCOLS_2.25+0xfa84>
   23640:	b	236c8 <scols_init_debug@@SMARTCOLS_2.25+0xfaf4>
   23644:	mov	x0, x22
   23648:	bl	7850 <free@plt>
   2364c:	add	x0, sp, #0x8
   23650:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   23654:	cbnz	w0, 23618 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   23658:	add	x0, sp, #0x8
   2365c:	bl	202b8 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   23660:	mov	x22, x0
   23664:	cbz	x0, 23644 <scols_init_debug@@SMARTCOLS_2.25+0xfa70>
   23668:	mov	x0, x22
   2366c:	mov	x1, x20
   23670:	bl	77c0 <strcmp@plt>
   23674:	cbnz	w0, 23644 <scols_init_debug@@SMARTCOLS_2.25+0xfa70>
   23678:	mov	x0, x22
   2367c:	bl	7850 <free@plt>
   23680:	cbnz	w21, 236a0 <scols_init_debug@@SMARTCOLS_2.25+0xfacc>
   23684:	ldrb	w8, [sp, #8]
   23688:	cbz	w8, 23698 <scols_init_debug@@SMARTCOLS_2.25+0xfac4>
   2368c:	add	x0, sp, #0x8
   23690:	bl	7650 <strdup@plt>
   23694:	b	2369c <scols_init_debug@@SMARTCOLS_2.25+0xfac8>
   23698:	mov	x0, xzr
   2369c:	str	x0, [x19]
   236a0:	add	w21, w21, #0x1
   236a4:	add	x0, sp, #0x8
   236a8:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   236ac:	cbz	w0, 23658 <scols_init_debug@@SMARTCOLS_2.25+0xfa84>
   236b0:	b	23618 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   236b4:	mov	x0, x22
   236b8:	bl	7850 <free@plt>
   236bc:	add	x0, sp, #0x8
   236c0:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   236c4:	cbnz	w0, 23618 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   236c8:	add	x0, sp, #0x8
   236cc:	bl	202b8 <scols_init_debug@@SMARTCOLS_2.25+0xc6e4>
   236d0:	mov	x22, x0
   236d4:	cbz	x0, 236b4 <scols_init_debug@@SMARTCOLS_2.25+0xfae0>
   236d8:	mov	x0, x22
   236dc:	mov	x1, x20
   236e0:	bl	77c0 <strcmp@plt>
   236e4:	cbnz	w0, 236b4 <scols_init_debug@@SMARTCOLS_2.25+0xfae0>
   236e8:	mov	x0, x22
   236ec:	bl	7850 <free@plt>
   236f0:	add	w21, w21, #0x1
   236f4:	add	x0, sp, #0x8
   236f8:	bl	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbaa4>
   236fc:	cbz	w0, 236c8 <scols_init_debug@@SMARTCOLS_2.25+0xfaf4>
   23700:	b	23618 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   23704:	sub	sp, sp, #0x120
   23708:	stp	x29, x30, [sp, #256]
   2370c:	add	x29, sp, #0x100
   23710:	stp	x28, x19, [sp, #272]
   23714:	stp	x1, x2, [x29, #-120]
   23718:	stp	x3, x4, [x29, #-104]
   2371c:	stp	x5, x6, [x29, #-88]
   23720:	stur	x7, [x29, #-72]
   23724:	stp	q0, q1, [sp]
   23728:	stp	q2, q3, [sp, #32]
   2372c:	stp	q4, q5, [sp, #64]
   23730:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   23734:	ldr	x19, [x19, #4016]
   23738:	mov	x8, #0xffffffffffffffc8    	// #-56
   2373c:	mov	x9, sp
   23740:	sub	x10, x29, #0x78
   23744:	movk	x8, #0xff80, lsl #32
   23748:	add	x11, x29, #0x20
   2374c:	add	x9, x9, #0x80
   23750:	add	x10, x10, #0x38
   23754:	stp	x9, x8, [x29, #-16]
   23758:	stp	x11, x10, [x29, #-32]
   2375c:	ldr	x0, [x19]
   23760:	ldp	q0, q1, [x29, #-32]
   23764:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   23768:	add	x1, x1, #0xfcd
   2376c:	sub	x2, x29, #0x40
   23770:	stp	q6, q7, [sp, #96]
   23774:	stp	q0, q1, [x29, #-64]
   23778:	bl	7c70 <vfprintf@plt>
   2377c:	ldr	x1, [x19]
   23780:	mov	w0, #0xa                   	// #10
   23784:	bl	7250 <fputc@plt>
   23788:	ldp	x28, x19, [sp, #272]
   2378c:	ldp	x29, x30, [sp, #256]
   23790:	add	sp, sp, #0x120
   23794:	ret
   23798:	ldr	w8, [x0]
   2379c:	ldr	w9, [x1]
   237a0:	cmp	w8, w9
   237a4:	cset	w8, gt
   237a8:	cset	w9, lt  // lt = tstop
   237ac:	sub	w0, w8, w9
   237b0:	ret
   237b4:	stp	x29, x30, [sp, #-64]!
   237b8:	str	x28, [sp, #16]
   237bc:	stp	x22, x21, [sp, #32]
   237c0:	stp	x20, x19, [sp, #48]
   237c4:	mov	x29, sp
   237c8:	sub	sp, sp, #0x210
   237cc:	sub	x8, x29, #0xa8
   237d0:	mov	w19, w0
   237d4:	add	x0, x8, #0x8
   237d8:	stp	x1, x2, [sp, #152]
   237dc:	stp	x3, x4, [sp, #168]
   237e0:	stp	x5, x6, [sp, #184]
   237e4:	str	x7, [sp, #200]
   237e8:	stp	q0, q1, [sp, #16]
   237ec:	stp	q2, q3, [sp, #48]
   237f0:	stp	q4, q5, [sp, #80]
   237f4:	stp	q6, q7, [sp, #112]
   237f8:	bl	74c0 <sigemptyset@plt>
   237fc:	mov	w8, #0x1                   	// #1
   23800:	mov	w9, #0x10000000            	// #268435456
   23804:	sub	x1, x29, #0xa8
   23808:	add	x2, sp, #0xd0
   2380c:	mov	w0, #0xd                   	// #13
   23810:	stur	x8, [x29, #-168]
   23814:	stur	w9, [x29, #-32]
   23818:	bl	76a0 <sigaction@plt>
   2381c:	cmp	w19, #0x3f
   23820:	strb	wzr, [x29, #25]
   23824:	b.eq	238d4 <scols_init_debug@@SMARTCOLS_2.25+0xfd00>  // b.none
   23828:	cmp	w19, #0x51
   2382c:	b.eq	238dc <scols_init_debug@@SMARTCOLS_2.25+0xfd08>  // b.none
   23830:	cmp	w19, #0x50
   23834:	b.ne	239e0 <scols_init_debug@@SMARTCOLS_2.25+0xfe0c>  // b.any
   23838:	bl	23ad4 <scols_init_debug@@SMARTCOLS_2.25+0xff00>
   2383c:	tbnz	w0, #31, 23a98 <scols_init_debug@@SMARTCOLS_2.25+0xfec4>
   23840:	mov	w8, #0x50                  	// #80
   23844:	mov	w19, w0
   23848:	add	x20, x29, #0x18
   2384c:	strb	w8, [x29, #24]
   23850:	mov	w21, #0x2                   	// #2
   23854:	bl	7ca0 <__errno_location@plt>
   23858:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   2385c:	ldr	q0, [x8, #2240]
   23860:	mov	x22, x0
   23864:	str	q0, [sp]
   23868:	b	23870 <scols_init_debug@@SMARTCOLS_2.25+0xfc9c>
   2386c:	cbz	x21, 23978 <scols_init_debug@@SMARTCOLS_2.25+0xfda4>
   23870:	mov	w0, w19
   23874:	mov	x1, x20
   23878:	mov	x2, x21
   2387c:	str	wzr, [x22]
   23880:	bl	7700 <write@plt>
   23884:	cmp	x0, #0x1
   23888:	b.lt	238a0 <scols_init_debug@@SMARTCOLS_2.25+0xfccc>  // b.tstop
   2388c:	ldr	w8, [x22]
   23890:	subs	x21, x21, x0
   23894:	add	x9, x20, x0
   23898:	csel	x20, x20, x9, eq  // eq = none
   2389c:	b	238b4 <scols_init_debug@@SMARTCOLS_2.25+0xfce0>
   238a0:	ldr	w8, [x22]
   238a4:	cmp	w8, #0xb
   238a8:	b.eq	238b4 <scols_init_debug@@SMARTCOLS_2.25+0xfce0>  // b.none
   238ac:	cmp	w8, #0x4
   238b0:	b.ne	23978 <scols_init_debug@@SMARTCOLS_2.25+0xfda4>  // b.any
   238b4:	cmp	w8, #0xb
   238b8:	b.ne	2386c <scols_init_debug@@SMARTCOLS_2.25+0xfc98>  // b.any
   238bc:	ldr	q0, [sp]
   238c0:	sub	x0, x29, #0x10
   238c4:	mov	x1, xzr
   238c8:	stur	q0, [x29, #-16]
   238cc:	bl	78c0 <nanosleep@plt>
   238d0:	b	2386c <scols_init_debug@@SMARTCOLS_2.25+0xfc98>
   238d4:	mov	w19, wzr
   238d8:	b	23ab8 <scols_init_debug@@SMARTCOLS_2.25+0xfee4>
   238dc:	bl	23ad4 <scols_init_debug@@SMARTCOLS_2.25+0xff00>
   238e0:	tbnz	w0, #31, 23a98 <scols_init_debug@@SMARTCOLS_2.25+0xfec4>
   238e4:	mov	w8, #0x51                  	// #81
   238e8:	mov	w19, w0
   238ec:	add	x20, x29, #0x18
   238f0:	strb	w8, [x29, #24]
   238f4:	mov	w21, #0x2                   	// #2
   238f8:	bl	7ca0 <__errno_location@plt>
   238fc:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   23900:	ldr	q0, [x8, #2240]
   23904:	mov	x22, x0
   23908:	str	q0, [sp]
   2390c:	b	23914 <scols_init_debug@@SMARTCOLS_2.25+0xfd40>
   23910:	cbz	x21, 23978 <scols_init_debug@@SMARTCOLS_2.25+0xfda4>
   23914:	mov	w0, w19
   23918:	mov	x1, x20
   2391c:	mov	x2, x21
   23920:	str	wzr, [x22]
   23924:	bl	7700 <write@plt>
   23928:	cmp	x0, #0x1
   2392c:	b.lt	23944 <scols_init_debug@@SMARTCOLS_2.25+0xfd70>  // b.tstop
   23930:	ldr	w8, [x22]
   23934:	subs	x21, x21, x0
   23938:	add	x9, x20, x0
   2393c:	csel	x20, x20, x9, eq  // eq = none
   23940:	b	23958 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   23944:	ldr	w8, [x22]
   23948:	cmp	w8, #0xb
   2394c:	b.eq	23958 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>  // b.none
   23950:	cmp	w8, #0x4
   23954:	b.ne	23978 <scols_init_debug@@SMARTCOLS_2.25+0xfda4>  // b.any
   23958:	cmp	w8, #0xb
   2395c:	b.ne	23910 <scols_init_debug@@SMARTCOLS_2.25+0xfd3c>  // b.any
   23960:	ldr	q0, [sp]
   23964:	sub	x0, x29, #0x10
   23968:	mov	x1, xzr
   2396c:	stur	q0, [x29, #-16]
   23970:	bl	78c0 <nanosleep@plt>
   23974:	b	23910 <scols_init_debug@@SMARTCOLS_2.25+0xfd3c>
   23978:	strb	wzr, [x29, #28]
   2397c:	tbnz	w19, #31, 23aa4 <scols_init_debug@@SMARTCOLS_2.25+0xfed0>
   23980:	mov	w8, #0x3                   	// #3
   23984:	stp	w19, w8, [x29, #-16]
   23988:	sub	x0, x29, #0x10
   2398c:	mov	w1, #0x1                   	// #1
   23990:	mov	w2, #0x3e8                 	// #1000
   23994:	bl	7470 <poll@plt>
   23998:	mov	w20, w0
   2399c:	tbz	w0, #31, 239b0 <scols_init_debug@@SMARTCOLS_2.25+0xfddc>
   239a0:	bl	7ca0 <__errno_location@plt>
   239a4:	ldr	w8, [x0]
   239a8:	cmp	w8, #0x4
   239ac:	b.eq	23988 <scols_init_debug@@SMARTCOLS_2.25+0xfdb4>  // b.none
   239b0:	cmp	w20, #0x1
   239b4:	b.ne	23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>  // b.any
   239b8:	ldurh	w8, [x29, #-10]
   239bc:	and	w8, w8, #0x3
   239c0:	cbz	w8, 23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>
   239c4:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   239c8:	ldr	q0, [x8, #2240]
   239cc:	add	x20, x29, #0x1c
   239d0:	mov	w21, #0x2                   	// #2
   239d4:	strh	wzr, [x29, #28]
   239d8:	str	q0, [sp]
   239dc:	b	23a10 <scols_init_debug@@SMARTCOLS_2.25+0xfe3c>
   239e0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   239e4:	add	x1, x1, #0x141
   239e8:	mov	w2, #0x5                   	// #5
   239ec:	mov	x0, xzr
   239f0:	bl	7b30 <dcgettext@plt>
   239f4:	mov	w1, w19
   239f8:	bl	7a40 <warnx@plt>
   239fc:	mov	w19, wzr
   23a00:	b	23ab8 <scols_init_debug@@SMARTCOLS_2.25+0xfee4>
   23a04:	subs	x21, x21, x0
   23a08:	add	x20, x20, x0
   23a0c:	b.eq	23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>  // b.none
   23a10:	mov	w0, w19
   23a14:	mov	x1, x20
   23a18:	mov	x2, x21
   23a1c:	bl	7a50 <read@plt>
   23a20:	cmp	x0, #0x0
   23a24:	b.gt	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xfe30>
   23a28:	mov	w22, #0x6                   	// #6
   23a2c:	tbz	x0, #63, 23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>
   23a30:	bl	7ca0 <__errno_location@plt>
   23a34:	ldr	w8, [x0]
   23a38:	cmp	w8, #0xb
   23a3c:	b.eq	23a48 <scols_init_debug@@SMARTCOLS_2.25+0xfe74>  // b.none
   23a40:	cmp	w8, #0x4
   23a44:	b.ne	23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>  // b.any
   23a48:	subs	w22, w22, #0x1
   23a4c:	b.eq	23a80 <scols_init_debug@@SMARTCOLS_2.25+0xfeac>  // b.none
   23a50:	ldr	q0, [sp]
   23a54:	sub	x0, x29, #0x10
   23a58:	mov	x1, xzr
   23a5c:	stur	q0, [x29, #-16]
   23a60:	bl	78c0 <nanosleep@plt>
   23a64:	mov	w0, w19
   23a68:	mov	x1, x20
   23a6c:	mov	x2, x21
   23a70:	bl	7a50 <read@plt>
   23a74:	cmp	x0, #0x1
   23a78:	b.lt	23a2c <scols_init_debug@@SMARTCOLS_2.25+0xfe58>  // b.tstop
   23a7c:	b	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xfe30>
   23a80:	mov	w0, w19
   23a84:	bl	7690 <close@plt>
   23a88:	ldrb	w8, [x29, #28]
   23a8c:	cmp	w8, #0x6
   23a90:	cset	w19, eq  // eq = none
   23a94:	b	23aa8 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>
   23a98:	mov	w19, wzr
   23a9c:	strb	wzr, [x29, #28]
   23aa0:	b	23aa8 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>
   23aa4:	mov	w19, wzr
   23aa8:	add	x1, sp, #0xd0
   23aac:	mov	w0, #0xd                   	// #13
   23ab0:	mov	x2, xzr
   23ab4:	bl	76a0 <sigaction@plt>
   23ab8:	mov	w0, w19
   23abc:	add	sp, sp, #0x210
   23ac0:	ldp	x20, x19, [sp, #48]
   23ac4:	ldp	x22, x21, [sp, #32]
   23ac8:	ldr	x28, [sp, #16]
   23acc:	ldp	x29, x30, [sp], #64
   23ad0:	ret
   23ad4:	sub	sp, sp, #0x90
   23ad8:	adrp	x8, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23adc:	add	x8, x8, #0x1c4
   23ae0:	ldp	q0, q1, [x8, #48]
   23ae4:	ldr	q2, [x8, #80]
   23ae8:	mov	w1, #0x801                 	// #2049
   23aec:	stp	x29, x30, [sp, #112]
   23af0:	stp	q0, q1, [sp, #48]
   23af4:	ldur	q0, [x8, #94]
   23af8:	ldr	q1, [x8]
   23afc:	str	q2, [sp, #80]
   23b00:	ldp	q2, q3, [x8, #16]
   23b04:	add	x29, sp, #0x70
   23b08:	mov	w8, #0x1                   	// #1
   23b0c:	mov	w0, #0x1                   	// #1
   23b10:	movk	w1, #0x8, lsl #16
   23b14:	mov	w2, wzr
   23b18:	str	x19, [sp, #128]
   23b1c:	stur	q0, [sp, #94]
   23b20:	stp	q1, q2, [sp]
   23b24:	str	q3, [sp, #32]
   23b28:	str	w8, [x29, #28]
   23b2c:	bl	79c0 <socket@plt>
   23b30:	mov	w19, w0
   23b34:	tbnz	w0, #31, 23b90 <scols_init_debug@@SMARTCOLS_2.25+0xffbc>
   23b38:	add	x3, x29, #0x1c
   23b3c:	mov	w1, #0x1                   	// #1
   23b40:	mov	w2, #0x10                  	// #16
   23b44:	mov	w4, #0x4                   	// #4
   23b48:	mov	w0, w19
   23b4c:	bl	7420 <setsockopt@plt>
   23b50:	tbnz	w0, #31, 23bac <scols_init_debug@@SMARTCOLS_2.25+0xffd8>
   23b54:	mov	x8, sp
   23b58:	orr	x0, x8, #0x3
   23b5c:	bl	7030 <strlen@plt>
   23b60:	add	w2, w0, #0x3
   23b64:	mov	x1, sp
   23b68:	mov	w0, w19
   23b6c:	bl	7920 <connect@plt>
   23b70:	tbz	w0, #31, 23bd0 <scols_init_debug@@SMARTCOLS_2.25+0xfffc>
   23b74:	bl	7ca0 <__errno_location@plt>
   23b78:	ldr	w8, [x0]
   23b7c:	cmp	w8, #0x6f
   23b80:	b.eq	23bc4 <scols_init_debug@@SMARTCOLS_2.25+0xfff0>  // b.none
   23b84:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23b88:	add	x1, x1, #0x1a6
   23b8c:	b	23bb4 <scols_init_debug@@SMARTCOLS_2.25+0xffe0>
   23b90:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23b94:	add	x1, x1, #0x16c
   23b98:	mov	w2, #0x5                   	// #5
   23b9c:	mov	x0, xzr
   23ba0:	bl	7b30 <dcgettext@plt>
   23ba4:	bl	7a40 <warnx@plt>
   23ba8:	b	23bd0 <scols_init_debug@@SMARTCOLS_2.25+0xfffc>
   23bac:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23bb0:	add	x1, x1, #0x184
   23bb4:	mov	w2, #0x5                   	// #5
   23bb8:	mov	x0, xzr
   23bbc:	bl	7b30 <dcgettext@plt>
   23bc0:	bl	7a40 <warnx@plt>
   23bc4:	mov	w0, w19
   23bc8:	bl	7690 <close@plt>
   23bcc:	mov	w19, #0xffffffff            	// #-1
   23bd0:	mov	w0, w19
   23bd4:	ldr	x19, [sp, #128]
   23bd8:	ldp	x29, x30, [sp, #112]
   23bdc:	add	sp, sp, #0x90
   23be0:	ret
   23be4:	stp	x29, x30, [sp, #-64]!
   23be8:	mov	w0, #0x800                 	// #2048
   23bec:	str	x23, [sp, #16]
   23bf0:	stp	x22, x21, [sp, #32]
   23bf4:	stp	x20, x19, [sp, #48]
   23bf8:	mov	x29, sp
   23bfc:	bl	76b0 <__sched_cpualloc@plt>
   23c00:	cbz	x0, 23cdc <scols_init_debug@@SMARTCOLS_2.25+0x10108>
   23c04:	mov	x19, x0
   23c08:	movi	v0.2d, #0x0
   23c0c:	stp	q0, q0, [x0, #224]
   23c10:	stp	q0, q0, [x0, #192]
   23c14:	stp	q0, q0, [x0, #160]
   23c18:	stp	q0, q0, [x0, #128]
   23c1c:	stp	q0, q0, [x0, #96]
   23c20:	stp	q0, q0, [x0, #64]
   23c24:	stp	q0, q0, [x0, #32]
   23c28:	stp	q0, q0, [x0]
   23c2c:	mov	w0, #0x7b                  	// #123
   23c30:	mov	w2, #0x100                 	// #256
   23c34:	mov	w1, wzr
   23c38:	mov	x3, x19
   23c3c:	bl	7d50 <syscall@plt>
   23c40:	mov	x21, x0
   23c44:	tbz	w21, #31, 23ccc <scols_init_debug@@SMARTCOLS_2.25+0x100f8>
   23c48:	bl	7ca0 <__errno_location@plt>
   23c4c:	ldr	w8, [x0]
   23c50:	cmp	w8, #0x16
   23c54:	b.ne	23ccc <scols_init_debug@@SMARTCOLS_2.25+0x100f8>  // b.any
   23c58:	mov	x20, x0
   23c5c:	mov	w22, #0x800                 	// #2048
   23c60:	mov	x0, x19
   23c64:	bl	7050 <__sched_cpufree@plt>
   23c68:	lsl	w23, w22, #1
   23c6c:	sxtw	x21, w23
   23c70:	mov	x0, x21
   23c74:	bl	76b0 <__sched_cpualloc@plt>
   23c78:	cbz	x0, 23cdc <scols_init_debug@@SMARTCOLS_2.25+0x10108>
   23c7c:	add	x8, x21, #0x3f
   23c80:	lsr	x8, x8, #3
   23c84:	and	x21, x8, #0x1ffffffffffffff8
   23c88:	mov	w1, wzr
   23c8c:	mov	x2, x21
   23c90:	mov	x19, x0
   23c94:	bl	7520 <memset@plt>
   23c98:	mov	w0, #0x7b                  	// #123
   23c9c:	mov	w1, wzr
   23ca0:	mov	x2, x21
   23ca4:	mov	x3, x19
   23ca8:	bl	7d50 <syscall@plt>
   23cac:	mov	x21, x0
   23cb0:	tbz	w21, #31, 23ccc <scols_init_debug@@SMARTCOLS_2.25+0x100f8>
   23cb4:	lsr	w8, w22, #19
   23cb8:	cbnz	w8, 23ccc <scols_init_debug@@SMARTCOLS_2.25+0x100f8>
   23cbc:	ldr	w8, [x20]
   23cc0:	mov	w22, w23
   23cc4:	cmp	w8, #0x16
   23cc8:	b.eq	23c60 <scols_init_debug@@SMARTCOLS_2.25+0x1008c>  // b.none
   23ccc:	mov	x0, x19
   23cd0:	bl	7050 <__sched_cpufree@plt>
   23cd4:	lsl	w0, w21, #3
   23cd8:	b	23ce0 <scols_init_debug@@SMARTCOLS_2.25+0x1010c>
   23cdc:	mov	w0, #0xffffffff            	// #-1
   23ce0:	ldp	x20, x19, [sp, #48]
   23ce4:	ldp	x22, x21, [sp, #32]
   23ce8:	ldr	x23, [sp, #16]
   23cec:	ldp	x29, x30, [sp], #64
   23cf0:	ret
   23cf4:	stp	x29, x30, [sp, #-48]!
   23cf8:	stp	x20, x19, [sp, #32]
   23cfc:	sxtw	x20, w0
   23d00:	mov	x0, x20
   23d04:	str	x21, [sp, #16]
   23d08:	mov	x29, sp
   23d0c:	mov	x19, x2
   23d10:	mov	x21, x1
   23d14:	bl	76b0 <__sched_cpualloc@plt>
   23d18:	cbz	x0, 23d40 <scols_init_debug@@SMARTCOLS_2.25+0x1016c>
   23d1c:	cbz	x21, 23d30 <scols_init_debug@@SMARTCOLS_2.25+0x1015c>
   23d20:	add	x8, x20, #0x3f
   23d24:	lsr	x8, x8, #3
   23d28:	and	x8, x8, #0x1ffffffffffffff8
   23d2c:	str	x8, [x21]
   23d30:	cbz	x19, 23d40 <scols_init_debug@@SMARTCOLS_2.25+0x1016c>
   23d34:	add	x8, x20, #0x3f
   23d38:	and	x8, x8, #0xffffffffffffffc0
   23d3c:	str	x8, [x19]
   23d40:	ldp	x20, x19, [sp, #32]
   23d44:	ldr	x21, [sp, #16]
   23d48:	ldp	x29, x30, [sp], #48
   23d4c:	ret
   23d50:	b	7050 <__sched_cpufree@plt>
   23d54:	stp	x29, x30, [sp, #-96]!
   23d58:	stp	x24, x23, [sp, #48]
   23d5c:	stp	x20, x19, [sp, #80]
   23d60:	lsl	x24, x3, #3
   23d64:	mov	x19, x0
   23d68:	stp	x28, x27, [sp, #16]
   23d6c:	stp	x26, x25, [sp, #32]
   23d70:	stp	x22, x21, [sp, #64]
   23d74:	mov	x29, sp
   23d78:	cbz	x24, 23e9c <scols_init_debug@@SMARTCOLS_2.25+0x102c8>
   23d7c:	adrp	x25, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23d80:	adrp	x26, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23d84:	mov	x20, x3
   23d88:	mov	x21, x2
   23d8c:	mov	x22, x1
   23d90:	mov	x27, xzr
   23d94:	mov	w8, wzr
   23d98:	add	x25, x25, #0x23b
   23d9c:	add	x26, x26, #0x236
   23da0:	mov	x23, x19
   23da4:	b	23db4 <scols_init_debug@@SMARTCOLS_2.25+0x101e0>
   23da8:	add	x27, x27, #0x1
   23dac:	cmp	x27, x24
   23db0:	b.cs	23ea4 <scols_init_debug@@SMARTCOLS_2.25+0x102d0>  // b.hs, b.nlast
   23db4:	cmp	x20, x27, lsr #3
   23db8:	b.ls	23da8 <scols_init_debug@@SMARTCOLS_2.25+0x101d4>  // b.plast
   23dbc:	lsr	x9, x27, #3
   23dc0:	and	x9, x9, #0x1ffffffffffffff8
   23dc4:	ldr	x9, [x21, x9]
   23dc8:	lsr	x9, x9, x27
   23dcc:	tbz	w9, #0, 23da8 <scols_init_debug@@SMARTCOLS_2.25+0x101d4>
   23dd0:	add	x28, x27, #0x1
   23dd4:	cmp	x28, x24
   23dd8:	b.cs	23e30 <scols_init_debug@@SMARTCOLS_2.25+0x1025c>  // b.hs, b.nlast
   23ddc:	lsr	x8, x28, #3
   23de0:	cmp	x8, x20
   23de4:	b.cs	23e30 <scols_init_debug@@SMARTCOLS_2.25+0x1025c>  // b.hs, b.nlast
   23de8:	mov	x8, xzr
   23dec:	add	x9, x27, x8
   23df0:	add	x10, x9, #0x1
   23df4:	lsr	x11, x10, #3
   23df8:	and	x11, x11, #0x1ffffffffffffff8
   23dfc:	ldr	x11, [x21, x11]
   23e00:	lsr	x10, x11, x10
   23e04:	tbz	w10, #0, 23e24 <scols_init_debug@@SMARTCOLS_2.25+0x10250>
   23e08:	add	x9, x9, #0x2
   23e0c:	cmp	x9, x24
   23e10:	add	x8, x8, #0x1
   23e14:	b.cs	23e24 <scols_init_debug@@SMARTCOLS_2.25+0x10250>  // b.hs, b.nlast
   23e18:	lsr	x9, x9, #3
   23e1c:	cmp	x9, x20
   23e20:	b.cc	23dec <scols_init_debug@@SMARTCOLS_2.25+0x10218>  // b.lo, b.ul, b.last
   23e24:	cmp	x8, #0x1
   23e28:	b.eq	23e4c <scols_init_debug@@SMARTCOLS_2.25+0x10278>  // b.none
   23e2c:	cbnz	x8, 23e60 <scols_init_debug@@SMARTCOLS_2.25+0x1028c>
   23e30:	mov	x0, x23
   23e34:	mov	x1, x22
   23e38:	mov	x2, x26
   23e3c:	mov	x3, x27
   23e40:	bl	7300 <snprintf@plt>
   23e44:	tbz	w0, #31, 23e84 <scols_init_debug@@SMARTCOLS_2.25+0x102b0>
   23e48:	b	23eb0 <scols_init_debug@@SMARTCOLS_2.25+0x102dc>
   23e4c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   23e50:	mov	x0, x23
   23e54:	mov	x1, x22
   23e58:	add	x2, x2, #0x232
   23e5c:	b	23e70 <scols_init_debug@@SMARTCOLS_2.25+0x1029c>
   23e60:	add	x28, x8, x27
   23e64:	mov	x0, x23
   23e68:	mov	x1, x22
   23e6c:	mov	x2, x25
   23e70:	mov	x3, x27
   23e74:	mov	x4, x28
   23e78:	bl	7300 <snprintf@plt>
   23e7c:	mov	x27, x28
   23e80:	tbnz	w0, #31, 23eb0 <scols_init_debug@@SMARTCOLS_2.25+0x102dc>
   23e84:	mov	w8, w0
   23e88:	subs	x22, x22, x8
   23e8c:	b.ls	23eb0 <scols_init_debug@@SMARTCOLS_2.25+0x102dc>  // b.plast
   23e90:	add	x23, x23, x8
   23e94:	mov	w8, #0x1                   	// #1
   23e98:	b	23da8 <scols_init_debug@@SMARTCOLS_2.25+0x101d4>
   23e9c:	mov	w8, wzr
   23ea0:	mov	x23, x19
   23ea4:	sub	x8, x23, w8, sxtw
   23ea8:	strb	wzr, [x8]
   23eac:	b	23eb4 <scols_init_debug@@SMARTCOLS_2.25+0x102e0>
   23eb0:	mov	x19, xzr
   23eb4:	mov	x0, x19
   23eb8:	ldp	x20, x19, [sp, #80]
   23ebc:	ldp	x22, x21, [sp, #64]
   23ec0:	ldp	x24, x23, [sp, #48]
   23ec4:	ldp	x26, x25, [sp, #32]
   23ec8:	ldp	x28, x27, [sp, #16]
   23ecc:	ldp	x29, x30, [sp], #96
   23ed0:	ret
   23ed4:	lsl	w9, w3, #3
   23ed8:	cmp	w9, #0x4
   23edc:	b.mi	24014 <scols_init_debug@@SMARTCOLS_2.25+0x10440>  // b.first
   23ee0:	sub	w10, w9, #0x8
   23ee4:	sxtw	x10, w10
   23ee8:	mov	x8, xzr
   23eec:	add	x11, x10, #0x7
   23ef0:	mov	w12, #0x3d                  	// #61
   23ef4:	mov	x10, x0
   23ef8:	b	23f1c <scols_init_debug@@SMARTCOLS_2.25+0x10348>
   23efc:	sub	w14, w13, #0xa
   23f00:	add	w13, w13, #0x57
   23f04:	cmp	w14, #0x6
   23f08:	csinv	w13, w13, wzr, cc  // cc = lo, ul, last
   23f0c:	strb	w13, [x10], #1
   23f10:	cmp	w9, #0x3
   23f14:	sub	x11, x11, #0x4
   23f18:	b.le	24004 <scols_init_debug@@SMARTCOLS_2.25+0x10430>
   23f1c:	sub	x13, x10, x0
   23f20:	cmp	x13, x1
   23f24:	b.eq	24004 <scols_init_debug@@SMARTCOLS_2.25+0x10430>  // b.none
   23f28:	sub	w9, w9, #0x4
   23f2c:	mov	w13, w9
   23f30:	cmp	x3, x13, lsr #3
   23f34:	b.ls	23f64 <scols_init_debug@@SMARTCOLS_2.25+0x10390>  // b.plast
   23f38:	lsr	x14, x13, #3
   23f3c:	and	x14, x14, #0x1ffffff8
   23f40:	ldr	x14, [x2, x14]
   23f44:	and	x13, x13, #0x3c
   23f48:	lsr	x13, x14, x13
   23f4c:	tbz	w13, #0, 23f64 <scols_init_debug@@SMARTCOLS_2.25+0x10390>
   23f50:	mov	w13, #0x1                   	// #1
   23f54:	sub	x14, x11, #0x2
   23f58:	cmp	x3, x14, lsr #3
   23f5c:	b.hi	23f74 <scols_init_debug@@SMARTCOLS_2.25+0x103a0>  // b.pmore
   23f60:	b	23f90 <scols_init_debug@@SMARTCOLS_2.25+0x103bc>
   23f64:	mov	w13, wzr
   23f68:	sub	x14, x11, #0x2
   23f6c:	cmp	x3, x14, lsr #3
   23f70:	b.ls	23f90 <scols_init_debug@@SMARTCOLS_2.25+0x103bc>  // b.plast
   23f74:	lsr	x15, x14, #3
   23f78:	and	x15, x15, #0x1ffffffffffffff8
   23f7c:	ldr	x15, [x2, x15]
   23f80:	and	x14, x14, x12
   23f84:	lsr	x14, x15, x14
   23f88:	tbz	w14, #0, 23f90 <scols_init_debug@@SMARTCOLS_2.25+0x103bc>
   23f8c:	orr	w13, w13, #0x2
   23f90:	sub	x14, x11, #0x1
   23f94:	cmp	x3, x14, lsr #3
   23f98:	b.ls	23fb8 <scols_init_debug@@SMARTCOLS_2.25+0x103e4>  // b.plast
   23f9c:	lsr	x15, x14, #3
   23fa0:	and	x15, x15, #0x1ffffffffffffff8
   23fa4:	ldr	x15, [x2, x15]
   23fa8:	and	x14, x14, #0x3e
   23fac:	lsr	x14, x15, x14
   23fb0:	tbz	w14, #0, 23fb8 <scols_init_debug@@SMARTCOLS_2.25+0x103e4>
   23fb4:	orr	w13, w13, #0x4
   23fb8:	cmp	x3, x11, lsr #3
   23fbc:	b.ls	23fd8 <scols_init_debug@@SMARTCOLS_2.25+0x10404>  // b.plast
   23fc0:	lsr	x14, x11, #3
   23fc4:	and	x14, x14, #0x1ffffffffffffff8
   23fc8:	ldr	x14, [x2, x14]
   23fcc:	lsr	x14, x14, x11
   23fd0:	tbz	w14, #0, 23fd8 <scols_init_debug@@SMARTCOLS_2.25+0x10404>
   23fd4:	orr	w13, w13, #0x8
   23fd8:	cmp	w13, #0x0
   23fdc:	csel	x14, xzr, x10, eq  // eq = none
   23fe0:	cmp	x8, #0x0
   23fe4:	csel	x8, x14, x8, eq  // eq = none
   23fe8:	cmp	w13, #0x9
   23fec:	b.hi	23efc <scols_init_debug@@SMARTCOLS_2.25+0x10328>  // b.pmore
   23ff0:	orr	w13, w13, #0x30
   23ff4:	strb	w13, [x10], #1
   23ff8:	cmp	w9, #0x3
   23ffc:	sub	x11, x11, #0x4
   24000:	b.gt	23f1c <scols_init_debug@@SMARTCOLS_2.25+0x10348>
   24004:	strb	wzr, [x10], #-1
   24008:	cmp	x8, #0x0
   2400c:	csel	x0, x10, x8, eq  // eq = none
   24010:	ret
   24014:	mov	x8, xzr
   24018:	mov	x10, x0
   2401c:	strb	wzr, [x10], #-1
   24020:	cmp	x8, #0x0
   24024:	csel	x0, x10, x8, eq  // eq = none
   24028:	ret
   2402c:	stp	x29, x30, [sp, #-80]!
   24030:	str	x25, [sp, #16]
   24034:	stp	x24, x23, [sp, #32]
   24038:	stp	x22, x21, [sp, #48]
   2403c:	stp	x20, x19, [sp, #64]
   24040:	mov	x29, sp
   24044:	mov	x19, x2
   24048:	mov	x20, x1
   2404c:	mov	x21, x0
   24050:	bl	7030 <strlen@plt>
   24054:	cmp	w0, #0x2
   24058:	add	x22, x21, w0, sxtw
   2405c:	b.lt	24074 <scols_init_debug@@SMARTCOLS_2.25+0x104a0>  // b.tstop
   24060:	mov	x8, x21
   24064:	ldrh	w9, [x8], #2
   24068:	mov	w10, #0x7830                	// #30768
   2406c:	cmp	w9, w10
   24070:	csel	x21, x8, x21, eq  // eq = none
   24074:	mov	x0, x20
   24078:	mov	w1, wzr
   2407c:	mov	x2, x19
   24080:	bl	7520 <memset@plt>
   24084:	sub	x8, x22, #0x1
   24088:	cmp	x8, x21
   2408c:	mov	w0, wzr
   24090:	b.cc	241ac <scols_init_debug@@SMARTCOLS_2.25+0x105d8>  // b.lo, b.ul, b.last
   24094:	mov	x23, xzr
   24098:	mov	w24, #0x1                   	// #1
   2409c:	b	240b0 <scols_init_debug@@SMARTCOLS_2.25+0x104dc>
   240a0:	sub	x8, x22, #0x1
   240a4:	cmp	x8, x21
   240a8:	add	x23, x23, #0x4
   240ac:	b.cc	241a0 <scols_init_debug@@SMARTCOLS_2.25+0x105cc>  // b.lo, b.ul, b.last
   240b0:	ldurb	w9, [x22, #-1]
   240b4:	sub	x10, x22, #0x2
   240b8:	cmp	w9, #0x2c
   240bc:	csel	x22, x10, x8, eq  // eq = none
   240c0:	ldrsb	w9, [x22]
   240c4:	sub	w8, w9, #0x30
   240c8:	cmp	w8, #0xa
   240cc:	b.cc	240f0 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>  // b.lo, b.ul, b.last
   240d0:	sxtw	x25, w9
   240d4:	bl	72f0 <__ctype_tolower_loc@plt>
   240d8:	ldr	x8, [x0]
   240dc:	ldr	w8, [x8, x25, lsl #2]
   240e0:	sub	w9, w8, #0x61
   240e4:	sub	w8, w8, #0x57
   240e8:	cmp	w9, #0x6
   240ec:	csinv	w8, w8, wzr, cc  // cc = lo, ul, last
   240f0:	mvn	w9, w8
   240f4:	tst	w9, #0xff
   240f8:	b.eq	241a8 <scols_init_debug@@SMARTCOLS_2.25+0x105d4>  // b.none
   240fc:	lsr	x9, x23, #3
   24100:	tbz	w8, #0, 24124 <scols_init_debug@@SMARTCOLS_2.25+0x10550>
   24104:	cmp	x9, x19
   24108:	b.cs	24124 <scols_init_debug@@SMARTCOLS_2.25+0x10550>  // b.hs, b.nlast
   2410c:	and	x10, x9, #0x1ffffffffffffff8
   24110:	ldr	x11, [x20, x10]
   24114:	and	x12, x23, #0x3c
   24118:	lsl	x12, x24, x12
   2411c:	orr	x11, x11, x12
   24120:	str	x11, [x20, x10]
   24124:	tbz	w8, #1, 2414c <scols_init_debug@@SMARTCOLS_2.25+0x10578>
   24128:	cmp	x9, x19
   2412c:	b.cs	2414c <scols_init_debug@@SMARTCOLS_2.25+0x10578>  // b.hs, b.nlast
   24130:	and	x10, x9, #0x1ffffffffffffff8
   24134:	ldr	x11, [x20, x10]
   24138:	and	x12, x23, #0x3c
   2413c:	orr	x12, x12, #0x1
   24140:	lsl	x12, x24, x12
   24144:	orr	x11, x11, x12
   24148:	str	x11, [x20, x10]
   2414c:	tbz	w8, #2, 24174 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   24150:	cmp	x9, x19
   24154:	b.cs	24174 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>  // b.hs, b.nlast
   24158:	and	x10, x9, #0x1ffffffffffffff8
   2415c:	ldr	x11, [x20, x10]
   24160:	and	x12, x23, #0x3c
   24164:	orr	x12, x12, #0x2
   24168:	lsl	x12, x24, x12
   2416c:	orr	x11, x11, x12
   24170:	str	x11, [x20, x10]
   24174:	tbz	w8, #3, 240a0 <scols_init_debug@@SMARTCOLS_2.25+0x104cc>
   24178:	cmp	x9, x19
   2417c:	b.cs	240a0 <scols_init_debug@@SMARTCOLS_2.25+0x104cc>  // b.hs, b.nlast
   24180:	and	x8, x9, #0x1ffffffffffffff8
   24184:	ldr	x9, [x20, x8]
   24188:	and	x10, x23, #0x3c
   2418c:	orr	x10, x10, #0x3
   24190:	lsl	x10, x24, x10
   24194:	orr	x9, x9, x10
   24198:	str	x9, [x20, x8]
   2419c:	b	240a0 <scols_init_debug@@SMARTCOLS_2.25+0x104cc>
   241a0:	mov	w0, wzr
   241a4:	b	241ac <scols_init_debug@@SMARTCOLS_2.25+0x105d8>
   241a8:	mov	w0, #0xffffffff            	// #-1
   241ac:	ldp	x20, x19, [sp, #64]
   241b0:	ldp	x22, x21, [sp, #48]
   241b4:	ldp	x24, x23, [sp, #32]
   241b8:	ldr	x25, [sp, #16]
   241bc:	ldp	x29, x30, [sp], #80
   241c0:	ret
   241c4:	sub	sp, sp, #0x90
   241c8:	stp	x29, x30, [sp, #48]
   241cc:	stp	x26, x25, [sp, #80]
   241d0:	stp	x22, x21, [sp, #112]
   241d4:	add	x29, sp, #0x30
   241d8:	mov	x21, x1
   241dc:	mov	x26, x0
   241e0:	mov	x0, x1
   241e4:	mov	w1, wzr
   241e8:	stp	x28, x27, [sp, #64]
   241ec:	stp	x24, x23, [sp, #96]
   241f0:	stp	x20, x19, [sp, #128]
   241f4:	stur	w3, [x29, #-20]
   241f8:	mov	x20, x2
   241fc:	stur	xzr, [x29, #-8]
   24200:	bl	7520 <memset@plt>
   24204:	cbz	x26, 24490 <scols_init_debug@@SMARTCOLS_2.25+0x108bc>
   24208:	lsl	x23, x20, #3
   2420c:	bl	7ca0 <__errno_location@plt>
   24210:	mov	x22, x0
   24214:	stur	x0, [x29, #-16]
   24218:	b	24228 <scols_init_debug@@SMARTCOLS_2.25+0x10654>
   2421c:	ldr	x8, [sp, #16]
   24220:	add	x26, x8, #0x1
   24224:	cbz	x8, 2447c <scols_init_debug@@SMARTCOLS_2.25+0x108a8>
   24228:	mov	w1, #0x2c                  	// #44
   2422c:	mov	x0, x26
   24230:	bl	7950 <strchr@plt>
   24234:	str	wzr, [x22]
   24238:	ldrsb	x19, [x26]
   2423c:	cbz	x19, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24240:	mov	x25, x0
   24244:	bl	77f0 <__ctype_b_loc@plt>
   24248:	ldr	x8, [x0]
   2424c:	ldrh	w8, [x8, x19, lsl #1]
   24250:	tbz	w8, #11, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24254:	mov	x27, x0
   24258:	sub	x1, x29, #0x8
   2425c:	mov	w2, #0xa                   	// #10
   24260:	mov	x0, x26
   24264:	bl	7020 <strtoul@plt>
   24268:	ldr	w8, [x22]
   2426c:	cbnz	w8, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24270:	str	x25, [sp, #16]
   24274:	ldur	x25, [x29, #-8]
   24278:	cmp	x25, x26
   2427c:	b.eq	24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>  // b.none
   24280:	mov	x24, x0
   24284:	cbz	x25, 243bc <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   24288:	mov	w1, #0x2d                  	// #45
   2428c:	mov	x0, x25
   24290:	bl	7950 <strchr@plt>
   24294:	cmp	x0, #0x0
   24298:	mov	x22, x0
   2429c:	csinc	x19, xzr, x0, eq  // eq = none
   242a0:	mov	w1, #0x2c                  	// #44
   242a4:	mov	x0, x25
   242a8:	bl	7950 <strchr@plt>
   242ac:	cmp	x0, #0x0
   242b0:	csinc	x10, xzr, x0, eq  // eq = none
   242b4:	cset	w8, ne  // ne = any
   242b8:	cmp	x19, x10
   242bc:	cset	w9, cs  // cs = hs, nlast
   242c0:	mov	x28, x0
   242c4:	and	w8, w8, w9
   242c8:	mov	w0, #0x1                   	// #1
   242cc:	mov	w26, w24
   242d0:	tbnz	w8, #0, 243d4 <scols_init_debug@@SMARTCOLS_2.25+0x10800>
   242d4:	cbz	x22, 243d4 <scols_init_debug@@SMARTCOLS_2.25+0x10800>
   242d8:	ldur	x22, [x29, #-16]
   242dc:	str	wzr, [x22]
   242e0:	ldrsb	x8, [x19]
   242e4:	cbz	x8, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   242e8:	ldr	x9, [x27]
   242ec:	ldrh	w8, [x9, x8, lsl #1]
   242f0:	tbz	w8, #11, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   242f4:	sub	x1, x29, #0x8
   242f8:	mov	w2, #0xa                   	// #10
   242fc:	mov	x0, x19
   24300:	str	x10, [sp, #8]
   24304:	bl	7020 <strtoul@plt>
   24308:	ldr	w8, [x22]
   2430c:	cbnz	w8, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24310:	ldur	x25, [x29, #-8]
   24314:	cmp	x25, x19
   24318:	b.eq	24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>  // b.none
   2431c:	mov	x26, x0
   24320:	cbz	x25, 243c8 <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   24324:	ldrb	w8, [x25]
   24328:	cbz	w8, 24464 <scols_init_debug@@SMARTCOLS_2.25+0x10890>
   2432c:	cmp	x28, #0x0
   24330:	mov	w1, #0x3a                  	// #58
   24334:	mov	x0, x25
   24338:	cset	w22, eq  // eq = none
   2433c:	bl	7950 <strchr@plt>
   24340:	ldr	x8, [sp, #8]
   24344:	cmp	x0, #0x0
   24348:	csinc	x19, xzr, x0, eq  // eq = none
   2434c:	mov	w0, #0x1                   	// #1
   24350:	cmp	x19, x8
   24354:	cset	w8, cc  // cc = lo, ul, last
   24358:	cbz	x19, 243cc <scols_init_debug@@SMARTCOLS_2.25+0x107f8>
   2435c:	orr	w8, w22, w8
   24360:	cbz	w8, 243cc <scols_init_debug@@SMARTCOLS_2.25+0x107f8>
   24364:	ldur	x22, [x29, #-16]
   24368:	str	wzr, [x22]
   2436c:	ldrsb	x8, [x19]
   24370:	cbz	x8, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24374:	ldr	x9, [x27]
   24378:	ldrh	w8, [x9, x8, lsl #1]
   2437c:	tbz	w8, #11, 24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24380:	sub	x1, x29, #0x8
   24384:	mov	w2, #0xa                   	// #10
   24388:	mov	x0, x19
   2438c:	bl	7020 <strtoul@plt>
   24390:	ldur	x25, [x29, #-8]
   24394:	ldr	w8, [x22]
   24398:	mov	w9, #0xffffffea            	// #-22
   2439c:	cmp	x25, x19
   243a0:	csel	w9, w9, wzr, eq  // eq = none
   243a4:	cmp	w8, #0x0
   243a8:	csneg	w9, w9, w8, eq  // eq = none
   243ac:	mov	w8, #0x1                   	// #1
   243b0:	cbz	w0, 24494 <scols_init_debug@@SMARTCOLS_2.25+0x108c0>
   243b4:	cbz	w9, 243cc <scols_init_debug@@SMARTCOLS_2.25+0x107f8>
   243b8:	b	24494 <scols_init_debug@@SMARTCOLS_2.25+0x108c0>
   243bc:	mov	w0, #0x1                   	// #1
   243c0:	mov	w26, w24
   243c4:	b	243d4 <scols_init_debug@@SMARTCOLS_2.25+0x10800>
   243c8:	mov	w0, #0x1                   	// #1
   243cc:	cmp	w26, w24
   243d0:	b.cc	24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>  // b.lo, b.ul, b.last
   243d4:	ldur	w8, [x29, #-20]
   243d8:	cbz	w8, 24424 <scols_init_debug@@SMARTCOLS_2.25+0x10850>
   243dc:	ldur	x22, [x29, #-16]
   243e0:	mov	w12, #0x1                   	// #1
   243e4:	b	243f4 <scols_init_debug@@SMARTCOLS_2.25+0x10820>
   243e8:	add	w24, w8, w0
   243ec:	cmp	w24, w26
   243f0:	b.hi	2421c <scols_init_debug@@SMARTCOLS_2.25+0x10648>  // b.pmore
   243f4:	mov	w8, w24
   243f8:	cmp	x23, x8
   243fc:	b.ls	24474 <scols_init_debug@@SMARTCOLS_2.25+0x108a0>  // b.plast
   24400:	cmp	x20, x8, lsr #3
   24404:	b.ls	243e8 <scols_init_debug@@SMARTCOLS_2.25+0x10814>  // b.plast
   24408:	lsr	x9, x8, #3
   2440c:	and	x9, x9, #0x1ffffff8
   24410:	ldr	x10, [x21, x9]
   24414:	lsl	x11, x12, x8
   24418:	orr	x10, x10, x11
   2441c:	str	x10, [x21, x9]
   24420:	b	243e8 <scols_init_debug@@SMARTCOLS_2.25+0x10814>
   24424:	ldur	x22, [x29, #-16]
   24428:	mov	w12, #0x1                   	// #1
   2442c:	b	2443c <scols_init_debug@@SMARTCOLS_2.25+0x10868>
   24430:	add	w24, w8, w0
   24434:	cmp	w24, w26
   24438:	b.hi	2421c <scols_init_debug@@SMARTCOLS_2.25+0x10648>  // b.pmore
   2443c:	mov	w8, w24
   24440:	cmp	x20, x8, lsr #3
   24444:	b.ls	24430 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>  // b.plast
   24448:	lsr	x9, x8, #3
   2444c:	and	x9, x9, #0x1ffffff8
   24450:	ldr	x10, [x21, x9]
   24454:	lsl	x11, x12, x8
   24458:	orr	x10, x10, x11
   2445c:	str	x10, [x21, x9]
   24460:	b	24430 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>
   24464:	mov	w0, #0x1                   	// #1
   24468:	cmp	w26, w24
   2446c:	b.cs	243d4 <scols_init_debug@@SMARTCOLS_2.25+0x10800>  // b.hs, b.nlast
   24470:	b	24488 <scols_init_debug@@SMARTCOLS_2.25+0x108b4>
   24474:	mov	w8, #0x2                   	// #2
   24478:	b	24494 <scols_init_debug@@SMARTCOLS_2.25+0x108c0>
   2447c:	cbz	x25, 24490 <scols_init_debug@@SMARTCOLS_2.25+0x108bc>
   24480:	ldrb	w8, [x25]
   24484:	cbz	w8, 24490 <scols_init_debug@@SMARTCOLS_2.25+0x108bc>
   24488:	mov	w8, #0x1                   	// #1
   2448c:	b	24494 <scols_init_debug@@SMARTCOLS_2.25+0x108c0>
   24490:	mov	w8, wzr
   24494:	ldp	x20, x19, [sp, #128]
   24498:	ldp	x22, x21, [sp, #112]
   2449c:	ldp	x24, x23, [sp, #96]
   244a0:	ldp	x26, x25, [sp, #80]
   244a4:	ldp	x28, x27, [sp, #64]
   244a8:	ldp	x29, x30, [sp, #48]
   244ac:	mov	w0, w8
   244b0:	add	sp, sp, #0x90
   244b4:	ret
   244b8:	sub	sp, sp, #0x30
   244bc:	stp	x20, x19, [sp, #32]
   244c0:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   244c4:	ldr	w8, [x20, #2796]
   244c8:	stp	x29, x30, [sp, #16]
   244cc:	add	x29, sp, #0x10
   244d0:	cbz	w8, 244e4 <scols_init_debug@@SMARTCOLS_2.25+0x10910>
   244d4:	ldp	x20, x19, [sp, #32]
   244d8:	ldp	x29, x30, [sp, #16]
   244dc:	add	sp, sp, #0x30
   244e0:	ret
   244e4:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   244e8:	add	x0, x0, #0x28c
   244ec:	bl	7cc0 <getenv@plt>
   244f0:	cbz	x0, 2452c <scols_init_debug@@SMARTCOLS_2.25+0x10958>
   244f4:	add	x1, sp, #0x8
   244f8:	mov	w2, wzr
   244fc:	bl	7020 <strtoul@plt>
   24500:	ldr	x8, [sp, #8]
   24504:	mov	x19, x0
   24508:	cbz	x8, 24520 <scols_init_debug@@SMARTCOLS_2.25+0x1094c>
   2450c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   24510:	add	x1, x1, #0x6e8
   24514:	mov	x0, x8
   24518:	bl	77c0 <strcmp@plt>
   2451c:	cbz	w0, 24534 <scols_init_debug@@SMARTCOLS_2.25+0x10960>
   24520:	str	w19, [x20, #2796]
   24524:	cbnz	w19, 2453c <scols_init_debug@@SMARTCOLS_2.25+0x10968>
   24528:	b	24564 <scols_init_debug@@SMARTCOLS_2.25+0x10990>
   2452c:	str	wzr, [x20, #2796]
   24530:	b	24564 <scols_init_debug@@SMARTCOLS_2.25+0x10990>
   24534:	mov	w8, #0xffff                	// #65535
   24538:	str	w8, [x20, #2796]
   2453c:	bl	7200 <getuid@plt>
   24540:	mov	w19, w0
   24544:	bl	7160 <geteuid@plt>
   24548:	cmp	w19, w0
   2454c:	b.ne	24580 <scols_init_debug@@SMARTCOLS_2.25+0x109ac>  // b.any
   24550:	bl	7880 <getgid@plt>
   24554:	mov	w19, w0
   24558:	bl	7120 <getegid@plt>
   2455c:	cmp	w19, w0
   24560:	b.ne	24580 <scols_init_debug@@SMARTCOLS_2.25+0x109ac>  // b.any
   24564:	ldr	w8, [x20, #2796]
   24568:	orr	w8, w8, #0x2
   2456c:	str	w8, [x20, #2796]
   24570:	ldp	x20, x19, [sp, #32]
   24574:	ldp	x29, x30, [sp, #16]
   24578:	add	sp, sp, #0x30
   2457c:	ret
   24580:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24584:	ldr	w8, [x20, #2796]
   24588:	ldr	x9, [x9, #4016]
   2458c:	orr	w8, w8, #0x1000000
   24590:	ldr	x19, [x9]
   24594:	str	w8, [x20, #2796]
   24598:	bl	7390 <getpid@plt>
   2459c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   245a0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   245a4:	mov	w2, w0
   245a8:	add	x1, x1, #0x680
   245ac:	add	x3, x3, #0x299
   245b0:	mov	x0, x19
   245b4:	bl	7dc0 <fprintf@plt>
   245b8:	b	24564 <scols_init_debug@@SMARTCOLS_2.25+0x10990>
   245bc:	sub	sp, sp, #0x130
   245c0:	stp	x29, x30, [sp, #256]
   245c4:	add	x29, sp, #0x100
   245c8:	stp	x20, x19, [sp, #288]
   245cc:	mov	x20, x0
   245d0:	stp	x1, x2, [x29, #-120]
   245d4:	mov	w0, #0x1                   	// #1
   245d8:	mov	w1, #0x1038                	// #4152
   245dc:	stp	x28, x21, [sp, #272]
   245e0:	stp	x3, x4, [x29, #-104]
   245e4:	stp	x5, x6, [x29, #-88]
   245e8:	stur	x7, [x29, #-72]
   245ec:	stp	q0, q1, [sp]
   245f0:	stp	q2, q3, [sp, #32]
   245f4:	stp	q4, q5, [sp, #64]
   245f8:	stp	q6, q7, [sp, #96]
   245fc:	bl	75a0 <calloc@plt>
   24600:	mov	x19, x0
   24604:	cbz	x0, 24680 <scols_init_debug@@SMARTCOLS_2.25+0x10aac>
   24608:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2460c:	ldrb	w8, [x8, #2796]
   24610:	tbnz	w8, #2, 24698 <scols_init_debug@@SMARTCOLS_2.25+0x10ac4>
   24614:	mov	w8, #0x1                   	// #1
   24618:	mov	w9, #0xffffffff            	// #-1
   2461c:	str	w8, [x19, #16]
   24620:	str	w9, [x19]
   24624:	cbz	x20, 24680 <scols_init_debug@@SMARTCOLS_2.25+0x10aac>
   24628:	mov	x8, #0xffffffffffffffc8    	// #-56
   2462c:	mov	x10, sp
   24630:	sub	x11, x29, #0x78
   24634:	movk	x8, #0xff80, lsl #32
   24638:	add	x9, x29, #0x30
   2463c:	add	x10, x10, #0x80
   24640:	add	x11, x11, #0x38
   24644:	stp	x10, x8, [x29, #-16]
   24648:	stp	x9, x11, [x29, #-32]
   2464c:	ldp	q0, q1, [x29, #-32]
   24650:	add	x21, x19, #0x8
   24654:	sub	x2, x29, #0x40
   24658:	mov	x0, x21
   2465c:	mov	x1, x20
   24660:	stp	q0, q1, [x29, #-64]
   24664:	bl	78d0 <vasprintf@plt>
   24668:	tbnz	w0, #31, 24674 <scols_init_debug@@SMARTCOLS_2.25+0x10aa0>
   2466c:	ldr	x8, [x21]
   24670:	cbnz	x8, 24680 <scols_init_debug@@SMARTCOLS_2.25+0x10aac>
   24674:	mov	x0, x19
   24678:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   2467c:	mov	x19, xzr
   24680:	mov	x0, x19
   24684:	ldp	x20, x19, [sp, #288]
   24688:	ldp	x28, x21, [sp, #272]
   2468c:	ldp	x29, x30, [sp, #256]
   24690:	add	sp, sp, #0x130
   24694:	ret
   24698:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2469c:	ldr	x8, [x8, #4016]
   246a0:	ldr	x21, [x8]
   246a4:	bl	7390 <getpid@plt>
   246a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   246ac:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   246b0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   246b4:	mov	w2, w0
   246b8:	add	x1, x1, #0x2eb
   246bc:	add	x3, x3, #0x299
   246c0:	add	x4, x4, #0x918
   246c4:	mov	x0, x21
   246c8:	bl	7dc0 <fprintf@plt>
   246cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   246d0:	add	x1, x1, #0x31d
   246d4:	mov	x0, x19
   246d8:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   246dc:	b	24614 <scols_init_debug@@SMARTCOLS_2.25+0x10a40>
   246e0:	sub	sp, sp, #0x120
   246e4:	stp	x29, x30, [sp, #240]
   246e8:	add	x29, sp, #0xf0
   246ec:	str	x28, [sp, #256]
   246f0:	stp	x20, x19, [sp, #272]
   246f4:	stp	x2, x3, [x29, #-112]
   246f8:	stp	x4, x5, [x29, #-96]
   246fc:	stp	x6, x7, [x29, #-80]
   24700:	stp	q1, q2, [sp, #16]
   24704:	stp	q3, q4, [sp, #48]
   24708:	str	q0, [sp]
   2470c:	stp	q5, q6, [sp, #80]
   24710:	str	q7, [sp, #112]
   24714:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24718:	ldr	x20, [x20, #4016]
   2471c:	mov	x19, x1
   24720:	cbz	x0, 24748 <scols_init_debug@@SMARTCOLS_2.25+0x10b74>
   24724:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   24728:	ldrb	w9, [x9, #2799]
   2472c:	tbnz	w9, #0, 24748 <scols_init_debug@@SMARTCOLS_2.25+0x10b74>
   24730:	mov	x8, x0
   24734:	ldr	x0, [x20]
   24738:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2473c:	add	x1, x1, #0x310
   24740:	mov	x2, x8
   24744:	bl	7dc0 <fprintf@plt>
   24748:	mov	x8, #0xffffffffffffffd0    	// #-48
   2474c:	mov	x10, sp
   24750:	sub	x11, x29, #0x70
   24754:	movk	x8, #0xff80, lsl #32
   24758:	add	x9, x29, #0x30
   2475c:	add	x10, x10, #0x80
   24760:	add	x11, x11, #0x30
   24764:	stp	x10, x8, [x29, #-16]
   24768:	stp	x9, x11, [x29, #-32]
   2476c:	ldp	q0, q1, [x29, #-32]
   24770:	ldr	x0, [x20]
   24774:	sub	x2, x29, #0x40
   24778:	mov	x1, x19
   2477c:	stp	q0, q1, [x29, #-64]
   24780:	bl	7c70 <vfprintf@plt>
   24784:	ldr	x1, [x20]
   24788:	mov	w0, #0xa                   	// #10
   2478c:	bl	7250 <fputc@plt>
   24790:	ldp	x20, x19, [sp, #272]
   24794:	ldr	x28, [sp, #256]
   24798:	ldp	x29, x30, [sp, #240]
   2479c:	add	sp, sp, #0x120
   247a0:	ret
   247a4:	stp	x29, x30, [sp, #-48]!
   247a8:	str	x21, [sp, #16]
   247ac:	stp	x20, x19, [sp, #32]
   247b0:	mov	x29, sp
   247b4:	cbz	x0, 2482c <scols_init_debug@@SMARTCOLS_2.25+0x10c58>
   247b8:	ldr	w8, [x0, #16]
   247bc:	mov	x19, x0
   247c0:	subs	w8, w8, #0x1
   247c4:	str	w8, [x0, #16]
   247c8:	b.gt	2482c <scols_init_debug@@SMARTCOLS_2.25+0x10c58>
   247cc:	adrp	x21, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   247d0:	ldrb	w8, [x21, #2796]
   247d4:	tbnz	w8, #2, 2483c <scols_init_debug@@SMARTCOLS_2.25+0x10c68>
   247d8:	ldr	x8, [x19, #4128]
   247dc:	cbz	x8, 247ec <scols_init_debug@@SMARTCOLS_2.25+0x10c18>
   247e0:	ldr	x8, [x19, #4136]
   247e4:	mov	x0, x19
   247e8:	blr	x8
   247ec:	ldr	w0, [x19]
   247f0:	tbnz	w0, #31, 24808 <scols_init_debug@@SMARTCOLS_2.25+0x10c34>
   247f4:	ldrb	w8, [x21, #2796]
   247f8:	tbnz	w8, #2, 2488c <scols_init_debug@@SMARTCOLS_2.25+0x10cb8>
   247fc:	bl	7690 <close@plt>
   24800:	mov	w8, #0xffffffff            	// #-1
   24804:	str	w8, [x19]
   24808:	ldr	x0, [x19, #8]
   2480c:	bl	7850 <free@plt>
   24810:	ldr	x0, [x19, #24]
   24814:	bl	7850 <free@plt>
   24818:	mov	x0, x19
   2481c:	ldp	x20, x19, [sp, #32]
   24820:	ldr	x21, [sp, #16]
   24824:	ldp	x29, x30, [sp], #48
   24828:	b	7850 <free@plt>
   2482c:	ldp	x20, x19, [sp, #32]
   24830:	ldr	x21, [sp, #16]
   24834:	ldp	x29, x30, [sp], #48
   24838:	ret
   2483c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24840:	ldr	x8, [x8, #4016]
   24844:	ldr	x20, [x8]
   24848:	bl	7390 <getpid@plt>
   2484c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24850:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24854:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24858:	mov	w2, w0
   2485c:	add	x1, x1, #0x2eb
   24860:	add	x3, x3, #0x299
   24864:	add	x4, x4, #0x918
   24868:	mov	x0, x20
   2486c:	bl	7dc0 <fprintf@plt>
   24870:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24874:	add	x1, x1, #0x31b
   24878:	mov	x0, x19
   2487c:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24880:	ldr	x8, [x19, #4128]
   24884:	cbnz	x8, 247e0 <scols_init_debug@@SMARTCOLS_2.25+0x10c0c>
   24888:	b	247ec <scols_init_debug@@SMARTCOLS_2.25+0x10c18>
   2488c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24890:	ldr	x8, [x8, #4016]
   24894:	ldr	x20, [x8]
   24898:	bl	7390 <getpid@plt>
   2489c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   248a0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   248a4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   248a8:	mov	w2, w0
   248ac:	add	x1, x1, #0x2eb
   248b0:	add	x3, x3, #0x299
   248b4:	add	x4, x4, #0x918
   248b8:	mov	x0, x20
   248bc:	bl	7dc0 <fprintf@plt>
   248c0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   248c4:	add	x1, x1, #0x398
   248c8:	mov	x0, x19
   248cc:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   248d0:	ldr	w0, [x19]
   248d4:	b	247fc <scols_init_debug@@SMARTCOLS_2.25+0x10c28>
   248d8:	cbz	x0, 248e8 <scols_init_debug@@SMARTCOLS_2.25+0x10d14>
   248dc:	ldr	w8, [x0, #16]
   248e0:	add	w8, w8, #0x1
   248e4:	str	w8, [x0, #16]
   248e8:	ret
   248ec:	stp	x29, x30, [sp, #-32]!
   248f0:	stp	x20, x19, [sp, #16]
   248f4:	mov	x29, sp
   248f8:	cbz	x0, 24978 <scols_init_debug@@SMARTCOLS_2.25+0x10da4>
   248fc:	mov	x19, x0
   24900:	ldr	w0, [x0]
   24904:	tbnz	w0, #31, 24920 <scols_init_debug@@SMARTCOLS_2.25+0x10d4c>
   24908:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2490c:	ldrb	w8, [x8, #2796]
   24910:	tbnz	w8, #2, 2492c <scols_init_debug@@SMARTCOLS_2.25+0x10d58>
   24914:	bl	7690 <close@plt>
   24918:	mov	w8, #0xffffffff            	// #-1
   2491c:	str	w8, [x19]
   24920:	ldp	x20, x19, [sp, #16]
   24924:	ldp	x29, x30, [sp], #32
   24928:	ret
   2492c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24930:	ldr	x8, [x8, #4016]
   24934:	ldr	x20, [x8]
   24938:	bl	7390 <getpid@plt>
   2493c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24940:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24944:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24948:	mov	w2, w0
   2494c:	add	x1, x1, #0x2eb
   24950:	add	x3, x3, #0x299
   24954:	add	x4, x4, #0x918
   24958:	mov	x0, x20
   2495c:	bl	7dc0 <fprintf@plt>
   24960:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24964:	add	x1, x1, #0x398
   24968:	mov	x0, x19
   2496c:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24970:	ldr	w0, [x19]
   24974:	b	24914 <scols_init_debug@@SMARTCOLS_2.25+0x10d40>
   24978:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2497c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24980:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24984:	add	x0, x0, #0x321
   24988:	add	x1, x1, #0x2af
   2498c:	add	x3, x3, #0x36c
   24990:	mov	w2, #0xda                  	// #218
   24994:	bl	7c90 <__assert_fail@plt>
   24998:	stp	x29, x30, [sp, #-48]!
   2499c:	stp	x20, x19, [sp, #32]
   249a0:	ldr	w8, [x0]
   249a4:	str	x21, [sp, #16]
   249a8:	mov	x29, sp
   249ac:	tbz	w8, #31, 24a58 <scols_init_debug@@SMARTCOLS_2.25+0x10e84>
   249b0:	mov	x19, x0
   249b4:	cbz	x1, 249dc <scols_init_debug@@SMARTCOLS_2.25+0x10e08>
   249b8:	mov	x0, x1
   249bc:	bl	7650 <strdup@plt>
   249c0:	mov	x20, x0
   249c4:	cbnz	x0, 249e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e0c>
   249c8:	mov	w0, #0xfffffff4            	// #-12
   249cc:	ldp	x20, x19, [sp, #32]
   249d0:	ldr	x21, [sp, #16]
   249d4:	ldp	x29, x30, [sp], #48
   249d8:	ret
   249dc:	mov	x20, xzr
   249e0:	ldr	x0, [x19, #24]
   249e4:	bl	7850 <free@plt>
   249e8:	str	x20, [x19, #24]
   249ec:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   249f0:	ldrb	w8, [x8, #2796]
   249f4:	tbnz	w8, #2, 24a0c <scols_init_debug@@SMARTCOLS_2.25+0x10e38>
   249f8:	mov	w0, wzr
   249fc:	ldp	x20, x19, [sp, #32]
   24a00:	ldr	x21, [sp, #16]
   24a04:	ldp	x29, x30, [sp], #48
   24a08:	ret
   24a0c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24a10:	ldr	x8, [x8, #4016]
   24a14:	ldr	x21, [x8]
   24a18:	bl	7390 <getpid@plt>
   24a1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24a20:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24a24:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24a28:	mov	w2, w0
   24a2c:	add	x1, x1, #0x2eb
   24a30:	add	x3, x3, #0x299
   24a34:	add	x4, x4, #0x918
   24a38:	mov	x0, x21
   24a3c:	bl	7dc0 <fprintf@plt>
   24a40:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24a44:	add	x1, x1, #0x2f2
   24a48:	mov	x0, x19
   24a4c:	mov	x2, x20
   24a50:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24a54:	b	249f8 <scols_init_debug@@SMARTCOLS_2.25+0x10e24>
   24a58:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24a5c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24a60:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24a64:	add	x0, x0, #0x2a0
   24a68:	add	x1, x1, #0x2af
   24a6c:	add	x3, x3, #0x2ba
   24a70:	mov	w2, #0x6d                  	// #109
   24a74:	bl	7c90 <__assert_fail@plt>
   24a78:	cbz	x0, 24a80 <scols_init_debug@@SMARTCOLS_2.25+0x10eac>
   24a7c:	ldr	x0, [x0, #24]
   24a80:	ret
   24a84:	stp	x29, x30, [sp, #-48]!
   24a88:	stp	x20, x19, [sp, #32]
   24a8c:	mov	x19, x0
   24a90:	str	x21, [sp, #16]
   24a94:	mov	x29, sp
   24a98:	cbz	x1, 24ac0 <scols_init_debug@@SMARTCOLS_2.25+0x10eec>
   24a9c:	mov	x0, x1
   24aa0:	bl	7650 <strdup@plt>
   24aa4:	mov	x20, x0
   24aa8:	cbnz	x0, 24ac4 <scols_init_debug@@SMARTCOLS_2.25+0x10ef0>
   24aac:	mov	w0, #0xfffffff4            	// #-12
   24ab0:	ldp	x20, x19, [sp, #32]
   24ab4:	ldr	x21, [sp, #16]
   24ab8:	ldp	x29, x30, [sp], #48
   24abc:	ret
   24ac0:	mov	x20, xzr
   24ac4:	ldr	w0, [x19]
   24ac8:	tbnz	w0, #31, 24ad8 <scols_init_debug@@SMARTCOLS_2.25+0x10f04>
   24acc:	bl	7690 <close@plt>
   24ad0:	mov	w8, #0xffffffff            	// #-1
   24ad4:	str	w8, [x19]
   24ad8:	ldr	x0, [x19, #8]
   24adc:	bl	7850 <free@plt>
   24ae0:	str	x20, [x19, #8]
   24ae4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   24ae8:	ldrb	w8, [x8, #2796]
   24aec:	tbnz	w8, #2, 24b04 <scols_init_debug@@SMARTCOLS_2.25+0x10f30>
   24af0:	mov	w0, wzr
   24af4:	ldp	x20, x19, [sp, #32]
   24af8:	ldr	x21, [sp, #16]
   24afc:	ldp	x29, x30, [sp], #48
   24b00:	ret
   24b04:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24b08:	ldr	x8, [x8, #4016]
   24b0c:	ldr	x21, [x8]
   24b10:	bl	7390 <getpid@plt>
   24b14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24b18:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24b1c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24b20:	mov	w2, w0
   24b24:	add	x1, x1, #0x2eb
   24b28:	add	x3, x3, #0x299
   24b2c:	add	x4, x4, #0x918
   24b30:	mov	x0, x21
   24b34:	bl	7dc0 <fprintf@plt>
   24b38:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24b3c:	add	x1, x1, #0x303
   24b40:	mov	x0, x19
   24b44:	mov	x2, x20
   24b48:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24b4c:	b	24af0 <scols_init_debug@@SMARTCOLS_2.25+0x10f1c>
   24b50:	cbz	x0, 24b58 <scols_init_debug@@SMARTCOLS_2.25+0x10f84>
   24b54:	ldr	x0, [x0, #8]
   24b58:	ret
   24b5c:	stp	x29, x30, [sp, #-32]!
   24b60:	stp	x20, x19, [sp, #16]
   24b64:	str	x1, [x0, #4128]
   24b68:	str	x2, [x0, #4136]
   24b6c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   24b70:	ldrb	w8, [x8, #2796]
   24b74:	mov	x29, sp
   24b78:	tbnz	w8, #2, 24b8c <scols_init_debug@@SMARTCOLS_2.25+0x10fb8>
   24b7c:	ldp	x20, x19, [sp, #16]
   24b80:	mov	w0, wzr
   24b84:	ldp	x29, x30, [sp], #32
   24b88:	ret
   24b8c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24b90:	ldr	x8, [x8, #4016]
   24b94:	mov	x19, x0
   24b98:	ldr	x20, [x8]
   24b9c:	bl	7390 <getpid@plt>
   24ba0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24ba4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24ba8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24bac:	mov	w2, w0
   24bb0:	add	x1, x1, #0x2eb
   24bb4:	add	x3, x3, #0x299
   24bb8:	add	x4, x4, #0x918
   24bbc:	mov	x0, x20
   24bc0:	bl	7dc0 <fprintf@plt>
   24bc4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24bc8:	add	x1, x1, #0x311
   24bcc:	mov	x0, x19
   24bd0:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24bd4:	ldp	x20, x19, [sp, #16]
   24bd8:	mov	w0, wzr
   24bdc:	ldp	x29, x30, [sp], #32
   24be0:	ret
   24be4:	cbz	x0, 24bec <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   24be8:	ldr	x0, [x0, #4128]
   24bec:	ret
   24bf0:	str	x1, [x0, #4144]
   24bf4:	mov	w0, wzr
   24bf8:	ret
   24bfc:	stp	x29, x30, [sp, #-48]!
   24c00:	str	x21, [sp, #16]
   24c04:	stp	x20, x19, [sp, #32]
   24c08:	mov	x29, sp
   24c0c:	cbz	x0, 24d14 <scols_init_debug@@SMARTCOLS_2.25+0x11140>
   24c10:	ldr	x20, [x0, #8]
   24c14:	mov	x19, x0
   24c18:	cbz	x20, 24d34 <scols_init_debug@@SMARTCOLS_2.25+0x11160>
   24c1c:	ldr	w0, [x19]
   24c20:	tbnz	w0, #31, 24c34 <scols_init_debug@@SMARTCOLS_2.25+0x11060>
   24c24:	ldp	x20, x19, [sp, #32]
   24c28:	ldr	x21, [sp, #16]
   24c2c:	ldp	x29, x30, [sp], #48
   24c30:	ret
   24c34:	ldr	x3, [x19, #24]
   24c38:	cbz	x3, 24c80 <scols_init_debug@@SMARTCOLS_2.25+0x110ac>
   24c3c:	mov	x8, x20
   24c40:	ldrb	w9, [x8], #1
   24c44:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24c48:	add	x2, x2, #0x3a7
   24c4c:	mov	w1, #0x1000                	// #4096
   24c50:	cmp	w9, #0x2f
   24c54:	csel	x4, x8, x20, eq  // eq = none
   24c58:	add	x20, x19, #0x20
   24c5c:	mov	x0, x20
   24c60:	bl	7300 <snprintf@plt>
   24c64:	tbnz	w0, #31, 24cac <scols_init_debug@@SMARTCOLS_2.25+0x110d8>
   24c68:	cmp	w0, #0x1, lsl #12
   24c6c:	b.cc	24c80 <scols_init_debug@@SMARTCOLS_2.25+0x110ac>  // b.lo, b.ul, b.last
   24c70:	bl	7ca0 <__errno_location@plt>
   24c74:	mov	w8, #0x24                  	// #36
   24c78:	str	w8, [x0]
   24c7c:	b	24cb0 <scols_init_debug@@SMARTCOLS_2.25+0x110dc>
   24c80:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   24c84:	ldrb	w8, [x8, #2796]
   24c88:	tbnz	w8, #2, 24cc8 <scols_init_debug@@SMARTCOLS_2.25+0x110f4>
   24c8c:	mov	w1, #0x80000               	// #524288
   24c90:	mov	x0, x20
   24c94:	bl	7460 <open@plt>
   24c98:	str	w0, [x19]
   24c9c:	ldp	x20, x19, [sp, #32]
   24ca0:	ldr	x21, [sp, #16]
   24ca4:	ldp	x29, x30, [sp], #48
   24ca8:	ret
   24cac:	bl	7ca0 <__errno_location@plt>
   24cb0:	ldr	w8, [x0]
   24cb4:	neg	w0, w8
   24cb8:	ldp	x20, x19, [sp, #32]
   24cbc:	ldr	x21, [sp, #16]
   24cc0:	ldp	x29, x30, [sp], #48
   24cc4:	ret
   24cc8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   24ccc:	ldr	x8, [x8, #4016]
   24cd0:	ldr	x21, [x8]
   24cd4:	bl	7390 <getpid@plt>
   24cd8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   24cdc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24ce0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24ce4:	mov	w2, w0
   24ce8:	add	x1, x1, #0x2eb
   24cec:	add	x3, x3, #0x299
   24cf0:	add	x4, x4, #0x918
   24cf4:	mov	x0, x21
   24cf8:	bl	7dc0 <fprintf@plt>
   24cfc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d00:	add	x1, x1, #0x35a
   24d04:	mov	x0, x19
   24d08:	mov	x2, x20
   24d0c:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   24d10:	b	24c8c <scols_init_debug@@SMARTCOLS_2.25+0x110b8>
   24d14:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d18:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d1c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d20:	add	x0, x0, #0x321
   24d24:	add	x1, x1, #0x2af
   24d28:	add	x3, x3, #0x324
   24d2c:	mov	w2, #0xc8                  	// #200
   24d30:	bl	7c90 <__assert_fail@plt>
   24d34:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d38:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d3c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24d40:	add	x0, x0, #0x34d
   24d44:	add	x1, x1, #0x2af
   24d48:	add	x3, x3, #0x324
   24d4c:	mov	w2, #0xc9                  	// #201
   24d50:	bl	7c90 <__assert_fail@plt>
   24d54:	cbz	x0, 24d64 <scols_init_debug@@SMARTCOLS_2.25+0x11190>
   24d58:	ldr	w8, [x0]
   24d5c:	mvn	w8, w8
   24d60:	lsr	w0, w8, #31
   24d64:	ret
   24d68:	sub	sp, sp, #0x150
   24d6c:	stp	x22, x21, [sp, #304]
   24d70:	stp	x20, x19, [sp, #320]
   24d74:	mov	x20, x2
   24d78:	mov	x19, x1
   24d7c:	mov	x21, x0
   24d80:	stp	x29, x30, [sp, #256]
   24d84:	stp	x28, x25, [sp, #272]
   24d88:	stp	x24, x23, [sp, #288]
   24d8c:	add	x29, sp, #0x100
   24d90:	stp	x4, x5, [sp, #128]
   24d94:	stp	x6, x7, [sp, #144]
   24d98:	stp	q0, q1, [sp]
   24d9c:	stp	q2, q3, [sp, #32]
   24da0:	stp	q4, q5, [sp, #64]
   24da4:	stp	q6, q7, [sp, #96]
   24da8:	cbz	x3, 24e24 <scols_init_debug@@SMARTCOLS_2.25+0x11250>
   24dac:	mov	x8, #0xffffffffffffffe0    	// #-32
   24db0:	mov	x9, sp
   24db4:	add	x10, sp, #0x80
   24db8:	movk	x8, #0xff80, lsl #32
   24dbc:	add	x11, x29, #0x50
   24dc0:	add	x9, x9, #0x80
   24dc4:	add	x10, x10, #0x20
   24dc8:	ldr	x25, [x21, #8]
   24dcc:	stp	x9, x8, [x29, #-48]
   24dd0:	stp	x11, x10, [x29, #-64]
   24dd4:	ldp	q0, q1, [x29, #-64]
   24dd8:	mov	x24, x3
   24ddc:	stp	q0, q1, [x29, #-96]
   24de0:	bl	7ca0 <__errno_location@plt>
   24de4:	str	wzr, [x0]
   24de8:	ldp	q0, q1, [x29, #-96]
   24dec:	add	x23, x21, #0x20
   24df0:	mov	x22, x0
   24df4:	sub	x3, x29, #0x20
   24df8:	mov	w1, #0x1000                	// #4096
   24dfc:	mov	x0, x23
   24e00:	mov	x2, x24
   24e04:	stp	q0, q1, [x29, #-32]
   24e08:	bl	7b80 <vsnprintf@plt>
   24e0c:	tbnz	w0, #31, 24e7c <scols_init_debug@@SMARTCOLS_2.25+0x112a8>
   24e10:	cmp	w0, #0x1, lsl #12
   24e14:	b.cc	24e88 <scols_init_debug@@SMARTCOLS_2.25+0x112b4>  // b.lo, b.ul, b.last
   24e18:	mov	x23, xzr
   24e1c:	mov	w8, #0x24                  	// #36
   24e20:	b	24ee8 <scols_init_debug@@SMARTCOLS_2.25+0x11314>
   24e24:	ldr	x3, [x21, #24]
   24e28:	ldr	x22, [x21, #8]
   24e2c:	cbz	x3, 24eb4 <scols_init_debug@@SMARTCOLS_2.25+0x112e0>
   24e30:	cbz	x22, 24ec0 <scols_init_debug@@SMARTCOLS_2.25+0x112ec>
   24e34:	mov	x8, x22
   24e38:	ldrb	w9, [x8], #1
   24e3c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24e40:	add	x2, x2, #0x3a7
   24e44:	mov	w1, #0x1000                	// #4096
   24e48:	cmp	w9, #0x2f
   24e4c:	csel	x4, x8, x22, eq  // eq = none
   24e50:	add	x22, x21, #0x20
   24e54:	mov	x0, x22
   24e58:	bl	7300 <snprintf@plt>
   24e5c:	tbnz	w0, #31, 24eb8 <scols_init_debug@@SMARTCOLS_2.25+0x112e4>
   24e60:	cmp	w0, #0x1, lsl #12
   24e64:	b.cc	24ec4 <scols_init_debug@@SMARTCOLS_2.25+0x112f0>  // b.lo, b.ul, b.last
   24e68:	bl	7ca0 <__errno_location@plt>
   24e6c:	mov	w8, #0x24                  	// #36
   24e70:	mov	x19, xzr
   24e74:	str	w8, [x0]
   24e78:	b	24f4c <scols_init_debug@@SMARTCOLS_2.25+0x11378>
   24e7c:	ldr	w8, [x22]
   24e80:	cbz	w8, 24ee0 <scols_init_debug@@SMARTCOLS_2.25+0x1130c>
   24e84:	mov	x23, xzr
   24e88:	cbz	x25, 24ef0 <scols_init_debug@@SMARTCOLS_2.25+0x1131c>
   24e8c:	mov	x8, x25
   24e90:	ldrb	w9, [x8], #1
   24e94:	cmp	w9, #0x2f
   24e98:	csel	x8, x8, x25, eq  // eq = none
   24e9c:	cbz	x23, 24ef8 <scols_init_debug@@SMARTCOLS_2.25+0x11324>
   24ea0:	mov	x9, x23
   24ea4:	ldrb	w10, [x9], #1
   24ea8:	cmp	w10, #0x2f
   24eac:	csel	x9, x9, x23, eq  // eq = none
   24eb0:	b	24efc <scols_init_debug@@SMARTCOLS_2.25+0x11328>
   24eb4:	cbnz	x22, 24ec4 <scols_init_debug@@SMARTCOLS_2.25+0x112f0>
   24eb8:	mov	x19, xzr
   24ebc:	b	24f4c <scols_init_debug@@SMARTCOLS_2.25+0x11378>
   24ec0:	mov	x22, x3
   24ec4:	sub	x20, x20, #0x1
   24ec8:	mov	x0, x19
   24ecc:	mov	x1, x22
   24ed0:	mov	x2, x20
   24ed4:	bl	7be0 <strncpy@plt>
   24ed8:	strb	wzr, [x19, x20]
   24edc:	b	24f4c <scols_init_debug@@SMARTCOLS_2.25+0x11378>
   24ee0:	mov	x23, xzr
   24ee4:	mov	w8, #0x16                  	// #22
   24ee8:	str	w8, [x22]
   24eec:	cbnz	x25, 24e8c <scols_init_debug@@SMARTCOLS_2.25+0x112b8>
   24ef0:	mov	x8, xzr
   24ef4:	cbnz	x23, 24ea0 <scols_init_debug@@SMARTCOLS_2.25+0x112cc>
   24ef8:	mov	x9, xzr
   24efc:	ldr	x10, [x21, #24]
   24f00:	adrp	x11, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   24f04:	add	x11, x11, #0x1ad
   24f08:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   24f0c:	cmp	x10, #0x0
   24f10:	csel	x3, x11, x10, eq  // eq = none
   24f14:	cmp	x8, #0x0
   24f18:	csel	x4, x11, x8, eq  // eq = none
   24f1c:	cmp	x9, #0x0
   24f20:	csel	x5, x11, x9, eq  // eq = none
   24f24:	add	x2, x2, #0x3a4
   24f28:	mov	x0, x19
   24f2c:	mov	x1, x20
   24f30:	bl	7300 <snprintf@plt>
   24f34:	sxtw	x8, w0
   24f38:	cmp	x8, x20
   24f3c:	b.cc	24f4c <scols_init_debug@@SMARTCOLS_2.25+0x11378>  // b.lo, b.ul, b.last
   24f40:	mov	w8, #0x24                  	// #36
   24f44:	mov	x19, xzr
   24f48:	str	w8, [x22]
   24f4c:	mov	x0, x19
   24f50:	ldp	x20, x19, [sp, #320]
   24f54:	ldp	x22, x21, [sp, #304]
   24f58:	ldp	x24, x23, [sp, #288]
   24f5c:	ldp	x28, x25, [sp, #272]
   24f60:	ldp	x29, x30, [sp, #256]
   24f64:	add	sp, sp, #0x150
   24f68:	ret
   24f6c:	sub	sp, sp, #0x40
   24f70:	stp	x22, x21, [sp, #32]
   24f74:	mov	x21, x2
   24f78:	mov	w22, w1
   24f7c:	stp	x29, x30, [sp, #16]
   24f80:	stp	x20, x19, [sp, #48]
   24f84:	add	x29, sp, #0x10
   24f88:	cbz	x0, 2506c <scols_init_debug@@SMARTCOLS_2.25+0x11498>
   24f8c:	mov	x20, x0
   24f90:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   24f94:	mov	w19, w0
   24f98:	stur	w0, [x29, #-4]
   24f9c:	tbnz	w0, #31, 25088 <scols_init_debug@@SMARTCOLS_2.25+0x114b4>
   24fa0:	mov	x8, x21
   24fa4:	ldrb	w9, [x8], #1
   24fa8:	mov	w0, w19
   24fac:	mov	w2, w22
   24fb0:	mov	w3, wzr
   24fb4:	cmp	w9, #0x2f
   24fb8:	csel	x21, x8, x21, eq  // eq = none
   24fbc:	mov	x1, x21
   24fc0:	bl	7c60 <faccessat@plt>
   24fc4:	mov	w19, w0
   24fc8:	cbz	w0, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x1143c>
   24fcc:	bl	7ca0 <__errno_location@plt>
   24fd0:	ldr	w8, [x0]
   24fd4:	cmp	w8, #0x2
   24fd8:	b.ne	25010 <scols_init_debug@@SMARTCOLS_2.25+0x1143c>  // b.any
   24fdc:	ldr	x8, [x20, #4144]
   24fe0:	cbz	x8, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x1143c>
   24fe4:	sub	x2, x29, #0x4
   24fe8:	mov	x0, x20
   24fec:	mov	x1, x21
   24ff0:	blr	x8
   24ff4:	cbnz	w0, 25010 <scols_init_debug@@SMARTCOLS_2.25+0x1143c>
   24ff8:	ldur	w0, [x29, #-4]
   24ffc:	mov	x1, x21
   25000:	mov	w2, w22
   25004:	mov	w3, wzr
   25008:	bl	7c60 <faccessat@plt>
   2500c:	mov	w19, w0
   25010:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25014:	ldrb	w8, [x8, #2796]
   25018:	tbz	w8, #2, 25088 <scols_init_debug@@SMARTCOLS_2.25+0x114b4>
   2501c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   25020:	ldr	x8, [x8, #4016]
   25024:	ldr	x22, [x8]
   25028:	bl	7390 <getpid@plt>
   2502c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   25030:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25034:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   25038:	mov	w2, w0
   2503c:	add	x1, x1, #0x2eb
   25040:	add	x3, x3, #0x299
   25044:	add	x4, x4, #0x918
   25048:	mov	x0, x22
   2504c:	bl	7dc0 <fprintf@plt>
   25050:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25054:	add	x1, x1, #0x3cd
   25058:	mov	x0, x20
   2505c:	mov	x2, x21
   25060:	mov	w3, w19
   25064:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   25068:	b	25088 <scols_init_debug@@SMARTCOLS_2.25+0x114b4>
   2506c:	mov	x0, x21
   25070:	mov	w1, w22
   25074:	bl	7750 <access@plt>
   25078:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2507c:	ldrb	w8, [x8, #2796]
   25080:	mov	w19, w0
   25084:	tbnz	w8, #2, 250a0 <scols_init_debug@@SMARTCOLS_2.25+0x114cc>
   25088:	mov	w0, w19
   2508c:	ldp	x20, x19, [sp, #48]
   25090:	ldp	x22, x21, [sp, #32]
   25094:	ldp	x29, x30, [sp, #16]
   25098:	add	sp, sp, #0x40
   2509c:	ret
   250a0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   250a4:	ldr	x8, [x8, #4016]
   250a8:	ldr	x20, [x8]
   250ac:	bl	7390 <getpid@plt>
   250b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   250b4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   250b8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   250bc:	mov	w2, w0
   250c0:	add	x1, x1, #0x2eb
   250c4:	add	x3, x3, #0x299
   250c8:	add	x4, x4, #0x918
   250cc:	mov	x0, x20
   250d0:	bl	7dc0 <fprintf@plt>
   250d4:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   250d8:	add	x0, x0, #0x3ad
   250dc:	mov	x1, x21
   250e0:	mov	w2, w19
   250e4:	bl	250ec <scols_init_debug@@SMARTCOLS_2.25+0x11518>
   250e8:	b	25088 <scols_init_debug@@SMARTCOLS_2.25+0x114b4>
   250ec:	sub	sp, sp, #0x120
   250f0:	stp	x29, x30, [sp, #256]
   250f4:	add	x29, sp, #0x100
   250f8:	stp	x28, x19, [sp, #272]
   250fc:	stp	x1, x2, [x29, #-120]
   25100:	stp	x3, x4, [x29, #-104]
   25104:	stp	x5, x6, [x29, #-88]
   25108:	stur	x7, [x29, #-72]
   2510c:	stp	q0, q1, [sp]
   25110:	stp	q2, q3, [sp, #32]
   25114:	stp	q4, q5, [sp, #64]
   25118:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2511c:	ldr	x19, [x19, #4016]
   25120:	mov	x9, #0xffffffffffffffc8    	// #-56
   25124:	mov	x10, sp
   25128:	sub	x11, x29, #0x78
   2512c:	movk	x9, #0xff80, lsl #32
   25130:	add	x12, x29, #0x20
   25134:	add	x10, x10, #0x80
   25138:	add	x11, x11, #0x38
   2513c:	stp	x10, x9, [x29, #-16]
   25140:	stp	x12, x11, [x29, #-32]
   25144:	mov	x8, x0
   25148:	ldr	x0, [x19]
   2514c:	ldp	q0, q1, [x29, #-32]
   25150:	sub	x2, x29, #0x40
   25154:	mov	x1, x8
   25158:	stp	q6, q7, [sp, #96]
   2515c:	stp	q0, q1, [x29, #-64]
   25160:	bl	7c70 <vfprintf@plt>
   25164:	ldr	x1, [x19]
   25168:	mov	w0, #0xa                   	// #10
   2516c:	bl	7250 <fputc@plt>
   25170:	ldp	x28, x19, [sp, #272]
   25174:	ldp	x29, x30, [sp, #256]
   25178:	add	sp, sp, #0x120
   2517c:	ret
   25180:	sub	sp, sp, #0x150
   25184:	stp	x29, x30, [sp, #272]
   25188:	add	x29, sp, #0x110
   2518c:	mov	x8, #0xffffffffffffffd8    	// #-40
   25190:	mov	x9, sp
   25194:	add	x10, sp, #0x88
   25198:	movk	x8, #0xff80, lsl #32
   2519c:	add	x11, x29, #0x40
   251a0:	add	x9, x9, #0x80
   251a4:	add	x10, x10, #0x28
   251a8:	stp	x9, x8, [x29, #-48]
   251ac:	stp	x11, x10, [x29, #-64]
   251b0:	stp	q1, q2, [sp, #16]
   251b4:	str	q0, [sp]
   251b8:	ldp	q0, q1, [x29, #-64]
   251bc:	stp	x28, x23, [sp, #288]
   251c0:	stp	x22, x21, [sp, #304]
   251c4:	stp	x20, x19, [sp, #320]
   251c8:	mov	x23, x2
   251cc:	mov	w19, w1
   251d0:	mov	x20, x0
   251d4:	stp	x3, x4, [sp, #136]
   251d8:	stp	x5, x6, [sp, #152]
   251dc:	str	x7, [sp, #168]
   251e0:	stp	q3, q4, [sp, #48]
   251e4:	stp	q5, q6, [sp, #80]
   251e8:	str	q7, [sp, #112]
   251ec:	stp	q0, q1, [x29, #-96]
   251f0:	bl	7ca0 <__errno_location@plt>
   251f4:	str	wzr, [x0]
   251f8:	ldp	q0, q1, [x29, #-96]
   251fc:	add	x22, x20, #0x20
   25200:	mov	x21, x0
   25204:	sub	x3, x29, #0x20
   25208:	mov	w1, #0x1000                	// #4096
   2520c:	mov	x0, x22
   25210:	mov	x2, x23
   25214:	stp	q0, q1, [x29, #-32]
   25218:	bl	7b80 <vsnprintf@plt>
   2521c:	tbnz	w0, #31, 25230 <scols_init_debug@@SMARTCOLS_2.25+0x1165c>
   25220:	cmp	w0, #0x1, lsl #12
   25224:	b.cc	2524c <scols_init_debug@@SMARTCOLS_2.25+0x11678>  // b.lo, b.ul, b.last
   25228:	mov	w8, #0x24                  	// #36
   2522c:	b	2523c <scols_init_debug@@SMARTCOLS_2.25+0x11668>
   25230:	ldr	w8, [x21]
   25234:	cbnz	w8, 25240 <scols_init_debug@@SMARTCOLS_2.25+0x1166c>
   25238:	mov	w8, #0x16                  	// #22
   2523c:	str	w8, [x21]
   25240:	ldr	w8, [x21]
   25244:	neg	w0, w8
   25248:	b	2525c <scols_init_debug@@SMARTCOLS_2.25+0x11688>
   2524c:	mov	x0, x20
   25250:	mov	w1, w19
   25254:	mov	x2, x22
   25258:	bl	24f6c <scols_init_debug@@SMARTCOLS_2.25+0x11398>
   2525c:	ldp	x20, x19, [sp, #320]
   25260:	ldp	x22, x21, [sp, #304]
   25264:	ldp	x28, x23, [sp, #288]
   25268:	ldp	x29, x30, [sp, #272]
   2526c:	add	sp, sp, #0x150
   25270:	ret
   25274:	sub	sp, sp, #0x40
   25278:	stp	x22, x21, [sp, #32]
   2527c:	mov	x21, x2
   25280:	mov	x22, x1
   25284:	stp	x29, x30, [sp, #16]
   25288:	stp	x20, x19, [sp, #48]
   2528c:	add	x29, sp, #0x10
   25290:	cbz	x0, 25378 <scols_init_debug@@SMARTCOLS_2.25+0x117a4>
   25294:	mov	x20, x0
   25298:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   2529c:	mov	w19, w0
   252a0:	stur	w0, [x29, #-4]
   252a4:	tbnz	w0, #31, 25394 <scols_init_debug@@SMARTCOLS_2.25+0x117c0>
   252a8:	mov	x8, x21
   252ac:	ldrb	w9, [x8], #1
   252b0:	mov	w0, wzr
   252b4:	mov	w1, w19
   252b8:	mov	x3, x22
   252bc:	cmp	w9, #0x2f
   252c0:	csel	x21, x8, x21, eq  // eq = none
   252c4:	mov	x2, x21
   252c8:	mov	w4, wzr
   252cc:	bl	7e20 <__fxstatat@plt>
   252d0:	mov	w19, w0
   252d4:	cbz	w0, 2531c <scols_init_debug@@SMARTCOLS_2.25+0x11748>
   252d8:	bl	7ca0 <__errno_location@plt>
   252dc:	ldr	w8, [x0]
   252e0:	cmp	w8, #0x2
   252e4:	b.ne	2531c <scols_init_debug@@SMARTCOLS_2.25+0x11748>  // b.any
   252e8:	ldr	x8, [x20, #4144]
   252ec:	cbz	x8, 2531c <scols_init_debug@@SMARTCOLS_2.25+0x11748>
   252f0:	sub	x2, x29, #0x4
   252f4:	mov	x0, x20
   252f8:	mov	x1, x21
   252fc:	blr	x8
   25300:	cbnz	w0, 2531c <scols_init_debug@@SMARTCOLS_2.25+0x11748>
   25304:	ldur	w1, [x29, #-4]
   25308:	mov	x2, x21
   2530c:	mov	x3, x22
   25310:	mov	w4, wzr
   25314:	bl	7e20 <__fxstatat@plt>
   25318:	mov	w19, w0
   2531c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25320:	ldrb	w8, [x8, #2796]
   25324:	tbz	w8, #2, 25394 <scols_init_debug@@SMARTCOLS_2.25+0x117c0>
   25328:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2532c:	ldr	x8, [x8, #4016]
   25330:	ldr	x22, [x8]
   25334:	bl	7390 <getpid@plt>
   25338:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2533c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25340:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   25344:	mov	w2, w0
   25348:	add	x1, x1, #0x2eb
   2534c:	add	x3, x3, #0x299
   25350:	add	x4, x4, #0x918
   25354:	mov	x0, x22
   25358:	bl	7dc0 <fprintf@plt>
   2535c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25360:	add	x1, x1, #0x400
   25364:	mov	x0, x20
   25368:	mov	x2, x21
   2536c:	mov	w3, w19
   25370:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   25374:	b	25394 <scols_init_debug@@SMARTCOLS_2.25+0x117c0>
   25378:	mov	x1, x21
   2537c:	mov	x2, x22
   25380:	bl	7ce0 <__xstat@plt>
   25384:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25388:	ldrb	w8, [x8, #2796]
   2538c:	mov	w19, w0
   25390:	tbnz	w8, #2, 253ac <scols_init_debug@@SMARTCOLS_2.25+0x117d8>
   25394:	mov	w0, w19
   25398:	ldp	x20, x19, [sp, #48]
   2539c:	ldp	x22, x21, [sp, #32]
   253a0:	ldp	x29, x30, [sp, #16]
   253a4:	add	sp, sp, #0x40
   253a8:	ret
   253ac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   253b0:	ldr	x8, [x8, #4016]
   253b4:	ldr	x20, [x8]
   253b8:	bl	7390 <getpid@plt>
   253bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   253c0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   253c4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   253c8:	mov	w2, w0
   253cc:	add	x1, x1, #0x2eb
   253d0:	add	x3, x3, #0x299
   253d4:	add	x4, x4, #0x918
   253d8:	mov	x0, x20
   253dc:	bl	7dc0 <fprintf@plt>
   253e0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   253e4:	add	x0, x0, #0x3e2
   253e8:	mov	x1, x21
   253ec:	mov	w2, w19
   253f0:	bl	250ec <scols_init_debug@@SMARTCOLS_2.25+0x11518>
   253f4:	b	25394 <scols_init_debug@@SMARTCOLS_2.25+0x117c0>
   253f8:	stp	x29, x30, [sp, #-64]!
   253fc:	str	x23, [sp, #16]
   25400:	stp	x22, x21, [sp, #32]
   25404:	mov	x21, x2
   25408:	mov	w23, w1
   2540c:	stp	x20, x19, [sp, #48]
   25410:	mov	x29, sp
   25414:	cbz	x0, 25468 <scols_init_debug@@SMARTCOLS_2.25+0x11894>
   25418:	mov	x19, x0
   2541c:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   25420:	mov	w20, w0
   25424:	str	w0, [x29, #28]
   25428:	tbnz	w0, #31, 25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   2542c:	mov	x8, x21
   25430:	ldrb	w9, [x8], #1
   25434:	mov	w0, w20
   25438:	mov	w2, w23
   2543c:	cmp	w9, #0x2f
   25440:	csel	x21, x8, x21, eq  // eq = none
   25444:	mov	x1, x21
   25448:	bl	7c80 <openat@plt>
   2544c:	mov	w22, w0
   25450:	tbnz	w0, #31, 254cc <scols_init_debug@@SMARTCOLS_2.25+0x118f8>
   25454:	mov	w20, w22
   25458:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2545c:	ldrb	w8, [x8, #2796]
   25460:	tbz	w8, #2, 25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   25464:	b	2551c <scols_init_debug@@SMARTCOLS_2.25+0x11948>
   25468:	mov	x0, x21
   2546c:	mov	w1, w23
   25470:	bl	7460 <open@plt>
   25474:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25478:	ldrb	w8, [x8, #2796]
   2547c:	mov	w20, w0
   25480:	tbz	w8, #2, 25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   25484:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   25488:	ldr	x8, [x8, #4016]
   2548c:	ldr	x19, [x8]
   25490:	bl	7390 <getpid@plt>
   25494:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   25498:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2549c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   254a0:	mov	w2, w0
   254a4:	add	x1, x1, #0x2eb
   254a8:	add	x3, x3, #0x299
   254ac:	add	x4, x4, #0x918
   254b0:	mov	x0, x19
   254b4:	bl	7dc0 <fprintf@plt>
   254b8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   254bc:	add	x0, x0, #0x412
   254c0:	mov	x1, x21
   254c4:	bl	250ec <scols_init_debug@@SMARTCOLS_2.25+0x11518>
   254c8:	b	25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   254cc:	bl	7ca0 <__errno_location@plt>
   254d0:	ldr	w8, [x0]
   254d4:	cmp	w8, #0x2
   254d8:	b.ne	25580 <scols_init_debug@@SMARTCOLS_2.25+0x119ac>  // b.any
   254dc:	ldr	x8, [x19, #4144]
   254e0:	cbz	x8, 25454 <scols_init_debug@@SMARTCOLS_2.25+0x11880>
   254e4:	add	x2, x29, #0x1c
   254e8:	mov	x0, x19
   254ec:	mov	x1, x21
   254f0:	blr	x8
   254f4:	mov	w20, w22
   254f8:	cbnz	w0, 25584 <scols_init_debug@@SMARTCOLS_2.25+0x119b0>
   254fc:	ldr	w0, [x29, #28]
   25500:	mov	x1, x21
   25504:	mov	w2, w23
   25508:	bl	7c80 <openat@plt>
   2550c:	mov	w20, w0
   25510:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25514:	ldrb	w8, [x8, #2796]
   25518:	tbz	w8, #2, 25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   2551c:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   25520:	ldr	x8, [x8, #4016]
   25524:	ldr	x23, [x8]
   25528:	bl	7390 <getpid@plt>
   2552c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   25530:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25534:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   25538:	mov	w2, w0
   2553c:	add	x1, x1, #0x2eb
   25540:	add	x3, x3, #0x299
   25544:	add	x4, x4, #0x918
   25548:	mov	x0, x23
   2554c:	bl	7dc0 <fprintf@plt>
   25550:	adrp	x8, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25554:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   25558:	add	x8, x8, #0x43b
   2555c:	add	x9, x9, #0x1ad
   25560:	cmp	w22, w20
   25564:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25568:	csel	x3, x9, x8, eq  // eq = none
   2556c:	add	x1, x1, #0x42c
   25570:	mov	x0, x19
   25574:	mov	x2, x21
   25578:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   2557c:	b	25590 <scols_init_debug@@SMARTCOLS_2.25+0x119bc>
   25580:	mov	w20, w22
   25584:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25588:	ldrb	w8, [x8, #2796]
   2558c:	tbnz	w8, #2, 2551c <scols_init_debug@@SMARTCOLS_2.25+0x11948>
   25590:	mov	w0, w20
   25594:	ldp	x20, x19, [sp, #48]
   25598:	ldp	x22, x21, [sp, #32]
   2559c:	ldr	x23, [sp, #16]
   255a0:	ldp	x29, x30, [sp], #64
   255a4:	ret
   255a8:	sub	sp, sp, #0x80
   255ac:	stp	x29, x30, [sp, #64]
   255b0:	str	x23, [sp, #80]
   255b4:	stp	x22, x21, [sp, #96]
   255b8:	stp	x20, x19, [sp, #112]
   255bc:	ldp	q1, q0, [x3]
   255c0:	add	x29, sp, #0x40
   255c4:	mov	x23, x2
   255c8:	mov	w20, w1
   255cc:	mov	x21, x0
   255d0:	stp	q1, q0, [sp]
   255d4:	bl	7ca0 <__errno_location@plt>
   255d8:	str	wzr, [x0]
   255dc:	ldp	q0, q1, [sp]
   255e0:	add	x22, x21, #0x20
   255e4:	mov	x19, x0
   255e8:	add	x3, sp, #0x20
   255ec:	mov	w1, #0x1000                	// #4096
   255f0:	mov	x0, x22
   255f4:	mov	x2, x23
   255f8:	stp	q0, q1, [sp, #32]
   255fc:	bl	7b80 <vsnprintf@plt>
   25600:	tbnz	w0, #31, 25614 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>
   25604:	cmp	w0, #0x1, lsl #12
   25608:	b.cc	2562c <scols_init_debug@@SMARTCOLS_2.25+0x11a58>  // b.lo, b.ul, b.last
   2560c:	mov	w8, #0x24                  	// #36
   25610:	b	25620 <scols_init_debug@@SMARTCOLS_2.25+0x11a4c>
   25614:	ldr	w8, [x19]
   25618:	cbnz	w8, 25624 <scols_init_debug@@SMARTCOLS_2.25+0x11a50>
   2561c:	mov	w8, #0x16                  	// #22
   25620:	str	w8, [x19]
   25624:	neg	w0, w8
   25628:	b	2563c <scols_init_debug@@SMARTCOLS_2.25+0x11a68>
   2562c:	mov	x0, x21
   25630:	mov	w1, w20
   25634:	mov	x2, x22
   25638:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   2563c:	ldp	x20, x19, [sp, #112]
   25640:	ldp	x22, x21, [sp, #96]
   25644:	ldr	x23, [sp, #80]
   25648:	ldp	x29, x30, [sp, #64]
   2564c:	add	sp, sp, #0x80
   25650:	ret
   25654:	sub	sp, sp, #0x150
   25658:	stp	x29, x30, [sp, #272]
   2565c:	add	x29, sp, #0x110
   25660:	mov	x8, #0xffffffffffffffd8    	// #-40
   25664:	mov	x9, sp
   25668:	add	x10, sp, #0x88
   2566c:	movk	x8, #0xff80, lsl #32
   25670:	add	x11, x29, #0x40
   25674:	add	x9, x9, #0x80
   25678:	add	x10, x10, #0x28
   2567c:	stp	x9, x8, [x29, #-80]
   25680:	stp	x11, x10, [x29, #-96]
   25684:	stp	q1, q2, [sp, #16]
   25688:	str	q0, [sp]
   2568c:	ldp	q0, q1, [x29, #-96]
   25690:	stp	x28, x23, [sp, #288]
   25694:	stp	x22, x21, [sp, #304]
   25698:	stp	x20, x19, [sp, #320]
   2569c:	mov	x23, x2
   256a0:	mov	w19, w1
   256a4:	mov	x20, x0
   256a8:	stp	x3, x4, [sp, #136]
   256ac:	stp	x5, x6, [sp, #152]
   256b0:	str	x7, [sp, #168]
   256b4:	stp	q3, q4, [sp, #48]
   256b8:	stp	q5, q6, [sp, #80]
   256bc:	str	q7, [sp, #112]
   256c0:	stp	q0, q1, [x29, #-64]
   256c4:	bl	7ca0 <__errno_location@plt>
   256c8:	str	wzr, [x0]
   256cc:	ldp	q0, q1, [x29, #-64]
   256d0:	add	x22, x20, #0x20
   256d4:	mov	x21, x0
   256d8:	sub	x3, x29, #0x20
   256dc:	mov	w1, #0x1000                	// #4096
   256e0:	mov	x0, x22
   256e4:	mov	x2, x23
   256e8:	stp	q0, q1, [x29, #-32]
   256ec:	bl	7b80 <vsnprintf@plt>
   256f0:	tbnz	w0, #31, 25704 <scols_init_debug@@SMARTCOLS_2.25+0x11b30>
   256f4:	cmp	w0, #0x1, lsl #12
   256f8:	b.cc	2571c <scols_init_debug@@SMARTCOLS_2.25+0x11b48>  // b.lo, b.ul, b.last
   256fc:	mov	w8, #0x24                  	// #36
   25700:	b	25710 <scols_init_debug@@SMARTCOLS_2.25+0x11b3c>
   25704:	ldr	w8, [x21]
   25708:	cbnz	w8, 25714 <scols_init_debug@@SMARTCOLS_2.25+0x11b40>
   2570c:	mov	w8, #0x16                  	// #22
   25710:	str	w8, [x21]
   25714:	neg	w0, w8
   25718:	b	2572c <scols_init_debug@@SMARTCOLS_2.25+0x11b58>
   2571c:	mov	x0, x20
   25720:	mov	w1, w19
   25724:	mov	x2, x22
   25728:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   2572c:	ldp	x20, x19, [sp, #320]
   25730:	ldp	x22, x21, [sp, #304]
   25734:	ldp	x28, x23, [sp, #288]
   25738:	ldp	x29, x30, [sp, #272]
   2573c:	add	sp, sp, #0x150
   25740:	ret
   25744:	stp	x29, x30, [sp, #-32]!
   25748:	str	x19, [sp, #16]
   2574c:	mov	x19, x1
   25750:	mov	x29, sp
   25754:	cbz	x1, 25808 <scols_init_debug@@SMARTCOLS_2.25+0x11c34>
   25758:	adrp	x9, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2575c:	mov	w1, wzr
   25760:	add	x8, x19, #0x1
   25764:	add	x9, x9, #0x247
   25768:	mov	w10, #0x402                 	// #1026
   2576c:	mov	w11, #0x401                 	// #1025
   25770:	mov	w12, #0x202                 	// #514
   25774:	mov	w13, #0x201                 	// #513
   25778:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   2577c:	orr	w1, w1, #0x80000
   25780:	add	x8, x8, #0x1
   25784:	ldurb	w14, [x8, #-1]
   25788:	sub	w15, w14, #0x61
   2578c:	cmp	w15, #0x16
   25790:	b.hi	257e8 <scols_init_debug@@SMARTCOLS_2.25+0x11c14>  // b.pmore
   25794:	adr	x14, 2577c <scols_init_debug@@SMARTCOLS_2.25+0x11ba8>
   25798:	ldrb	w16, [x9, x15]
   2579c:	add	x14, x14, x16, lsl #2
   257a0:	br	x14
   257a4:	ldrb	w14, [x8]
   257a8:	cmp	w14, #0x2b
   257ac:	b.ne	257f0 <scols_init_debug@@SMARTCOLS_2.25+0x11c1c>  // b.any
   257b0:	orr	w1, w1, w10
   257b4:	add	x8, x8, #0x1
   257b8:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   257bc:	ldrb	w14, [x8], #1
   257c0:	orr	w15, w1, #0x2
   257c4:	cmp	w14, #0x2b
   257c8:	csel	w1, w15, w1, eq  // eq = none
   257cc:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   257d0:	ldrb	w14, [x8]
   257d4:	cmp	w14, #0x2b
   257d8:	b.ne	257fc <scols_init_debug@@SMARTCOLS_2.25+0x11c28>  // b.any
   257dc:	orr	w1, w1, w12
   257e0:	add	x8, x8, #0x1
   257e4:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   257e8:	cbnz	w14, 25780 <scols_init_debug@@SMARTCOLS_2.25+0x11bac>
   257ec:	b	25808 <scols_init_debug@@SMARTCOLS_2.25+0x11c34>
   257f0:	orr	w1, w1, w11
   257f4:	add	x8, x8, #0x1
   257f8:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   257fc:	orr	w1, w1, w13
   25800:	add	x8, x8, #0x1
   25804:	b	25784 <scols_init_debug@@SMARTCOLS_2.25+0x11bb0>
   25808:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   2580c:	tbnz	w0, #31, 25820 <scols_init_debug@@SMARTCOLS_2.25+0x11c4c>
   25810:	mov	x1, x19
   25814:	ldr	x19, [sp, #16]
   25818:	ldp	x29, x30, [sp], #32
   2581c:	b	7530 <fdopen@plt>
   25820:	ldr	x19, [sp, #16]
   25824:	mov	x0, xzr
   25828:	ldp	x29, x30, [sp], #32
   2582c:	ret
   25830:	sub	sp, sp, #0x80
   25834:	stp	x29, x30, [sp, #64]
   25838:	str	x23, [sp, #80]
   2583c:	stp	x22, x21, [sp, #96]
   25840:	stp	x20, x19, [sp, #112]
   25844:	ldp	q1, q0, [x3]
   25848:	add	x29, sp, #0x40
   2584c:	mov	x23, x2
   25850:	mov	x19, x1
   25854:	mov	x20, x0
   25858:	stp	q1, q0, [sp]
   2585c:	bl	7ca0 <__errno_location@plt>
   25860:	str	wzr, [x0]
   25864:	ldp	q0, q1, [sp]
   25868:	add	x21, x20, #0x20
   2586c:	mov	x22, x0
   25870:	add	x3, sp, #0x20
   25874:	mov	w1, #0x1000                	// #4096
   25878:	mov	x0, x21
   2587c:	mov	x2, x23
   25880:	stp	q0, q1, [sp, #32]
   25884:	bl	7b80 <vsnprintf@plt>
   25888:	tbnz	w0, #31, 2589c <scols_init_debug@@SMARTCOLS_2.25+0x11cc8>
   2588c:	cmp	w0, #0x1, lsl #12
   25890:	b.cc	258b4 <scols_init_debug@@SMARTCOLS_2.25+0x11ce0>  // b.lo, b.ul, b.last
   25894:	mov	w8, #0x24                  	// #36
   25898:	b	258a8 <scols_init_debug@@SMARTCOLS_2.25+0x11cd4>
   2589c:	ldr	w8, [x22]
   258a0:	cbnz	w8, 258ac <scols_init_debug@@SMARTCOLS_2.25+0x11cd8>
   258a4:	mov	w8, #0x16                  	// #22
   258a8:	str	w8, [x22]
   258ac:	mov	x0, xzr
   258b0:	b	25980 <scols_init_debug@@SMARTCOLS_2.25+0x11dac>
   258b4:	mov	w1, wzr
   258b8:	cbz	x19, 25968 <scols_init_debug@@SMARTCOLS_2.25+0x11d94>
   258bc:	adrp	x9, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   258c0:	add	x8, x19, #0x1
   258c4:	add	x9, x9, #0x25e
   258c8:	mov	w10, #0x402                 	// #1026
   258cc:	mov	w11, #0x401                 	// #1025
   258d0:	mov	w12, #0x202                 	// #514
   258d4:	mov	w13, #0x201                 	// #513
   258d8:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   258dc:	orr	w1, w1, #0x80000
   258e0:	add	x8, x8, #0x1
   258e4:	ldurb	w14, [x8, #-1]
   258e8:	sub	w15, w14, #0x61
   258ec:	cmp	w15, #0x16
   258f0:	b.hi	25948 <scols_init_debug@@SMARTCOLS_2.25+0x11d74>  // b.pmore
   258f4:	adr	x14, 258dc <scols_init_debug@@SMARTCOLS_2.25+0x11d08>
   258f8:	ldrb	w16, [x9, x15]
   258fc:	add	x14, x14, x16, lsl #2
   25900:	br	x14
   25904:	ldrb	w14, [x8]
   25908:	cmp	w14, #0x2b
   2590c:	b.ne	25950 <scols_init_debug@@SMARTCOLS_2.25+0x11d7c>  // b.any
   25910:	orr	w1, w1, w10
   25914:	add	x8, x8, #0x1
   25918:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   2591c:	ldrb	w14, [x8], #1
   25920:	orr	w15, w1, #0x2
   25924:	cmp	w14, #0x2b
   25928:	csel	w1, w15, w1, eq  // eq = none
   2592c:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   25930:	ldrb	w14, [x8]
   25934:	cmp	w14, #0x2b
   25938:	b.ne	2595c <scols_init_debug@@SMARTCOLS_2.25+0x11d88>  // b.any
   2593c:	orr	w1, w1, w12
   25940:	add	x8, x8, #0x1
   25944:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   25948:	cbnz	w14, 258e0 <scols_init_debug@@SMARTCOLS_2.25+0x11d0c>
   2594c:	b	25968 <scols_init_debug@@SMARTCOLS_2.25+0x11d94>
   25950:	orr	w1, w1, w11
   25954:	add	x8, x8, #0x1
   25958:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   2595c:	orr	w1, w1, w13
   25960:	add	x8, x8, #0x1
   25964:	b	258e4 <scols_init_debug@@SMARTCOLS_2.25+0x11d10>
   25968:	mov	x0, x20
   2596c:	mov	x2, x21
   25970:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25974:	tbnz	w0, #31, 258ac <scols_init_debug@@SMARTCOLS_2.25+0x11cd8>
   25978:	mov	x1, x19
   2597c:	bl	7530 <fdopen@plt>
   25980:	ldp	x20, x19, [sp, #112]
   25984:	ldp	x22, x21, [sp, #96]
   25988:	ldr	x23, [sp, #80]
   2598c:	ldp	x29, x30, [sp, #64]
   25990:	add	sp, sp, #0x80
   25994:	ret
   25998:	sub	sp, sp, #0x100
   2599c:	stp	x29, x30, [sp, #240]
   259a0:	add	x29, sp, #0xf0
   259a4:	mov	x8, #0xffffffffffffffd8    	// #-40
   259a8:	mov	x9, sp
   259ac:	sub	x10, x29, #0x68
   259b0:	movk	x8, #0xff80, lsl #32
   259b4:	add	x11, x29, #0x10
   259b8:	add	x9, x9, #0x80
   259bc:	add	x10, x10, #0x28
   259c0:	stp	x9, x8, [x29, #-16]
   259c4:	stp	x11, x10, [x29, #-32]
   259c8:	stp	x3, x4, [x29, #-104]
   259cc:	stp	x5, x6, [x29, #-88]
   259d0:	stur	x7, [x29, #-72]
   259d4:	stp	q1, q2, [sp, #16]
   259d8:	str	q0, [sp]
   259dc:	ldp	q0, q1, [x29, #-32]
   259e0:	sub	x3, x29, #0x40
   259e4:	stp	q3, q4, [sp, #48]
   259e8:	stp	q5, q6, [sp, #80]
   259ec:	str	q7, [sp, #112]
   259f0:	stp	q0, q1, [x29, #-64]
   259f4:	bl	25830 <scols_init_debug@@SMARTCOLS_2.25+0x11c5c>
   259f8:	ldp	x29, x30, [sp, #240]
   259fc:	add	sp, sp, #0x100
   25a00:	ret
   25a04:	stp	x29, x30, [sp, #-48]!
   25a08:	stp	x20, x19, [sp, #32]
   25a0c:	mov	x19, x1
   25a10:	mov	x20, x0
   25a14:	str	x21, [sp, #16]
   25a18:	mov	x29, sp
   25a1c:	cbz	x1, 25a58 <scols_init_debug@@SMARTCOLS_2.25+0x11e84>
   25a20:	mov	w1, #0x80000               	// #524288
   25a24:	mov	x0, x20
   25a28:	mov	x2, x19
   25a2c:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25a30:	mov	w21, w0
   25a34:	tbnz	w0, #31, 25a88 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   25a38:	mov	w0, w21
   25a3c:	bl	76f0 <fdopendir@plt>
   25a40:	mov	x20, x0
   25a44:	cbz	x0, 25a90 <scols_init_debug@@SMARTCOLS_2.25+0x11ebc>
   25a48:	cbnz	x19, 25a98 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25a4c:	mov	x0, x20
   25a50:	bl	7800 <rewinddir@plt>
   25a54:	b	25a98 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25a58:	ldr	x8, [x20, #8]
   25a5c:	cbz	x8, 25a88 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   25a60:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25a64:	ldrb	w8, [x8, #2796]
   25a68:	tbnz	w8, #2, 25aac <scols_init_debug@@SMARTCOLS_2.25+0x11ed8>
   25a6c:	mov	x0, x20
   25a70:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   25a74:	tbnz	w0, #31, 25a88 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   25a78:	mov	w1, #0x3                   	// #3
   25a7c:	bl	1548c <scols_init_debug@@SMARTCOLS_2.25+0x18b8>
   25a80:	mov	w21, w0
   25a84:	tbz	w0, #31, 25a38 <scols_init_debug@@SMARTCOLS_2.25+0x11e64>
   25a88:	mov	x20, xzr
   25a8c:	b	25a98 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25a90:	mov	w0, w21
   25a94:	bl	7690 <close@plt>
   25a98:	mov	x0, x20
   25a9c:	ldp	x20, x19, [sp, #32]
   25aa0:	ldr	x21, [sp, #16]
   25aa4:	ldp	x29, x30, [sp], #48
   25aa8:	ret
   25aac:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   25ab0:	ldr	x8, [x8, #4016]
   25ab4:	ldr	x21, [x8]
   25ab8:	bl	7390 <getpid@plt>
   25abc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   25ac0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25ac4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   25ac8:	mov	w2, w0
   25acc:	add	x1, x1, #0x2eb
   25ad0:	add	x3, x3, #0x299
   25ad4:	add	x4, x4, #0x918
   25ad8:	mov	x0, x21
   25adc:	bl	7dc0 <fprintf@plt>
   25ae0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25ae4:	add	x1, x1, #0x449
   25ae8:	mov	x0, x20
   25aec:	bl	246e0 <scols_init_debug@@SMARTCOLS_2.25+0x10b0c>
   25af0:	mov	x0, x20
   25af4:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   25af8:	tbz	w0, #31, 25a78 <scols_init_debug@@SMARTCOLS_2.25+0x11ea4>
   25afc:	b	25a88 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   25b00:	sub	sp, sp, #0x70
   25b04:	stp	x29, x30, [sp, #64]
   25b08:	stp	x22, x21, [sp, #80]
   25b0c:	stp	x20, x19, [sp, #96]
   25b10:	ldp	q1, q0, [x2]
   25b14:	add	x29, sp, #0x40
   25b18:	mov	x22, x1
   25b1c:	mov	x20, x0
   25b20:	stp	q1, q0, [sp]
   25b24:	bl	7ca0 <__errno_location@plt>
   25b28:	str	wzr, [x0]
   25b2c:	ldp	q0, q1, [sp]
   25b30:	add	x21, x20, #0x20
   25b34:	mov	x19, x0
   25b38:	add	x3, sp, #0x20
   25b3c:	mov	w1, #0x1000                	// #4096
   25b40:	mov	x0, x21
   25b44:	mov	x2, x22
   25b48:	stp	q0, q1, [sp, #32]
   25b4c:	bl	7b80 <vsnprintf@plt>
   25b50:	tbnz	w0, #31, 25b68 <scols_init_debug@@SMARTCOLS_2.25+0x11f94>
   25b54:	cmp	w0, #0x1, lsl #12
   25b58:	b.cc	25b7c <scols_init_debug@@SMARTCOLS_2.25+0x11fa8>  // b.lo, b.ul, b.last
   25b5c:	mov	w8, #0x24                  	// #36
   25b60:	str	w8, [x19]
   25b64:	b	25ba4 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   25b68:	ldr	w8, [x19]
   25b6c:	cbnz	w8, 25ba4 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   25b70:	mov	w8, #0x16                  	// #22
   25b74:	str	w8, [x19]
   25b78:	b	25ba4 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   25b7c:	mov	w1, #0x80000               	// #524288
   25b80:	mov	x0, x20
   25b84:	mov	x2, x21
   25b88:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25b8c:	tbnz	w0, #31, 25ba4 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   25b90:	mov	w19, w0
   25b94:	bl	76f0 <fdopendir@plt>
   25b98:	cbnz	x0, 25ba8 <scols_init_debug@@SMARTCOLS_2.25+0x11fd4>
   25b9c:	mov	w0, w19
   25ba0:	bl	7690 <close@plt>
   25ba4:	mov	x0, xzr
   25ba8:	ldp	x20, x19, [sp, #96]
   25bac:	ldp	x22, x21, [sp, #80]
   25bb0:	ldp	x29, x30, [sp, #64]
   25bb4:	add	sp, sp, #0x70
   25bb8:	ret
   25bbc:	sub	sp, sp, #0x150
   25bc0:	stp	x29, x30, [sp, #272]
   25bc4:	add	x29, sp, #0x110
   25bc8:	mov	x8, #0xffffffffffffffd0    	// #-48
   25bcc:	mov	x9, sp
   25bd0:	add	x10, sp, #0x80
   25bd4:	movk	x8, #0xff80, lsl #32
   25bd8:	add	x11, x29, #0x40
   25bdc:	add	x9, x9, #0x80
   25be0:	add	x10, x10, #0x30
   25be4:	stp	x9, x8, [x29, #-80]
   25be8:	stp	x11, x10, [x29, #-96]
   25bec:	stp	q1, q2, [sp, #16]
   25bf0:	str	q0, [sp]
   25bf4:	ldp	q0, q1, [x29, #-96]
   25bf8:	str	x28, [sp, #288]
   25bfc:	stp	x22, x21, [sp, #304]
   25c00:	stp	x20, x19, [sp, #320]
   25c04:	mov	x22, x1
   25c08:	mov	x19, x0
   25c0c:	stp	x2, x3, [sp, #128]
   25c10:	stp	x4, x5, [sp, #144]
   25c14:	stp	x6, x7, [sp, #160]
   25c18:	stp	q3, q4, [sp, #48]
   25c1c:	stp	q5, q6, [sp, #80]
   25c20:	str	q7, [sp, #112]
   25c24:	stp	q0, q1, [x29, #-64]
   25c28:	bl	7ca0 <__errno_location@plt>
   25c2c:	str	wzr, [x0]
   25c30:	ldp	q0, q1, [x29, #-64]
   25c34:	add	x21, x19, #0x20
   25c38:	mov	x20, x0
   25c3c:	sub	x3, x29, #0x20
   25c40:	mov	w1, #0x1000                	// #4096
   25c44:	mov	x0, x21
   25c48:	mov	x2, x22
   25c4c:	stp	q0, q1, [x29, #-32]
   25c50:	bl	7b80 <vsnprintf@plt>
   25c54:	tbnz	w0, #31, 25c6c <scols_init_debug@@SMARTCOLS_2.25+0x12098>
   25c58:	cmp	w0, #0x1, lsl #12
   25c5c:	b.cc	25c80 <scols_init_debug@@SMARTCOLS_2.25+0x120ac>  // b.lo, b.ul, b.last
   25c60:	mov	w8, #0x24                  	// #36
   25c64:	str	w8, [x20]
   25c68:	b	25ca8 <scols_init_debug@@SMARTCOLS_2.25+0x120d4>
   25c6c:	ldr	w8, [x20]
   25c70:	cbnz	w8, 25ca8 <scols_init_debug@@SMARTCOLS_2.25+0x120d4>
   25c74:	mov	w8, #0x16                  	// #22
   25c78:	str	w8, [x20]
   25c7c:	b	25ca8 <scols_init_debug@@SMARTCOLS_2.25+0x120d4>
   25c80:	mov	w1, #0x80000               	// #524288
   25c84:	mov	x0, x19
   25c88:	mov	x2, x21
   25c8c:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25c90:	tbnz	w0, #31, 25ca8 <scols_init_debug@@SMARTCOLS_2.25+0x120d4>
   25c94:	mov	w19, w0
   25c98:	bl	76f0 <fdopendir@plt>
   25c9c:	cbnz	x0, 25cac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   25ca0:	mov	w0, w19
   25ca4:	bl	7690 <close@plt>
   25ca8:	mov	x0, xzr
   25cac:	ldp	x20, x19, [sp, #320]
   25cb0:	ldp	x22, x21, [sp, #304]
   25cb4:	ldr	x28, [sp, #288]
   25cb8:	ldp	x29, x30, [sp, #272]
   25cbc:	add	sp, sp, #0x150
   25cc0:	ret
   25cc4:	stp	x29, x30, [sp, #-48]!
   25cc8:	stp	x20, x19, [sp, #32]
   25ccc:	mov	x19, x2
   25cd0:	mov	x20, x1
   25cd4:	str	x21, [sp, #16]
   25cd8:	mov	x29, sp
   25cdc:	cbz	x3, 25d14 <scols_init_debug@@SMARTCOLS_2.25+0x12140>
   25ce0:	mov	x21, x3
   25ce4:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   25ce8:	tbnz	w0, #31, 25d68 <scols_init_debug@@SMARTCOLS_2.25+0x12194>
   25cec:	mov	x8, x21
   25cf0:	ldrb	w9, [x8], #1
   25cf4:	mov	x2, x20
   25cf8:	mov	x3, x19
   25cfc:	ldp	x20, x19, [sp, #32]
   25d00:	cmp	w9, #0x2f
   25d04:	csel	x1, x8, x21, eq  // eq = none
   25d08:	ldr	x21, [sp, #16]
   25d0c:	ldp	x29, x30, [sp], #48
   25d10:	b	7e30 <readlinkat@plt>
   25d14:	ldr	x3, [x0, #24]
   25d18:	ldr	x21, [x0, #8]
   25d1c:	cbz	x3, 25d7c <scols_init_debug@@SMARTCOLS_2.25+0x121a8>
   25d20:	cbz	x21, 25d9c <scols_init_debug@@SMARTCOLS_2.25+0x121c8>
   25d24:	mov	x8, x21
   25d28:	ldrb	w9, [x8], #1
   25d2c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   25d30:	add	x2, x2, #0x3a7
   25d34:	mov	w1, #0x1000                	// #4096
   25d38:	cmp	w9, #0x2f
   25d3c:	csel	x4, x8, x21, eq  // eq = none
   25d40:	add	x21, x0, #0x20
   25d44:	mov	x0, x21
   25d48:	bl	7300 <snprintf@plt>
   25d4c:	tbnz	w0, #31, 25d80 <scols_init_debug@@SMARTCOLS_2.25+0x121ac>
   25d50:	cmp	w0, #0x1, lsl #12
   25d54:	b.cc	25da0 <scols_init_debug@@SMARTCOLS_2.25+0x121cc>  // b.lo, b.ul, b.last
   25d58:	bl	7ca0 <__errno_location@plt>
   25d5c:	mov	w8, #0x24                  	// #36
   25d60:	str	w8, [x0]
   25d64:	b	25d80 <scols_init_debug@@SMARTCOLS_2.25+0x121ac>
   25d68:	sxtw	x0, w0
   25d6c:	ldp	x20, x19, [sp, #32]
   25d70:	ldr	x21, [sp, #16]
   25d74:	ldp	x29, x30, [sp], #48
   25d78:	ret
   25d7c:	cbnz	x21, 25da0 <scols_init_debug@@SMARTCOLS_2.25+0x121cc>
   25d80:	bl	7ca0 <__errno_location@plt>
   25d84:	ldrsw	x8, [x0]
   25d88:	neg	x0, x8
   25d8c:	ldp	x20, x19, [sp, #32]
   25d90:	ldr	x21, [sp, #16]
   25d94:	ldp	x29, x30, [sp], #48
   25d98:	ret
   25d9c:	mov	x21, x3
   25da0:	mov	x0, x21
   25da4:	mov	x1, x20
   25da8:	mov	x2, x19
   25dac:	ldp	x20, x19, [sp, #32]
   25db0:	ldr	x21, [sp, #16]
   25db4:	ldp	x29, x30, [sp], #48
   25db8:	b	71c0 <readlink@plt>
   25dbc:	sub	sp, sp, #0x150
   25dc0:	stp	x29, x30, [sp, #256]
   25dc4:	add	x29, sp, #0x100
   25dc8:	mov	x8, #0xffffffffffffffe0    	// #-32
   25dcc:	mov	x9, sp
   25dd0:	add	x10, sp, #0x80
   25dd4:	movk	x8, #0xff80, lsl #32
   25dd8:	add	x11, x29, #0x50
   25ddc:	add	x9, x9, #0x80
   25de0:	add	x10, x10, #0x20
   25de4:	stp	x9, x8, [x29, #-48]
   25de8:	stp	x11, x10, [x29, #-64]
   25dec:	stp	q0, q1, [sp]
   25df0:	ldp	q0, q1, [x29, #-64]
   25df4:	str	x28, [sp, #272]
   25df8:	stp	x24, x23, [sp, #288]
   25dfc:	stp	x22, x21, [sp, #304]
   25e00:	stp	x20, x19, [sp, #320]
   25e04:	mov	x24, x3
   25e08:	mov	x19, x2
   25e0c:	mov	x20, x1
   25e10:	mov	x21, x0
   25e14:	stp	x4, x5, [sp, #128]
   25e18:	stp	x6, x7, [sp, #144]
   25e1c:	stp	q2, q3, [sp, #32]
   25e20:	stp	q4, q5, [sp, #64]
   25e24:	stp	q6, q7, [sp, #96]
   25e28:	stp	q0, q1, [x29, #-96]
   25e2c:	bl	7ca0 <__errno_location@plt>
   25e30:	str	wzr, [x0]
   25e34:	ldp	q0, q1, [x29, #-96]
   25e38:	add	x23, x21, #0x20
   25e3c:	mov	x22, x0
   25e40:	sub	x3, x29, #0x20
   25e44:	mov	w1, #0x1000                	// #4096
   25e48:	mov	x0, x23
   25e4c:	mov	x2, x24
   25e50:	stp	q0, q1, [x29, #-32]
   25e54:	bl	7b80 <vsnprintf@plt>
   25e58:	tbnz	w0, #31, 25e6c <scols_init_debug@@SMARTCOLS_2.25+0x12298>
   25e5c:	cmp	w0, #0x1, lsl #12
   25e60:	b.cc	25e88 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>  // b.lo, b.ul, b.last
   25e64:	mov	w8, #0x24                  	// #36
   25e68:	b	25e78 <scols_init_debug@@SMARTCOLS_2.25+0x122a4>
   25e6c:	ldr	w8, [x22]
   25e70:	cbnz	w8, 25e7c <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   25e74:	mov	w8, #0x16                  	// #22
   25e78:	str	w8, [x22]
   25e7c:	ldrsw	x8, [x22]
   25e80:	neg	x0, x8
   25e84:	b	25eb8 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>
   25e88:	mov	x0, x21
   25e8c:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   25e90:	tbnz	w0, #31, 25eb4 <scols_init_debug@@SMARTCOLS_2.25+0x122e0>
   25e94:	ldrb	w8, [x21, #32]
   25e98:	add	x9, x21, #0x21
   25e9c:	mov	x2, x20
   25ea0:	mov	x3, x19
   25ea4:	cmp	w8, #0x2f
   25ea8:	csel	x1, x9, x23, eq  // eq = none
   25eac:	bl	7e30 <readlinkat@plt>
   25eb0:	b	25eb8 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>
   25eb4:	sxtw	x0, w0
   25eb8:	ldp	x20, x19, [sp, #320]
   25ebc:	ldp	x22, x21, [sp, #304]
   25ec0:	ldp	x24, x23, [sp, #288]
   25ec4:	ldr	x28, [sp, #272]
   25ec8:	ldp	x29, x30, [sp, #256]
   25ecc:	add	sp, sp, #0x150
   25ed0:	ret
   25ed4:	sub	sp, sp, #0x60
   25ed8:	stp	x22, x21, [sp, #64]
   25edc:	stp	x20, x19, [sp, #80]
   25ee0:	mov	x20, x2
   25ee4:	mov	x21, x1
   25ee8:	mov	w1, #0x80000               	// #524288
   25eec:	mov	x2, x3
   25ef0:	stp	x29, x30, [sp, #32]
   25ef4:	str	x23, [sp, #48]
   25ef8:	add	x29, sp, #0x20
   25efc:	mov	x22, x3
   25f00:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25f04:	tbnz	w0, #31, 25fc0 <scols_init_debug@@SMARTCOLS_2.25+0x123ec>
   25f08:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   25f0c:	ldrb	w8, [x8, #2796]
   25f10:	mov	w19, w0
   25f14:	tbnz	w8, #2, 26014 <scols_init_debug@@SMARTCOLS_2.25+0x12440>
   25f18:	mov	x0, x21
   25f1c:	mov	w1, wzr
   25f20:	mov	x2, x20
   25f24:	bl	7520 <memset@plt>
   25f28:	cbz	x20, 25fdc <scols_init_debug@@SMARTCOLS_2.25+0x12408>
   25f2c:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   25f30:	ldr	q0, [x8, #2240]
   25f34:	mov	x22, xzr
   25f38:	str	q0, [sp]
   25f3c:	b	25f50 <scols_init_debug@@SMARTCOLS_2.25+0x1237c>
   25f40:	subs	x20, x20, x0
   25f44:	add	x21, x21, x0
   25f48:	add	x22, x0, x22
   25f4c:	b.eq	25fe0 <scols_init_debug@@SMARTCOLS_2.25+0x1240c>  // b.none
   25f50:	mov	w0, w19
   25f54:	mov	x1, x21
   25f58:	mov	x2, x20
   25f5c:	bl	7a50 <read@plt>
   25f60:	cmp	x0, #0x0
   25f64:	b.gt	25f40 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   25f68:	mov	w23, #0x6                   	// #6
   25f6c:	tbz	x0, #63, 25fd0 <scols_init_debug@@SMARTCOLS_2.25+0x123fc>
   25f70:	bl	7ca0 <__errno_location@plt>
   25f74:	ldr	w8, [x0]
   25f78:	cmp	w8, #0xb
   25f7c:	b.eq	25f88 <scols_init_debug@@SMARTCOLS_2.25+0x123b4>  // b.none
   25f80:	cmp	w8, #0x4
   25f84:	b.ne	25fd0 <scols_init_debug@@SMARTCOLS_2.25+0x123fc>  // b.any
   25f88:	subs	w23, w23, #0x1
   25f8c:	b.eq	25fd0 <scols_init_debug@@SMARTCOLS_2.25+0x123fc>  // b.none
   25f90:	ldr	q0, [sp]
   25f94:	add	x0, sp, #0x10
   25f98:	mov	x1, xzr
   25f9c:	str	q0, [sp, #16]
   25fa0:	bl	78c0 <nanosleep@plt>
   25fa4:	mov	w0, w19
   25fa8:	mov	x1, x21
   25fac:	mov	x2, x20
   25fb0:	bl	7a50 <read@plt>
   25fb4:	cmp	x0, #0x1
   25fb8:	b.lt	25f6c <scols_init_debug@@SMARTCOLS_2.25+0x12398>  // b.tstop
   25fbc:	b	25f40 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   25fc0:	bl	7ca0 <__errno_location@plt>
   25fc4:	ldr	w8, [x0]
   25fc8:	neg	w22, w8
   25fcc:	b	25ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12424>
   25fd0:	cmp	x22, #0x0
   25fd4:	csinv	x22, x22, xzr, ne  // ne = any
   25fd8:	b	25fe0 <scols_init_debug@@SMARTCOLS_2.25+0x1240c>
   25fdc:	mov	x22, xzr
   25fe0:	bl	7ca0 <__errno_location@plt>
   25fe4:	ldr	w21, [x0]
   25fe8:	mov	x20, x0
   25fec:	mov	w0, w19
   25ff0:	bl	7690 <close@plt>
   25ff4:	str	w21, [x20]
   25ff8:	mov	w0, w22
   25ffc:	ldp	x20, x19, [sp, #80]
   26000:	ldp	x22, x21, [sp, #64]
   26004:	ldr	x23, [sp, #48]
   26008:	ldp	x29, x30, [sp, #32]
   2600c:	add	sp, sp, #0x60
   26010:	ret
   26014:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   26018:	ldr	x8, [x8, #4016]
   2601c:	ldr	x23, [x8]
   26020:	bl	7390 <getpid@plt>
   26024:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   26028:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2602c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   26030:	mov	w2, w0
   26034:	add	x1, x1, #0x2eb
   26038:	add	x3, x3, #0x299
   2603c:	add	x4, x4, #0x918
   26040:	mov	x0, x23
   26044:	bl	7dc0 <fprintf@plt>
   26048:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2604c:	add	x0, x0, #0x45c
   26050:	mov	x1, x22
   26054:	bl	250ec <scols_init_debug@@SMARTCOLS_2.25+0x11518>
   26058:	b	25f18 <scols_init_debug@@SMARTCOLS_2.25+0x12344>
   2605c:	sub	sp, sp, #0x80
   26060:	stp	x29, x30, [sp, #64]
   26064:	stp	x24, x23, [sp, #80]
   26068:	stp	x22, x21, [sp, #96]
   2606c:	stp	x20, x19, [sp, #112]
   26070:	ldp	q1, q0, [x4]
   26074:	add	x29, sp, #0x40
   26078:	mov	x24, x3
   2607c:	mov	x20, x2
   26080:	mov	x21, x1
   26084:	mov	x22, x0
   26088:	stp	q1, q0, [sp]
   2608c:	bl	7ca0 <__errno_location@plt>
   26090:	str	wzr, [x0]
   26094:	ldp	q0, q1, [sp]
   26098:	add	x23, x22, #0x20
   2609c:	mov	x19, x0
   260a0:	add	x3, sp, #0x20
   260a4:	mov	w1, #0x1000                	// #4096
   260a8:	mov	x0, x23
   260ac:	mov	x2, x24
   260b0:	stp	q0, q1, [sp, #32]
   260b4:	bl	7b80 <vsnprintf@plt>
   260b8:	tbnz	w0, #31, 260cc <scols_init_debug@@SMARTCOLS_2.25+0x124f8>
   260bc:	cmp	w0, #0x1, lsl #12
   260c0:	b.cc	260e4 <scols_init_debug@@SMARTCOLS_2.25+0x12510>  // b.lo, b.ul, b.last
   260c4:	mov	w8, #0x24                  	// #36
   260c8:	b	260d8 <scols_init_debug@@SMARTCOLS_2.25+0x12504>
   260cc:	ldr	w8, [x19]
   260d0:	cbnz	w8, 260dc <scols_init_debug@@SMARTCOLS_2.25+0x12508>
   260d4:	mov	w8, #0x16                  	// #22
   260d8:	str	w8, [x19]
   260dc:	neg	w0, w8
   260e0:	b	260f8 <scols_init_debug@@SMARTCOLS_2.25+0x12524>
   260e4:	mov	x0, x22
   260e8:	mov	x1, x21
   260ec:	mov	x2, x20
   260f0:	mov	x3, x23
   260f4:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   260f8:	ldp	x20, x19, [sp, #112]
   260fc:	ldp	x22, x21, [sp, #96]
   26100:	ldp	x24, x23, [sp, #80]
   26104:	ldp	x29, x30, [sp, #64]
   26108:	add	sp, sp, #0x80
   2610c:	ret
   26110:	sub	sp, sp, #0x150
   26114:	stp	x29, x30, [sp, #256]
   26118:	add	x29, sp, #0x100
   2611c:	mov	x8, #0xffffffffffffffe0    	// #-32
   26120:	mov	x9, sp
   26124:	add	x10, sp, #0x80
   26128:	movk	x8, #0xff80, lsl #32
   2612c:	add	x11, x29, #0x50
   26130:	add	x9, x9, #0x80
   26134:	add	x10, x10, #0x20
   26138:	stp	x9, x8, [x29, #-80]
   2613c:	stp	x11, x10, [x29, #-96]
   26140:	stp	q0, q1, [sp]
   26144:	ldp	q0, q1, [x29, #-96]
   26148:	str	x28, [sp, #272]
   2614c:	stp	x24, x23, [sp, #288]
   26150:	stp	x22, x21, [sp, #304]
   26154:	stp	x20, x19, [sp, #320]
   26158:	mov	x24, x3
   2615c:	mov	x19, x2
   26160:	mov	x20, x1
   26164:	mov	x21, x0
   26168:	stp	x4, x5, [sp, #128]
   2616c:	stp	x6, x7, [sp, #144]
   26170:	stp	q2, q3, [sp, #32]
   26174:	stp	q4, q5, [sp, #64]
   26178:	stp	q6, q7, [sp, #96]
   2617c:	stp	q0, q1, [x29, #-64]
   26180:	bl	7ca0 <__errno_location@plt>
   26184:	str	wzr, [x0]
   26188:	ldp	q0, q1, [x29, #-64]
   2618c:	add	x23, x21, #0x20
   26190:	mov	x22, x0
   26194:	sub	x3, x29, #0x20
   26198:	mov	w1, #0x1000                	// #4096
   2619c:	mov	x0, x23
   261a0:	mov	x2, x24
   261a4:	stp	q0, q1, [x29, #-32]
   261a8:	bl	7b80 <vsnprintf@plt>
   261ac:	tbnz	w0, #31, 261c0 <scols_init_debug@@SMARTCOLS_2.25+0x125ec>
   261b0:	cmp	w0, #0x1, lsl #12
   261b4:	b.cc	261d8 <scols_init_debug@@SMARTCOLS_2.25+0x12604>  // b.lo, b.ul, b.last
   261b8:	mov	w8, #0x24                  	// #36
   261bc:	b	261cc <scols_init_debug@@SMARTCOLS_2.25+0x125f8>
   261c0:	ldr	w8, [x22]
   261c4:	cbnz	w8, 261d0 <scols_init_debug@@SMARTCOLS_2.25+0x125fc>
   261c8:	mov	w8, #0x16                  	// #22
   261cc:	str	w8, [x22]
   261d0:	neg	w0, w8
   261d4:	b	261ec <scols_init_debug@@SMARTCOLS_2.25+0x12618>
   261d8:	mov	x0, x21
   261dc:	mov	x1, x20
   261e0:	mov	x2, x19
   261e4:	mov	x3, x23
   261e8:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   261ec:	ldp	x20, x19, [sp, #320]
   261f0:	ldp	x22, x21, [sp, #304]
   261f4:	ldp	x24, x23, [sp, #288]
   261f8:	ldr	x28, [sp, #272]
   261fc:	ldp	x29, x30, [sp, #256]
   26200:	add	sp, sp, #0x150
   26204:	ret
   26208:	stp	x29, x30, [sp, #-48]!
   2620c:	str	x28, [sp, #16]
   26210:	stp	x20, x19, [sp, #32]
   26214:	mov	x29, sp
   26218:	sub	sp, sp, #0x2, lsl #12
   2621c:	cbz	x1, 2625c <scols_init_debug@@SMARTCOLS_2.25+0x12688>
   26220:	mov	x3, x2
   26224:	mov	x19, x1
   26228:	str	xzr, [x1]
   2622c:	mov	x1, sp
   26230:	mov	w2, #0x1fff                	// #8191
   26234:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   26238:	tbnz	w0, #31, 26288 <scols_init_debug@@SMARTCOLS_2.25+0x126b4>
   2623c:	cbz	w0, 26264 <scols_init_debug@@SMARTCOLS_2.25+0x12690>
   26240:	mov	x8, sp
   26244:	add	x8, x8, w0, uxtw
   26248:	ldurb	w8, [x8, #-1]
   2624c:	cmp	w8, #0xa
   26250:	cset	w8, eq  // eq = none
   26254:	sub	w20, w0, w8
   26258:	b	26268 <scols_init_debug@@SMARTCOLS_2.25+0x12694>
   2625c:	mov	w0, #0xffffffea            	// #-22
   26260:	b	26288 <scols_init_debug@@SMARTCOLS_2.25+0x126b4>
   26264:	mov	w20, wzr
   26268:	mov	x8, sp
   2626c:	mov	x0, sp
   26270:	strb	wzr, [x8, w20, uxtw]
   26274:	bl	7650 <strdup@plt>
   26278:	cmp	x0, #0x0
   2627c:	mov	w8, #0xfffffff4            	// #-12
   26280:	str	x0, [x19]
   26284:	csel	w0, w8, w20, eq  // eq = none
   26288:	add	sp, sp, #0x2, lsl #12
   2628c:	ldp	x20, x19, [sp, #32]
   26290:	ldr	x28, [sp, #16]
   26294:	ldp	x29, x30, [sp], #48
   26298:	ret
   2629c:	stp	x29, x30, [sp, #-64]!
   262a0:	stp	x28, x23, [sp, #16]
   262a4:	stp	x22, x21, [sp, #32]
   262a8:	stp	x20, x19, [sp, #48]
   262ac:	mov	x29, sp
   262b0:	sub	sp, sp, #0x2, lsl #12
   262b4:	sub	sp, sp, #0xf0
   262b8:	mov	x8, #0xffffffffffffffd8    	// #-40
   262bc:	mov	x9, sp
   262c0:	add	x10, sp, #0x88
   262c4:	movk	x8, #0xff80, lsl #32
   262c8:	add	x11, x29, #0x40
   262cc:	add	x9, x9, #0x80
   262d0:	add	x10, x10, #0x28
   262d4:	stp	x9, x8, [sp, #224]
   262d8:	stp	x11, x10, [sp, #208]
   262dc:	stp	q1, q2, [sp, #16]
   262e0:	str	q0, [sp]
   262e4:	ldp	q0, q1, [sp, #208]
   262e8:	mov	x23, x2
   262ec:	mov	x19, x1
   262f0:	mov	x20, x0
   262f4:	stp	x3, x4, [sp, #136]
   262f8:	stp	x5, x6, [sp, #152]
   262fc:	str	x7, [sp, #168]
   26300:	stp	q3, q4, [sp, #48]
   26304:	stp	q5, q6, [sp, #80]
   26308:	str	q7, [sp, #112]
   2630c:	stp	q0, q1, [sp, #176]
   26310:	bl	7ca0 <__errno_location@plt>
   26314:	str	wzr, [x0]
   26318:	ldp	q0, q1, [sp, #176]
   2631c:	add	x22, x20, #0x20
   26320:	mov	x21, x0
   26324:	add	x3, sp, #0xf0
   26328:	mov	w1, #0x1000                	// #4096
   2632c:	mov	x0, x22
   26330:	mov	x2, x23
   26334:	stp	q0, q1, [sp, #240]
   26338:	bl	7b80 <vsnprintf@plt>
   2633c:	tbnz	w0, #31, 26350 <scols_init_debug@@SMARTCOLS_2.25+0x1277c>
   26340:	cmp	w0, #0x1, lsl #12
   26344:	b.cc	26384 <scols_init_debug@@SMARTCOLS_2.25+0x127b0>  // b.lo, b.ul, b.last
   26348:	mov	w8, #0x24                  	// #36
   2634c:	b	2635c <scols_init_debug@@SMARTCOLS_2.25+0x12788>
   26350:	ldr	w8, [x21]
   26354:	cbnz	w8, 26360 <scols_init_debug@@SMARTCOLS_2.25+0x1278c>
   26358:	mov	w8, #0x16                  	// #22
   2635c:	str	w8, [x21]
   26360:	ldr	w8, [x21]
   26364:	neg	w0, w8
   26368:	add	sp, sp, #0x2, lsl #12
   2636c:	add	sp, sp, #0xf0
   26370:	ldp	x20, x19, [sp, #48]
   26374:	ldp	x22, x21, [sp, #32]
   26378:	ldp	x28, x23, [sp, #16]
   2637c:	ldp	x29, x30, [sp], #64
   26380:	ret
   26384:	cbz	x19, 263c4 <scols_init_debug@@SMARTCOLS_2.25+0x127f0>
   26388:	add	x1, sp, #0xf0
   2638c:	mov	w2, #0x1fff                	// #8191
   26390:	mov	x0, x20
   26394:	mov	x3, x22
   26398:	str	xzr, [x19]
   2639c:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   263a0:	tbnz	w0, #31, 26368 <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   263a4:	cbz	w0, 263cc <scols_init_debug@@SMARTCOLS_2.25+0x127f8>
   263a8:	add	x8, sp, #0xf0
   263ac:	add	x8, x8, w0, uxtw
   263b0:	ldurb	w8, [x8, #-1]
   263b4:	cmp	w8, #0xa
   263b8:	cset	w8, eq  // eq = none
   263bc:	sub	w20, w0, w8
   263c0:	b	263d0 <scols_init_debug@@SMARTCOLS_2.25+0x127fc>
   263c4:	mov	w0, #0xffffffea            	// #-22
   263c8:	b	26368 <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   263cc:	mov	w20, wzr
   263d0:	add	x8, sp, #0xf0
   263d4:	add	x0, sp, #0xf0
   263d8:	strb	wzr, [x8, w20, uxtw]
   263dc:	bl	7650 <strdup@plt>
   263e0:	cmp	x0, #0x0
   263e4:	mov	w8, #0xfffffff4            	// #-12
   263e8:	str	x0, [x19]
   263ec:	csel	w0, w8, w20, eq  // eq = none
   263f0:	b	26368 <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   263f4:	stp	x29, x30, [sp, #-32]!
   263f8:	sub	x2, x2, #0x1
   263fc:	str	x19, [sp, #16]
   26400:	mov	x29, sp
   26404:	mov	x19, x1
   26408:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2640c:	tbnz	w0, #31, 26438 <scols_init_debug@@SMARTCOLS_2.25+0x12864>
   26410:	cbz	w0, 26430 <scols_init_debug@@SMARTCOLS_2.25+0x1285c>
   26414:	add	x8, x19, w0, uxtw
   26418:	ldurb	w8, [x8, #-1]
   2641c:	cmp	w8, #0xa
   26420:	b.ne	26430 <scols_init_debug@@SMARTCOLS_2.25+0x1285c>  // b.any
   26424:	sub	w8, w0, #0x1
   26428:	mov	w0, w8
   2642c:	b	26434 <scols_init_debug@@SMARTCOLS_2.25+0x12860>
   26430:	sub	w8, w0, #0x1
   26434:	strb	wzr, [x19, w8, sxtw]
   26438:	ldr	x19, [sp, #16]
   2643c:	ldp	x29, x30, [sp], #32
   26440:	ret
   26444:	sub	sp, sp, #0x150
   26448:	stp	x29, x30, [sp, #256]
   2644c:	add	x29, sp, #0x100
   26450:	mov	x8, #0xffffffffffffffe0    	// #-32
   26454:	mov	x9, sp
   26458:	add	x10, sp, #0x80
   2645c:	movk	x8, #0xff80, lsl #32
   26460:	add	x11, x29, #0x50
   26464:	add	x9, x9, #0x80
   26468:	add	x10, x10, #0x20
   2646c:	stp	x9, x8, [x29, #-48]
   26470:	stp	x11, x10, [x29, #-64]
   26474:	stp	q0, q1, [sp]
   26478:	ldp	q0, q1, [x29, #-64]
   2647c:	str	x28, [sp, #272]
   26480:	stp	x24, x23, [sp, #288]
   26484:	stp	x22, x21, [sp, #304]
   26488:	stp	x20, x19, [sp, #320]
   2648c:	mov	x24, x3
   26490:	mov	x21, x2
   26494:	mov	x19, x1
   26498:	mov	x20, x0
   2649c:	stp	x4, x5, [sp, #128]
   264a0:	stp	x6, x7, [sp, #144]
   264a4:	stp	q2, q3, [sp, #32]
   264a8:	stp	q4, q5, [sp, #64]
   264ac:	stp	q6, q7, [sp, #96]
   264b0:	stp	q0, q1, [x29, #-96]
   264b4:	bl	7ca0 <__errno_location@plt>
   264b8:	str	wzr, [x0]
   264bc:	ldp	q0, q1, [x29, #-96]
   264c0:	add	x23, x20, #0x20
   264c4:	mov	x22, x0
   264c8:	sub	x3, x29, #0x20
   264cc:	mov	w1, #0x1000                	// #4096
   264d0:	mov	x0, x23
   264d4:	mov	x2, x24
   264d8:	stp	q0, q1, [x29, #-32]
   264dc:	bl	7b80 <vsnprintf@plt>
   264e0:	tbnz	w0, #31, 264f4 <scols_init_debug@@SMARTCOLS_2.25+0x12920>
   264e4:	cmp	w0, #0x1, lsl #12
   264e8:	b.cc	26528 <scols_init_debug@@SMARTCOLS_2.25+0x12954>  // b.lo, b.ul, b.last
   264ec:	mov	w8, #0x24                  	// #36
   264f0:	b	26500 <scols_init_debug@@SMARTCOLS_2.25+0x1292c>
   264f4:	ldr	w8, [x22]
   264f8:	cbnz	w8, 26504 <scols_init_debug@@SMARTCOLS_2.25+0x12930>
   264fc:	mov	w8, #0x16                  	// #22
   26500:	str	w8, [x22]
   26504:	ldr	w8, [x22]
   26508:	neg	w0, w8
   2650c:	ldp	x20, x19, [sp, #320]
   26510:	ldp	x22, x21, [sp, #304]
   26514:	ldp	x24, x23, [sp, #288]
   26518:	ldr	x28, [sp, #272]
   2651c:	ldp	x29, x30, [sp, #256]
   26520:	add	sp, sp, #0x150
   26524:	ret
   26528:	sub	x2, x21, #0x1
   2652c:	mov	x0, x20
   26530:	mov	x1, x19
   26534:	mov	x3, x23
   26538:	bl	25ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2653c:	tbnz	w0, #31, 2650c <scols_init_debug@@SMARTCOLS_2.25+0x12938>
   26540:	cbz	w0, 26564 <scols_init_debug@@SMARTCOLS_2.25+0x12990>
   26544:	add	x8, x19, w0, uxtw
   26548:	ldurb	w8, [x8, #-1]
   2654c:	cmp	w8, #0xa
   26550:	b.ne	26564 <scols_init_debug@@SMARTCOLS_2.25+0x12990>  // b.any
   26554:	sxtw	x8, w0
   26558:	sub	x0, x8, #0x1
   2655c:	strb	wzr, [x19, x0]
   26560:	b	2650c <scols_init_debug@@SMARTCOLS_2.25+0x12938>
   26564:	add	x8, x19, w0, sxtw
   26568:	sturb	wzr, [x8, #-1]
   2656c:	b	2650c <scols_init_debug@@SMARTCOLS_2.25+0x12938>
   26570:	sub	sp, sp, #0x130
   26574:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   26578:	adrp	x9, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2657c:	stp	x29, x30, [sp, #240]
   26580:	stp	x20, x19, [sp, #288]
   26584:	add	x29, sp, #0xf0
   26588:	mov	x19, x2
   2658c:	mov	x20, x1
   26590:	mov	w1, wzr
   26594:	add	x8, x8, #0x8d3
   26598:	add	x9, x9, #0x275
   2659c:	mov	w10, #0x402                 	// #1026
   265a0:	mov	w11, #0x401                 	// #1025
   265a4:	mov	w12, #0x202                 	// #514
   265a8:	mov	w13, #0x201                 	// #513
   265ac:	str	x28, [sp, #256]
   265b0:	stp	x22, x21, [sp, #272]
   265b4:	stp	x3, x4, [x29, #-104]
   265b8:	stp	x5, x6, [x29, #-88]
   265bc:	stur	x7, [x29, #-72]
   265c0:	stp	q1, q2, [sp, #16]
   265c4:	stp	q3, q4, [sp, #48]
   265c8:	str	q0, [sp]
   265cc:	stp	q5, q6, [sp, #80]
   265d0:	str	q7, [sp, #112]
   265d4:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   265d8:	orr	w1, w1, #0x80000
   265dc:	add	x8, x8, #0x1
   265e0:	ldurb	w14, [x8, #-1]
   265e4:	sub	w15, w14, #0x61
   265e8:	cmp	w15, #0x16
   265ec:	b.hi	26644 <scols_init_debug@@SMARTCOLS_2.25+0x12a70>  // b.pmore
   265f0:	adr	x14, 265d8 <scols_init_debug@@SMARTCOLS_2.25+0x12a04>
   265f4:	ldrb	w16, [x9, x15]
   265f8:	add	x14, x14, x16, lsl #2
   265fc:	br	x14
   26600:	ldrb	w14, [x8]
   26604:	cmp	w14, #0x2b
   26608:	b.ne	2664c <scols_init_debug@@SMARTCOLS_2.25+0x12a78>  // b.any
   2660c:	orr	w1, w1, w10
   26610:	add	x8, x8, #0x1
   26614:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   26618:	ldrb	w14, [x8], #1
   2661c:	orr	w15, w1, #0x2
   26620:	cmp	w14, #0x2b
   26624:	csel	w1, w15, w1, eq  // eq = none
   26628:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   2662c:	ldrb	w14, [x8]
   26630:	cmp	w14, #0x2b
   26634:	b.ne	26658 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>  // b.any
   26638:	orr	w1, w1, w12
   2663c:	add	x8, x8, #0x1
   26640:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   26644:	cbnz	w14, 265dc <scols_init_debug@@SMARTCOLS_2.25+0x12a08>
   26648:	b	26664 <scols_init_debug@@SMARTCOLS_2.25+0x12a90>
   2664c:	orr	w1, w1, w11
   26650:	add	x8, x8, #0x1
   26654:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   26658:	orr	w1, w1, w13
   2665c:	add	x8, x8, #0x1
   26660:	b	265e0 <scols_init_debug@@SMARTCOLS_2.25+0x12a0c>
   26664:	mov	x2, x20
   26668:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   2666c:	tbnz	w0, #31, 266dc <scols_init_debug@@SMARTCOLS_2.25+0x12b08>
   26670:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   26674:	add	x1, x1, #0x8d2
   26678:	bl	7530 <fdopen@plt>
   2667c:	cbz	x0, 266dc <scols_init_debug@@SMARTCOLS_2.25+0x12b08>
   26680:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   26684:	ldrb	w8, [x8, #2796]
   26688:	mov	x21, x0
   2668c:	tbnz	w8, #2, 266fc <scols_init_debug@@SMARTCOLS_2.25+0x12b28>
   26690:	mov	x8, #0xffffffffffffffd8    	// #-40
   26694:	mov	x10, sp
   26698:	sub	x11, x29, #0x68
   2669c:	movk	x8, #0xff80, lsl #32
   266a0:	add	x9, x29, #0x40
   266a4:	add	x10, x10, #0x80
   266a8:	add	x11, x11, #0x28
   266ac:	stp	x10, x8, [x29, #-16]
   266b0:	stp	x9, x11, [x29, #-32]
   266b4:	ldp	q0, q1, [x29, #-32]
   266b8:	sub	x2, x29, #0x40
   266bc:	mov	x0, x21
   266c0:	mov	x1, x19
   266c4:	stp	q0, q1, [x29, #-64]
   266c8:	bl	7980 <__isoc99_vfscanf@plt>
   266cc:	mov	w19, w0
   266d0:	mov	x0, x21
   266d4:	bl	7370 <fclose@plt>
   266d8:	b	266e0 <scols_init_debug@@SMARTCOLS_2.25+0x12b0c>
   266dc:	mov	w19, #0xffffffea            	// #-22
   266e0:	mov	w0, w19
   266e4:	ldp	x20, x19, [sp, #288]
   266e8:	ldp	x22, x21, [sp, #272]
   266ec:	ldr	x28, [sp, #256]
   266f0:	ldp	x29, x30, [sp, #240]
   266f4:	add	sp, sp, #0x130
   266f8:	ret
   266fc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   26700:	ldr	x8, [x8, #4016]
   26704:	ldr	x22, [x8]
   26708:	bl	7390 <getpid@plt>
   2670c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   26710:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26714:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   26718:	mov	w2, w0
   2671c:	add	x1, x1, #0x2eb
   26720:	add	x3, x3, #0x299
   26724:	add	x4, x4, #0x918
   26728:	mov	x0, x22
   2672c:	bl	7dc0 <fprintf@plt>
   26730:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26734:	add	x0, x0, #0x46a
   26738:	mov	x1, x19
   2673c:	mov	x2, x20
   26740:	bl	250ec <scols_init_debug@@SMARTCOLS_2.25+0x11518>
   26744:	b	26690 <scols_init_debug@@SMARTCOLS_2.25+0x12abc>
   26748:	sub	sp, sp, #0x100
   2674c:	stp	x29, x30, [sp, #224]
   26750:	add	x29, sp, #0xe0
   26754:	stp	x20, x19, [sp, #240]
   26758:	stp	x4, x5, [x29, #-96]
   2675c:	stp	x6, x7, [x29, #-80]
   26760:	stp	q0, q1, [sp]
   26764:	stp	q2, q3, [sp, #32]
   26768:	stp	q4, q5, [sp, #64]
   2676c:	stp	q6, q7, [sp, #96]
   26770:	ldp	q1, q0, [x2]
   26774:	mov	x8, x1
   26778:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2677c:	mov	x19, x3
   26780:	add	x1, x1, #0x8d2
   26784:	sub	x3, x29, #0x20
   26788:	mov	x2, x8
   2678c:	stp	q1, q0, [x29, #-32]
   26790:	bl	25830 <scols_init_debug@@SMARTCOLS_2.25+0x11c5c>
   26794:	cbz	x0, 267e4 <scols_init_debug@@SMARTCOLS_2.25+0x12c10>
   26798:	mov	x8, #0xffffffffffffffe0    	// #-32
   2679c:	mov	x10, sp
   267a0:	sub	x11, x29, #0x60
   267a4:	movk	x8, #0xff80, lsl #32
   267a8:	add	x9, x29, #0x20
   267ac:	add	x10, x10, #0x80
   267b0:	add	x11, x11, #0x20
   267b4:	stp	x10, x8, [x29, #-16]
   267b8:	stp	x9, x11, [x29, #-32]
   267bc:	ldp	q0, q1, [x29, #-32]
   267c0:	sub	x2, x29, #0x40
   267c4:	mov	x1, x19
   267c8:	mov	x20, x0
   267cc:	stp	q0, q1, [x29, #-64]
   267d0:	bl	7980 <__isoc99_vfscanf@plt>
   267d4:	mov	w19, w0
   267d8:	mov	x0, x20
   267dc:	bl	7370 <fclose@plt>
   267e0:	b	267e8 <scols_init_debug@@SMARTCOLS_2.25+0x12c14>
   267e4:	mov	w19, #0xffffffea            	// #-22
   267e8:	mov	w0, w19
   267ec:	ldp	x20, x19, [sp, #240]
   267f0:	ldp	x29, x30, [sp, #224]
   267f4:	add	sp, sp, #0x100
   267f8:	ret
   267fc:	stp	x29, x30, [sp, #-32]!
   26800:	mov	x29, sp
   26804:	mov	x8, x2
   26808:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2680c:	str	x19, [sp, #16]
   26810:	mov	x19, x1
   26814:	add	x2, x2, #0x47c
   26818:	add	x3, x29, #0x18
   2681c:	mov	x1, x8
   26820:	str	xzr, [x29, #24]
   26824:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26828:	cmp	w0, #0x1
   2682c:	b.ne	2684c <scols_init_debug@@SMARTCOLS_2.25+0x12c78>  // b.any
   26830:	mov	w0, wzr
   26834:	cbz	x19, 26840 <scols_init_debug@@SMARTCOLS_2.25+0x12c6c>
   26838:	ldr	x8, [x29, #24]
   2683c:	str	x8, [x19]
   26840:	ldr	x19, [sp, #16]
   26844:	ldp	x29, x30, [sp], #32
   26848:	ret
   2684c:	mov	w0, #0xffffffff            	// #-1
   26850:	ldr	x19, [sp, #16]
   26854:	ldp	x29, x30, [sp], #32
   26858:	ret
   2685c:	sub	sp, sp, #0x150
   26860:	stp	x29, x30, [sp, #272]
   26864:	add	x29, sp, #0x110
   26868:	mov	x8, #0xffffffffffffffd8    	// #-40
   2686c:	mov	x9, sp
   26870:	add	x10, sp, #0x88
   26874:	movk	x8, #0xff80, lsl #32
   26878:	add	x11, x29, #0x40
   2687c:	add	x9, x9, #0x80
   26880:	add	x10, x10, #0x28
   26884:	stp	x9, x8, [x29, #-48]
   26888:	stp	x11, x10, [x29, #-64]
   2688c:	stp	q1, q2, [sp, #16]
   26890:	str	q0, [sp]
   26894:	ldp	q0, q1, [x29, #-64]
   26898:	stp	x28, x23, [sp, #288]
   2689c:	stp	x22, x21, [sp, #304]
   268a0:	stp	x20, x19, [sp, #320]
   268a4:	mov	x23, x2
   268a8:	mov	x19, x1
   268ac:	mov	x20, x0
   268b0:	stp	x3, x4, [sp, #136]
   268b4:	stp	x5, x6, [sp, #152]
   268b8:	str	x7, [sp, #168]
   268bc:	stp	q3, q4, [sp, #48]
   268c0:	stp	q5, q6, [sp, #80]
   268c4:	str	q7, [sp, #112]
   268c8:	stp	q0, q1, [x29, #-96]
   268cc:	bl	7ca0 <__errno_location@plt>
   268d0:	str	wzr, [x0]
   268d4:	ldp	q0, q1, [x29, #-96]
   268d8:	add	x22, x20, #0x20
   268dc:	mov	x21, x0
   268e0:	sub	x3, x29, #0x20
   268e4:	mov	w1, #0x1000                	// #4096
   268e8:	mov	x0, x22
   268ec:	mov	x2, x23
   268f0:	stp	q0, q1, [x29, #-32]
   268f4:	bl	7b80 <vsnprintf@plt>
   268f8:	tbnz	w0, #31, 2690c <scols_init_debug@@SMARTCOLS_2.25+0x12d38>
   268fc:	cmp	w0, #0x1, lsl #12
   26900:	b.cc	2693c <scols_init_debug@@SMARTCOLS_2.25+0x12d68>  // b.lo, b.ul, b.last
   26904:	mov	w8, #0x24                  	// #36
   26908:	b	26918 <scols_init_debug@@SMARTCOLS_2.25+0x12d44>
   2690c:	ldr	w8, [x21]
   26910:	cbnz	w8, 2691c <scols_init_debug@@SMARTCOLS_2.25+0x12d48>
   26914:	mov	w8, #0x16                  	// #22
   26918:	str	w8, [x21]
   2691c:	ldr	w8, [x21]
   26920:	neg	w0, w8
   26924:	ldp	x20, x19, [sp, #320]
   26928:	ldp	x22, x21, [sp, #304]
   2692c:	ldp	x28, x23, [sp, #288]
   26930:	ldp	x29, x30, [sp, #272]
   26934:	add	sp, sp, #0x150
   26938:	ret
   2693c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26940:	add	x2, x2, #0x47c
   26944:	sub	x3, x29, #0x20
   26948:	mov	x0, x20
   2694c:	mov	x1, x22
   26950:	stur	xzr, [x29, #-32]
   26954:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26958:	cmp	w0, #0x1
   2695c:	b.ne	26974 <scols_init_debug@@SMARTCOLS_2.25+0x12da0>  // b.any
   26960:	mov	w0, wzr
   26964:	cbz	x19, 26924 <scols_init_debug@@SMARTCOLS_2.25+0x12d50>
   26968:	ldur	x8, [x29, #-32]
   2696c:	str	x8, [x19]
   26970:	b	26924 <scols_init_debug@@SMARTCOLS_2.25+0x12d50>
   26974:	mov	w0, #0xffffffff            	// #-1
   26978:	b	26924 <scols_init_debug@@SMARTCOLS_2.25+0x12d50>
   2697c:	stp	x29, x30, [sp, #-32]!
   26980:	mov	x29, sp
   26984:	mov	x8, x2
   26988:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2698c:	str	x19, [sp, #16]
   26990:	mov	x19, x1
   26994:	add	x2, x2, #0x162
   26998:	add	x3, x29, #0x18
   2699c:	mov	x1, x8
   269a0:	str	xzr, [x29, #24]
   269a4:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   269a8:	cmp	w0, #0x1
   269ac:	b.ne	269cc <scols_init_debug@@SMARTCOLS_2.25+0x12df8>  // b.any
   269b0:	mov	w0, wzr
   269b4:	cbz	x19, 269c0 <scols_init_debug@@SMARTCOLS_2.25+0x12dec>
   269b8:	ldr	x8, [x29, #24]
   269bc:	str	x8, [x19]
   269c0:	ldr	x19, [sp, #16]
   269c4:	ldp	x29, x30, [sp], #32
   269c8:	ret
   269cc:	mov	w0, #0xffffffff            	// #-1
   269d0:	ldr	x19, [sp, #16]
   269d4:	ldp	x29, x30, [sp], #32
   269d8:	ret
   269dc:	sub	sp, sp, #0x150
   269e0:	stp	x29, x30, [sp, #272]
   269e4:	add	x29, sp, #0x110
   269e8:	mov	x8, #0xffffffffffffffd8    	// #-40
   269ec:	mov	x9, sp
   269f0:	add	x10, sp, #0x88
   269f4:	movk	x8, #0xff80, lsl #32
   269f8:	add	x11, x29, #0x40
   269fc:	add	x9, x9, #0x80
   26a00:	add	x10, x10, #0x28
   26a04:	stp	x9, x8, [x29, #-48]
   26a08:	stp	x11, x10, [x29, #-64]
   26a0c:	stp	q1, q2, [sp, #16]
   26a10:	str	q0, [sp]
   26a14:	ldp	q0, q1, [x29, #-64]
   26a18:	stp	x28, x23, [sp, #288]
   26a1c:	stp	x22, x21, [sp, #304]
   26a20:	stp	x20, x19, [sp, #320]
   26a24:	mov	x23, x2
   26a28:	mov	x19, x1
   26a2c:	mov	x20, x0
   26a30:	stp	x3, x4, [sp, #136]
   26a34:	stp	x5, x6, [sp, #152]
   26a38:	str	x7, [sp, #168]
   26a3c:	stp	q3, q4, [sp, #48]
   26a40:	stp	q5, q6, [sp, #80]
   26a44:	str	q7, [sp, #112]
   26a48:	stp	q0, q1, [x29, #-96]
   26a4c:	bl	7ca0 <__errno_location@plt>
   26a50:	str	wzr, [x0]
   26a54:	ldp	q0, q1, [x29, #-96]
   26a58:	add	x22, x20, #0x20
   26a5c:	mov	x21, x0
   26a60:	sub	x3, x29, #0x20
   26a64:	mov	w1, #0x1000                	// #4096
   26a68:	mov	x0, x22
   26a6c:	mov	x2, x23
   26a70:	stp	q0, q1, [x29, #-32]
   26a74:	bl	7b80 <vsnprintf@plt>
   26a78:	tbnz	w0, #31, 26a8c <scols_init_debug@@SMARTCOLS_2.25+0x12eb8>
   26a7c:	cmp	w0, #0x1, lsl #12
   26a80:	b.cc	26abc <scols_init_debug@@SMARTCOLS_2.25+0x12ee8>  // b.lo, b.ul, b.last
   26a84:	mov	w8, #0x24                  	// #36
   26a88:	b	26a98 <scols_init_debug@@SMARTCOLS_2.25+0x12ec4>
   26a8c:	ldr	w8, [x21]
   26a90:	cbnz	w8, 26a9c <scols_init_debug@@SMARTCOLS_2.25+0x12ec8>
   26a94:	mov	w8, #0x16                  	// #22
   26a98:	str	w8, [x21]
   26a9c:	ldr	w8, [x21]
   26aa0:	neg	w0, w8
   26aa4:	ldp	x20, x19, [sp, #320]
   26aa8:	ldp	x22, x21, [sp, #304]
   26aac:	ldp	x28, x23, [sp, #288]
   26ab0:	ldp	x29, x30, [sp, #272]
   26ab4:	add	sp, sp, #0x150
   26ab8:	ret
   26abc:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   26ac0:	add	x2, x2, #0x162
   26ac4:	sub	x3, x29, #0x20
   26ac8:	mov	x0, x20
   26acc:	mov	x1, x22
   26ad0:	stur	xzr, [x29, #-32]
   26ad4:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26ad8:	cmp	w0, #0x1
   26adc:	b.ne	26af4 <scols_init_debug@@SMARTCOLS_2.25+0x12f20>  // b.any
   26ae0:	mov	w0, wzr
   26ae4:	cbz	x19, 26aa4 <scols_init_debug@@SMARTCOLS_2.25+0x12ed0>
   26ae8:	ldur	x8, [x29, #-32]
   26aec:	str	x8, [x19]
   26af0:	b	26aa4 <scols_init_debug@@SMARTCOLS_2.25+0x12ed0>
   26af4:	mov	w0, #0xffffffff            	// #-1
   26af8:	b	26aa4 <scols_init_debug@@SMARTCOLS_2.25+0x12ed0>
   26afc:	stp	x29, x30, [sp, #-32]!
   26b00:	mov	x29, sp
   26b04:	mov	x8, x2
   26b08:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   26b0c:	str	x19, [sp, #16]
   26b10:	mov	x19, x1
   26b14:	add	x2, x2, #0xdbb
   26b18:	add	x3, x29, #0x1c
   26b1c:	mov	x1, x8
   26b20:	str	wzr, [x29, #28]
   26b24:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26b28:	cmp	w0, #0x1
   26b2c:	b.ne	26b4c <scols_init_debug@@SMARTCOLS_2.25+0x12f78>  // b.any
   26b30:	mov	w0, wzr
   26b34:	cbz	x19, 26b40 <scols_init_debug@@SMARTCOLS_2.25+0x12f6c>
   26b38:	ldr	w8, [x29, #28]
   26b3c:	str	w8, [x19]
   26b40:	ldr	x19, [sp, #16]
   26b44:	ldp	x29, x30, [sp], #32
   26b48:	ret
   26b4c:	mov	w0, #0xffffffff            	// #-1
   26b50:	ldr	x19, [sp, #16]
   26b54:	ldp	x29, x30, [sp], #32
   26b58:	ret
   26b5c:	sub	sp, sp, #0x150
   26b60:	stp	x29, x30, [sp, #272]
   26b64:	add	x29, sp, #0x110
   26b68:	mov	x8, #0xffffffffffffffd8    	// #-40
   26b6c:	mov	x9, sp
   26b70:	add	x10, sp, #0x88
   26b74:	movk	x8, #0xff80, lsl #32
   26b78:	add	x11, x29, #0x40
   26b7c:	add	x9, x9, #0x80
   26b80:	add	x10, x10, #0x28
   26b84:	stp	x9, x8, [x29, #-48]
   26b88:	stp	x11, x10, [x29, #-64]
   26b8c:	stp	q1, q2, [sp, #16]
   26b90:	str	q0, [sp]
   26b94:	ldp	q0, q1, [x29, #-64]
   26b98:	stp	x28, x23, [sp, #288]
   26b9c:	stp	x22, x21, [sp, #304]
   26ba0:	stp	x20, x19, [sp, #320]
   26ba4:	mov	x23, x2
   26ba8:	mov	x19, x1
   26bac:	mov	x20, x0
   26bb0:	stp	x3, x4, [sp, #136]
   26bb4:	stp	x5, x6, [sp, #152]
   26bb8:	str	x7, [sp, #168]
   26bbc:	stp	q3, q4, [sp, #48]
   26bc0:	stp	q5, q6, [sp, #80]
   26bc4:	str	q7, [sp, #112]
   26bc8:	stp	q0, q1, [x29, #-96]
   26bcc:	bl	7ca0 <__errno_location@plt>
   26bd0:	str	wzr, [x0]
   26bd4:	ldp	q0, q1, [x29, #-96]
   26bd8:	add	x22, x20, #0x20
   26bdc:	mov	x21, x0
   26be0:	sub	x3, x29, #0x20
   26be4:	mov	w1, #0x1000                	// #4096
   26be8:	mov	x0, x22
   26bec:	mov	x2, x23
   26bf0:	stp	q0, q1, [x29, #-32]
   26bf4:	bl	7b80 <vsnprintf@plt>
   26bf8:	tbnz	w0, #31, 26c0c <scols_init_debug@@SMARTCOLS_2.25+0x13038>
   26bfc:	cmp	w0, #0x1, lsl #12
   26c00:	b.cc	26c3c <scols_init_debug@@SMARTCOLS_2.25+0x13068>  // b.lo, b.ul, b.last
   26c04:	mov	w8, #0x24                  	// #36
   26c08:	b	26c18 <scols_init_debug@@SMARTCOLS_2.25+0x13044>
   26c0c:	ldr	w8, [x21]
   26c10:	cbnz	w8, 26c1c <scols_init_debug@@SMARTCOLS_2.25+0x13048>
   26c14:	mov	w8, #0x16                  	// #22
   26c18:	str	w8, [x21]
   26c1c:	ldr	w8, [x21]
   26c20:	neg	w0, w8
   26c24:	ldp	x20, x19, [sp, #320]
   26c28:	ldp	x22, x21, [sp, #304]
   26c2c:	ldp	x28, x23, [sp, #288]
   26c30:	ldp	x29, x30, [sp, #272]
   26c34:	add	sp, sp, #0x150
   26c38:	ret
   26c3c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   26c40:	add	x2, x2, #0xdbb
   26c44:	sub	x3, x29, #0x20
   26c48:	mov	x0, x20
   26c4c:	mov	x1, x22
   26c50:	stur	wzr, [x29, #-32]
   26c54:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26c58:	cmp	w0, #0x1
   26c5c:	b.ne	26c74 <scols_init_debug@@SMARTCOLS_2.25+0x130a0>  // b.any
   26c60:	mov	w0, wzr
   26c64:	cbz	x19, 26c24 <scols_init_debug@@SMARTCOLS_2.25+0x13050>
   26c68:	ldur	w8, [x29, #-32]
   26c6c:	str	w8, [x19]
   26c70:	b	26c24 <scols_init_debug@@SMARTCOLS_2.25+0x13050>
   26c74:	mov	w0, #0xffffffff            	// #-1
   26c78:	b	26c24 <scols_init_debug@@SMARTCOLS_2.25+0x13050>
   26c7c:	stp	x29, x30, [sp, #-32]!
   26c80:	mov	x29, sp
   26c84:	mov	x8, x2
   26c88:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26c8c:	str	x19, [sp, #16]
   26c90:	mov	x19, x1
   26c94:	add	x2, x2, #0x598
   26c98:	add	x3, x29, #0x1c
   26c9c:	mov	x1, x8
   26ca0:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26ca4:	cmp	w0, #0x1
   26ca8:	b.ne	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x130f4>  // b.any
   26cac:	mov	w0, wzr
   26cb0:	cbz	x19, 26cbc <scols_init_debug@@SMARTCOLS_2.25+0x130e8>
   26cb4:	ldr	w8, [x29, #28]
   26cb8:	str	w8, [x19]
   26cbc:	ldr	x19, [sp, #16]
   26cc0:	ldp	x29, x30, [sp], #32
   26cc4:	ret
   26cc8:	mov	w0, #0xffffffff            	// #-1
   26ccc:	ldr	x19, [sp, #16]
   26cd0:	ldp	x29, x30, [sp], #32
   26cd4:	ret
   26cd8:	sub	sp, sp, #0x150
   26cdc:	stp	x29, x30, [sp, #272]
   26ce0:	add	x29, sp, #0x110
   26ce4:	mov	x8, #0xffffffffffffffd8    	// #-40
   26ce8:	mov	x9, sp
   26cec:	add	x10, sp, #0x88
   26cf0:	movk	x8, #0xff80, lsl #32
   26cf4:	add	x11, x29, #0x40
   26cf8:	add	x9, x9, #0x80
   26cfc:	add	x10, x10, #0x28
   26d00:	stp	x9, x8, [x29, #-48]
   26d04:	stp	x11, x10, [x29, #-64]
   26d08:	stp	q1, q2, [sp, #16]
   26d0c:	str	q0, [sp]
   26d10:	ldp	q0, q1, [x29, #-64]
   26d14:	stp	x28, x23, [sp, #288]
   26d18:	stp	x22, x21, [sp, #304]
   26d1c:	stp	x20, x19, [sp, #320]
   26d20:	mov	x23, x2
   26d24:	mov	x19, x1
   26d28:	mov	x20, x0
   26d2c:	stp	x3, x4, [sp, #136]
   26d30:	stp	x5, x6, [sp, #152]
   26d34:	str	x7, [sp, #168]
   26d38:	stp	q3, q4, [sp, #48]
   26d3c:	stp	q5, q6, [sp, #80]
   26d40:	str	q7, [sp, #112]
   26d44:	stp	q0, q1, [x29, #-96]
   26d48:	bl	7ca0 <__errno_location@plt>
   26d4c:	str	wzr, [x0]
   26d50:	ldp	q0, q1, [x29, #-96]
   26d54:	add	x22, x20, #0x20
   26d58:	mov	x21, x0
   26d5c:	sub	x3, x29, #0x20
   26d60:	mov	w1, #0x1000                	// #4096
   26d64:	mov	x0, x22
   26d68:	mov	x2, x23
   26d6c:	stp	q0, q1, [x29, #-32]
   26d70:	bl	7b80 <vsnprintf@plt>
   26d74:	tbnz	w0, #31, 26d88 <scols_init_debug@@SMARTCOLS_2.25+0x131b4>
   26d78:	cmp	w0, #0x1, lsl #12
   26d7c:	b.cc	26db8 <scols_init_debug@@SMARTCOLS_2.25+0x131e4>  // b.lo, b.ul, b.last
   26d80:	mov	w8, #0x24                  	// #36
   26d84:	b	26d94 <scols_init_debug@@SMARTCOLS_2.25+0x131c0>
   26d88:	ldr	w8, [x21]
   26d8c:	cbnz	w8, 26d98 <scols_init_debug@@SMARTCOLS_2.25+0x131c4>
   26d90:	mov	w8, #0x16                  	// #22
   26d94:	str	w8, [x21]
   26d98:	ldr	w8, [x21]
   26d9c:	neg	w0, w8
   26da0:	ldp	x20, x19, [sp, #320]
   26da4:	ldp	x22, x21, [sp, #304]
   26da8:	ldp	x28, x23, [sp, #288]
   26dac:	ldp	x29, x30, [sp, #272]
   26db0:	add	sp, sp, #0x150
   26db4:	ret
   26db8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26dbc:	add	x2, x2, #0x598
   26dc0:	sub	x3, x29, #0x20
   26dc4:	mov	x0, x20
   26dc8:	mov	x1, x22
   26dcc:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26dd0:	cmp	w0, #0x1
   26dd4:	b.ne	26dec <scols_init_debug@@SMARTCOLS_2.25+0x13218>  // b.any
   26dd8:	mov	w0, wzr
   26ddc:	cbz	x19, 26da0 <scols_init_debug@@SMARTCOLS_2.25+0x131cc>
   26de0:	ldur	w8, [x29, #-32]
   26de4:	str	w8, [x19]
   26de8:	b	26da0 <scols_init_debug@@SMARTCOLS_2.25+0x131cc>
   26dec:	mov	w0, #0xffffffff            	// #-1
   26df0:	b	26da0 <scols_init_debug@@SMARTCOLS_2.25+0x131cc>
   26df4:	stp	x29, x30, [sp, #-32]!
   26df8:	mov	x29, sp
   26dfc:	mov	x8, x2
   26e00:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26e04:	str	x19, [sp, #16]
   26e08:	mov	x19, x1
   26e0c:	add	x2, x2, #0x4e5
   26e10:	add	x3, x29, #0x1c
   26e14:	add	x4, x29, #0x18
   26e18:	mov	x1, x8
   26e1c:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26e20:	cmp	w0, #0x2
   26e24:	b.ne	26e68 <scols_init_debug@@SMARTCOLS_2.25+0x13294>  // b.any
   26e28:	mov	w0, wzr
   26e2c:	cbz	x19, 26e5c <scols_init_debug@@SMARTCOLS_2.25+0x13288>
   26e30:	ldp	w9, w8, [x29, #24]
   26e34:	lsl	w10, w8, #8
   26e38:	and	w8, w8, #0xfffff000
   26e3c:	and	x10, x10, #0xfff00
   26e40:	lsr	x8, x8, #12
   26e44:	and	x11, x9, #0xffffff00
   26e48:	bfi	x10, x8, #44, #20
   26e4c:	bfxil	x10, x9, #0, #8
   26e50:	lsr	x8, x11, #8
   26e54:	bfi	x10, x8, #20, #24
   26e58:	str	x10, [x19]
   26e5c:	ldr	x19, [sp, #16]
   26e60:	ldp	x29, x30, [sp], #32
   26e64:	ret
   26e68:	mov	w0, #0xffffffff            	// #-1
   26e6c:	ldr	x19, [sp, #16]
   26e70:	ldp	x29, x30, [sp], #32
   26e74:	ret
   26e78:	sub	sp, sp, #0x150
   26e7c:	stp	x29, x30, [sp, #272]
   26e80:	add	x29, sp, #0x110
   26e84:	mov	x8, #0xffffffffffffffd8    	// #-40
   26e88:	mov	x9, sp
   26e8c:	add	x10, sp, #0x88
   26e90:	movk	x8, #0xff80, lsl #32
   26e94:	add	x11, x29, #0x40
   26e98:	add	x9, x9, #0x80
   26e9c:	add	x10, x10, #0x28
   26ea0:	stp	x9, x8, [x29, #-48]
   26ea4:	stp	x11, x10, [x29, #-64]
   26ea8:	stp	q1, q2, [sp, #16]
   26eac:	str	q0, [sp]
   26eb0:	ldp	q0, q1, [x29, #-64]
   26eb4:	stp	x28, x23, [sp, #288]
   26eb8:	stp	x22, x21, [sp, #304]
   26ebc:	stp	x20, x19, [sp, #320]
   26ec0:	mov	x23, x2
   26ec4:	mov	x19, x1
   26ec8:	mov	x20, x0
   26ecc:	stp	x3, x4, [sp, #136]
   26ed0:	stp	x5, x6, [sp, #152]
   26ed4:	str	x7, [sp, #168]
   26ed8:	stp	q3, q4, [sp, #48]
   26edc:	stp	q5, q6, [sp, #80]
   26ee0:	str	q7, [sp, #112]
   26ee4:	stp	q0, q1, [x29, #-96]
   26ee8:	bl	7ca0 <__errno_location@plt>
   26eec:	str	wzr, [x0]
   26ef0:	ldp	q0, q1, [x29, #-96]
   26ef4:	add	x22, x20, #0x20
   26ef8:	mov	x21, x0
   26efc:	sub	x3, x29, #0x20
   26f00:	mov	w1, #0x1000                	// #4096
   26f04:	mov	x0, x22
   26f08:	mov	x2, x23
   26f0c:	stp	q0, q1, [x29, #-32]
   26f10:	bl	7b80 <vsnprintf@plt>
   26f14:	tbnz	w0, #31, 26f28 <scols_init_debug@@SMARTCOLS_2.25+0x13354>
   26f18:	cmp	w0, #0x1, lsl #12
   26f1c:	b.cc	26f58 <scols_init_debug@@SMARTCOLS_2.25+0x13384>  // b.lo, b.ul, b.last
   26f20:	mov	w8, #0x24                  	// #36
   26f24:	b	26f34 <scols_init_debug@@SMARTCOLS_2.25+0x13360>
   26f28:	ldr	w8, [x21]
   26f2c:	cbnz	w8, 26f38 <scols_init_debug@@SMARTCOLS_2.25+0x13364>
   26f30:	mov	w8, #0x16                  	// #22
   26f34:	str	w8, [x21]
   26f38:	ldr	w8, [x21]
   26f3c:	neg	w0, w8
   26f40:	ldp	x20, x19, [sp, #320]
   26f44:	ldp	x22, x21, [sp, #304]
   26f48:	ldp	x28, x23, [sp, #288]
   26f4c:	ldp	x29, x30, [sp, #272]
   26f50:	add	sp, sp, #0x150
   26f54:	ret
   26f58:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   26f5c:	add	x2, x2, #0x4e5
   26f60:	sub	x3, x29, #0x20
   26f64:	sub	x4, x29, #0x60
   26f68:	mov	x0, x20
   26f6c:	mov	x1, x22
   26f70:	bl	26570 <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   26f74:	cmp	w0, #0x2
   26f78:	b.ne	26fb8 <scols_init_debug@@SMARTCOLS_2.25+0x133e4>  // b.any
   26f7c:	mov	w0, wzr
   26f80:	cbz	x19, 26f40 <scols_init_debug@@SMARTCOLS_2.25+0x1336c>
   26f84:	ldur	w8, [x29, #-32]
   26f88:	ldur	w9, [x29, #-96]
   26f8c:	lsl	w10, w8, #8
   26f90:	and	w8, w8, #0xfffff000
   26f94:	and	x10, x10, #0xfff00
   26f98:	lsr	x8, x8, #12
   26f9c:	and	x11, x9, #0xffffff00
   26fa0:	bfi	x10, x8, #44, #20
   26fa4:	bfxil	x10, x9, #0, #8
   26fa8:	lsr	x8, x11, #8
   26fac:	bfi	x10, x8, #20, #24
   26fb0:	str	x10, [x19]
   26fb4:	b	26f40 <scols_init_debug@@SMARTCOLS_2.25+0x1336c>
   26fb8:	mov	w0, #0xffffffff            	// #-1
   26fbc:	b	26f40 <scols_init_debug@@SMARTCOLS_2.25+0x1336c>
   26fc0:	sub	sp, sp, #0x50
   26fc4:	stp	x20, x19, [sp, #64]
   26fc8:	mov	x20, x1
   26fcc:	mov	w1, #0x1                   	// #1
   26fd0:	movk	w1, #0x8, lsl #16
   26fd4:	stp	x29, x30, [sp, #32]
   26fd8:	stp	x22, x21, [sp, #48]
   26fdc:	add	x29, sp, #0x20
   26fe0:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   26fe4:	tbnz	w0, #31, 27094 <scols_init_debug@@SMARTCOLS_2.25+0x134c0>
   26fe8:	mov	w19, w0
   26fec:	mov	x0, x20
   26ff0:	bl	7030 <strlen@plt>
   26ff4:	mov	x22, x0
   26ff8:	bl	7ca0 <__errno_location@plt>
   26ffc:	mov	x21, x0
   27000:	cbz	x22, 2707c <scols_init_debug@@SMARTCOLS_2.25+0x134a8>
   27004:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   27008:	ldr	q0, [x8, #2240]
   2700c:	str	q0, [sp]
   27010:	b	27018 <scols_init_debug@@SMARTCOLS_2.25+0x13444>
   27014:	cbz	x22, 2707c <scols_init_debug@@SMARTCOLS_2.25+0x134a8>
   27018:	mov	w0, w19
   2701c:	mov	x1, x20
   27020:	mov	x2, x22
   27024:	str	wzr, [x21]
   27028:	bl	7700 <write@plt>
   2702c:	cmp	x0, #0x1
   27030:	b.lt	27048 <scols_init_debug@@SMARTCOLS_2.25+0x13474>  // b.tstop
   27034:	ldr	w8, [x21]
   27038:	subs	x22, x22, x0
   2703c:	add	x9, x20, x0
   27040:	csel	x20, x20, x9, eq  // eq = none
   27044:	b	2705c <scols_init_debug@@SMARTCOLS_2.25+0x13488>
   27048:	ldr	w8, [x21]
   2704c:	cmp	w8, #0xb
   27050:	b.eq	2705c <scols_init_debug@@SMARTCOLS_2.25+0x13488>  // b.none
   27054:	cmp	w8, #0x4
   27058:	b.ne	270b8 <scols_init_debug@@SMARTCOLS_2.25+0x134e4>  // b.any
   2705c:	cmp	w8, #0xb
   27060:	b.ne	27014 <scols_init_debug@@SMARTCOLS_2.25+0x13440>  // b.any
   27064:	ldr	q0, [sp]
   27068:	add	x0, sp, #0x10
   2706c:	mov	x1, xzr
   27070:	str	q0, [sp, #16]
   27074:	bl	78c0 <nanosleep@plt>
   27078:	b	27014 <scols_init_debug@@SMARTCOLS_2.25+0x13440>
   2707c:	mov	w20, wzr
   27080:	ldr	w22, [x21]
   27084:	mov	w0, w19
   27088:	bl	7690 <close@plt>
   2708c:	str	w22, [x21]
   27090:	b	270a0 <scols_init_debug@@SMARTCOLS_2.25+0x134cc>
   27094:	bl	7ca0 <__errno_location@plt>
   27098:	ldr	w8, [x0]
   2709c:	neg	w20, w8
   270a0:	mov	w0, w20
   270a4:	ldp	x20, x19, [sp, #64]
   270a8:	ldp	x22, x21, [sp, #48]
   270ac:	ldp	x29, x30, [sp, #32]
   270b0:	add	sp, sp, #0x50
   270b4:	ret
   270b8:	mov	w20, #0xffffffff            	// #-1
   270bc:	b	27080 <scols_init_debug@@SMARTCOLS_2.25+0x134ac>
   270c0:	sub	sp, sp, #0x150
   270c4:	stp	x29, x30, [sp, #272]
   270c8:	add	x29, sp, #0x110
   270cc:	mov	x8, #0xffffffffffffffd8    	// #-40
   270d0:	mov	x9, sp
   270d4:	add	x10, sp, #0x88
   270d8:	movk	x8, #0xff80, lsl #32
   270dc:	add	x11, x29, #0x40
   270e0:	add	x9, x9, #0x80
   270e4:	add	x10, x10, #0x28
   270e8:	stp	x9, x8, [x29, #-48]
   270ec:	stp	x11, x10, [x29, #-64]
   270f0:	stp	q1, q2, [sp, #16]
   270f4:	str	q0, [sp]
   270f8:	ldp	q0, q1, [x29, #-64]
   270fc:	stp	x28, x23, [sp, #288]
   27100:	stp	x22, x21, [sp, #304]
   27104:	stp	x20, x19, [sp, #320]
   27108:	mov	x23, x2
   2710c:	mov	x19, x1
   27110:	mov	x20, x0
   27114:	stp	x3, x4, [sp, #136]
   27118:	stp	x5, x6, [sp, #152]
   2711c:	str	x7, [sp, #168]
   27120:	stp	q3, q4, [sp, #48]
   27124:	stp	q5, q6, [sp, #80]
   27128:	str	q7, [sp, #112]
   2712c:	stp	q0, q1, [x29, #-96]
   27130:	bl	7ca0 <__errno_location@plt>
   27134:	str	wzr, [x0]
   27138:	ldp	q0, q1, [x29, #-96]
   2713c:	add	x22, x20, #0x20
   27140:	mov	x21, x0
   27144:	sub	x3, x29, #0x20
   27148:	mov	w1, #0x1000                	// #4096
   2714c:	mov	x0, x22
   27150:	mov	x2, x23
   27154:	stp	q0, q1, [x29, #-32]
   27158:	bl	7b80 <vsnprintf@plt>
   2715c:	tbnz	w0, #31, 27170 <scols_init_debug@@SMARTCOLS_2.25+0x1359c>
   27160:	cmp	w0, #0x1, lsl #12
   27164:	b.cc	2718c <scols_init_debug@@SMARTCOLS_2.25+0x135b8>  // b.lo, b.ul, b.last
   27168:	mov	w8, #0x24                  	// #36
   2716c:	b	2717c <scols_init_debug@@SMARTCOLS_2.25+0x135a8>
   27170:	ldr	w8, [x21]
   27174:	cbnz	w8, 27180 <scols_init_debug@@SMARTCOLS_2.25+0x135ac>
   27178:	mov	w8, #0x16                  	// #22
   2717c:	str	w8, [x21]
   27180:	ldr	w8, [x21]
   27184:	neg	w0, w8
   27188:	b	2719c <scols_init_debug@@SMARTCOLS_2.25+0x135c8>
   2718c:	mov	x0, x20
   27190:	mov	x1, x19
   27194:	mov	x2, x22
   27198:	bl	26fc0 <scols_init_debug@@SMARTCOLS_2.25+0x133ec>
   2719c:	ldp	x20, x19, [sp, #320]
   271a0:	ldp	x22, x21, [sp, #304]
   271a4:	ldp	x28, x23, [sp, #288]
   271a8:	ldp	x29, x30, [sp, #272]
   271ac:	add	sp, sp, #0x150
   271b0:	ret
   271b4:	sub	sp, sp, #0x70
   271b8:	stp	x20, x19, [sp, #96]
   271bc:	mov	x20, x1
   271c0:	mov	w1, #0x1                   	// #1
   271c4:	movk	w1, #0x8, lsl #16
   271c8:	stp	x29, x30, [sp, #64]
   271cc:	stp	x22, x21, [sp, #80]
   271d0:	add	x29, sp, #0x40
   271d4:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   271d8:	tbnz	w0, #31, 2720c <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   271dc:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   271e0:	mov	w19, w0
   271e4:	add	x2, x2, #0x47c
   271e8:	add	x0, sp, #0x18
   271ec:	mov	w1, #0x16                  	// #22
   271f0:	mov	x3, x20
   271f4:	bl	7300 <snprintf@plt>
   271f8:	cmp	w0, #0x16
   271fc:	b.cc	2721c <scols_init_debug@@SMARTCOLS_2.25+0x13648>  // b.lo, b.ul, b.last
   27200:	tbnz	w0, #31, 272b0 <scols_init_debug@@SMARTCOLS_2.25+0x136dc>
   27204:	mov	w20, #0xfffffff9            	// #-7
   27208:	b	272c4 <scols_init_debug@@SMARTCOLS_2.25+0x136f0>
   2720c:	bl	7ca0 <__errno_location@plt>
   27210:	ldr	w8, [x0]
   27214:	neg	w20, w8
   27218:	b	272dc <scols_init_debug@@SMARTCOLS_2.25+0x13708>
   2721c:	cbz	w0, 272a8 <scols_init_debug@@SMARTCOLS_2.25+0x136d4>
   27220:	add	x20, sp, #0x18
   27224:	mov	w21, w0
   27228:	bl	7ca0 <__errno_location@plt>
   2722c:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   27230:	ldr	q0, [x8, #2240]
   27234:	mov	x22, x0
   27238:	str	q0, [sp]
   2723c:	b	27244 <scols_init_debug@@SMARTCOLS_2.25+0x13670>
   27240:	cbz	x21, 272a8 <scols_init_debug@@SMARTCOLS_2.25+0x136d4>
   27244:	mov	w0, w19
   27248:	mov	x1, x20
   2724c:	mov	x2, x21
   27250:	str	wzr, [x22]
   27254:	bl	7700 <write@plt>
   27258:	cmp	x0, #0x1
   2725c:	b.lt	27274 <scols_init_debug@@SMARTCOLS_2.25+0x136a0>  // b.tstop
   27260:	ldr	w8, [x22]
   27264:	subs	x21, x21, x0
   27268:	add	x9, x20, x0
   2726c:	csel	x20, x20, x9, eq  // eq = none
   27270:	b	27288 <scols_init_debug@@SMARTCOLS_2.25+0x136b4>
   27274:	ldr	w8, [x22]
   27278:	cmp	w8, #0xb
   2727c:	b.eq	27288 <scols_init_debug@@SMARTCOLS_2.25+0x136b4>  // b.none
   27280:	cmp	w8, #0x4
   27284:	b.ne	272c0 <scols_init_debug@@SMARTCOLS_2.25+0x136ec>  // b.any
   27288:	cmp	w8, #0xb
   2728c:	b.ne	27240 <scols_init_debug@@SMARTCOLS_2.25+0x1366c>  // b.any
   27290:	ldr	q0, [sp]
   27294:	sub	x0, x29, #0x10
   27298:	mov	x1, xzr
   2729c:	stur	q0, [x29, #-16]
   272a0:	bl	78c0 <nanosleep@plt>
   272a4:	b	27240 <scols_init_debug@@SMARTCOLS_2.25+0x1366c>
   272a8:	mov	w20, wzr
   272ac:	b	272c4 <scols_init_debug@@SMARTCOLS_2.25+0x136f0>
   272b0:	bl	7ca0 <__errno_location@plt>
   272b4:	ldr	w8, [x0]
   272b8:	neg	w20, w8
   272bc:	b	272c4 <scols_init_debug@@SMARTCOLS_2.25+0x136f0>
   272c0:	mov	w20, #0xffffffff            	// #-1
   272c4:	bl	7ca0 <__errno_location@plt>
   272c8:	ldr	w22, [x0]
   272cc:	mov	x21, x0
   272d0:	mov	w0, w19
   272d4:	bl	7690 <close@plt>
   272d8:	str	w22, [x21]
   272dc:	mov	w0, w20
   272e0:	ldp	x20, x19, [sp, #96]
   272e4:	ldp	x22, x21, [sp, #80]
   272e8:	ldp	x29, x30, [sp, #64]
   272ec:	add	sp, sp, #0x70
   272f0:	ret
   272f4:	sub	sp, sp, #0x80
   272f8:	stp	x20, x19, [sp, #112]
   272fc:	mov	x20, x1
   27300:	mov	w1, #0x1                   	// #1
   27304:	movk	w1, #0x8, lsl #16
   27308:	stp	x29, x30, [sp, #80]
   2730c:	stp	x22, x21, [sp, #96]
   27310:	add	x29, sp, #0x50
   27314:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   27318:	tbnz	w0, #31, 2734c <scols_init_debug@@SMARTCOLS_2.25+0x13778>
   2731c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   27320:	mov	w19, w0
   27324:	add	x2, x2, #0x162
   27328:	add	x0, sp, #0x1c
   2732c:	mov	w1, #0x22                  	// #34
   27330:	mov	x3, x20
   27334:	bl	7300 <snprintf@plt>
   27338:	cmp	w0, #0x22
   2733c:	b.cc	2735c <scols_init_debug@@SMARTCOLS_2.25+0x13788>  // b.lo, b.ul, b.last
   27340:	tbnz	w0, #31, 273f0 <scols_init_debug@@SMARTCOLS_2.25+0x1381c>
   27344:	mov	w20, #0xfffffff9            	// #-7
   27348:	b	27404 <scols_init_debug@@SMARTCOLS_2.25+0x13830>
   2734c:	bl	7ca0 <__errno_location@plt>
   27350:	ldr	w8, [x0]
   27354:	neg	w20, w8
   27358:	b	2741c <scols_init_debug@@SMARTCOLS_2.25+0x13848>
   2735c:	cbz	w0, 273e8 <scols_init_debug@@SMARTCOLS_2.25+0x13814>
   27360:	add	x20, sp, #0x1c
   27364:	mov	w21, w0
   27368:	bl	7ca0 <__errno_location@plt>
   2736c:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   27370:	ldr	q0, [x8, #2240]
   27374:	mov	x22, x0
   27378:	str	q0, [sp]
   2737c:	b	27384 <scols_init_debug@@SMARTCOLS_2.25+0x137b0>
   27380:	cbz	x21, 273e8 <scols_init_debug@@SMARTCOLS_2.25+0x13814>
   27384:	mov	w0, w19
   27388:	mov	x1, x20
   2738c:	mov	x2, x21
   27390:	str	wzr, [x22]
   27394:	bl	7700 <write@plt>
   27398:	cmp	x0, #0x1
   2739c:	b.lt	273b4 <scols_init_debug@@SMARTCOLS_2.25+0x137e0>  // b.tstop
   273a0:	ldr	w8, [x22]
   273a4:	subs	x21, x21, x0
   273a8:	add	x9, x20, x0
   273ac:	csel	x20, x20, x9, eq  // eq = none
   273b0:	b	273c8 <scols_init_debug@@SMARTCOLS_2.25+0x137f4>
   273b4:	ldr	w8, [x22]
   273b8:	cmp	w8, #0xb
   273bc:	b.eq	273c8 <scols_init_debug@@SMARTCOLS_2.25+0x137f4>  // b.none
   273c0:	cmp	w8, #0x4
   273c4:	b.ne	27400 <scols_init_debug@@SMARTCOLS_2.25+0x1382c>  // b.any
   273c8:	cmp	w8, #0xb
   273cc:	b.ne	27380 <scols_init_debug@@SMARTCOLS_2.25+0x137ac>  // b.any
   273d0:	ldr	q0, [sp]
   273d4:	sub	x0, x29, #0x10
   273d8:	mov	x1, xzr
   273dc:	stur	q0, [x29, #-16]
   273e0:	bl	78c0 <nanosleep@plt>
   273e4:	b	27380 <scols_init_debug@@SMARTCOLS_2.25+0x137ac>
   273e8:	mov	w20, wzr
   273ec:	b	27404 <scols_init_debug@@SMARTCOLS_2.25+0x13830>
   273f0:	bl	7ca0 <__errno_location@plt>
   273f4:	ldr	w8, [x0]
   273f8:	neg	w20, w8
   273fc:	b	27404 <scols_init_debug@@SMARTCOLS_2.25+0x13830>
   27400:	mov	w20, #0xffffffff            	// #-1
   27404:	bl	7ca0 <__errno_location@plt>
   27408:	ldr	w22, [x0]
   2740c:	mov	x21, x0
   27410:	mov	w0, w19
   27414:	bl	7690 <close@plt>
   27418:	str	w22, [x21]
   2741c:	mov	w0, w20
   27420:	ldp	x20, x19, [sp, #112]
   27424:	ldp	x22, x21, [sp, #96]
   27428:	ldp	x29, x30, [sp, #80]
   2742c:	add	sp, sp, #0x80
   27430:	ret
   27434:	sub	sp, sp, #0x150
   27438:	stp	x29, x30, [sp, #272]
   2743c:	add	x29, sp, #0x110
   27440:	mov	x8, #0xffffffffffffffd8    	// #-40
   27444:	mov	x9, sp
   27448:	add	x10, sp, #0x88
   2744c:	movk	x8, #0xff80, lsl #32
   27450:	add	x11, x29, #0x40
   27454:	add	x9, x9, #0x80
   27458:	add	x10, x10, #0x28
   2745c:	stp	x9, x8, [x29, #-48]
   27460:	stp	x11, x10, [x29, #-64]
   27464:	stp	q1, q2, [sp, #16]
   27468:	str	q0, [sp]
   2746c:	ldp	q0, q1, [x29, #-64]
   27470:	stp	x28, x23, [sp, #288]
   27474:	stp	x22, x21, [sp, #304]
   27478:	stp	x20, x19, [sp, #320]
   2747c:	mov	x23, x2
   27480:	mov	x19, x1
   27484:	mov	x20, x0
   27488:	stp	x3, x4, [sp, #136]
   2748c:	stp	x5, x6, [sp, #152]
   27490:	str	x7, [sp, #168]
   27494:	stp	q3, q4, [sp, #48]
   27498:	stp	q5, q6, [sp, #80]
   2749c:	str	q7, [sp, #112]
   274a0:	stp	q0, q1, [x29, #-96]
   274a4:	bl	7ca0 <__errno_location@plt>
   274a8:	str	wzr, [x0]
   274ac:	ldp	q0, q1, [x29, #-96]
   274b0:	add	x22, x20, #0x20
   274b4:	mov	x21, x0
   274b8:	sub	x3, x29, #0x20
   274bc:	mov	w1, #0x1000                	// #4096
   274c0:	mov	x0, x22
   274c4:	mov	x2, x23
   274c8:	stp	q0, q1, [x29, #-32]
   274cc:	bl	7b80 <vsnprintf@plt>
   274d0:	tbnz	w0, #31, 274e4 <scols_init_debug@@SMARTCOLS_2.25+0x13910>
   274d4:	cmp	w0, #0x1, lsl #12
   274d8:	b.cc	27500 <scols_init_debug@@SMARTCOLS_2.25+0x1392c>  // b.lo, b.ul, b.last
   274dc:	mov	w8, #0x24                  	// #36
   274e0:	b	274f0 <scols_init_debug@@SMARTCOLS_2.25+0x1391c>
   274e4:	ldr	w8, [x21]
   274e8:	cbnz	w8, 274f4 <scols_init_debug@@SMARTCOLS_2.25+0x13920>
   274ec:	mov	w8, #0x16                  	// #22
   274f0:	str	w8, [x21]
   274f4:	ldr	w8, [x21]
   274f8:	neg	w0, w8
   274fc:	b	27510 <scols_init_debug@@SMARTCOLS_2.25+0x1393c>
   27500:	mov	x0, x20
   27504:	mov	x1, x19
   27508:	mov	x2, x22
   2750c:	bl	272f4 <scols_init_debug@@SMARTCOLS_2.25+0x13720>
   27510:	ldp	x20, x19, [sp, #320]
   27514:	ldp	x22, x21, [sp, #304]
   27518:	ldp	x28, x23, [sp, #288]
   2751c:	ldp	x29, x30, [sp, #272]
   27520:	add	sp, sp, #0x150
   27524:	ret
   27528:	stp	x29, x30, [sp, #-64]!
   2752c:	str	x23, [sp, #16]
   27530:	stp	x22, x21, [sp, #32]
   27534:	stp	x20, x19, [sp, #48]
   27538:	mov	x29, sp
   2753c:	bl	25a04 <scols_init_debug@@SMARTCOLS_2.25+0x11e30>
   27540:	cbz	x0, 27600 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   27544:	mov	x19, x0
   27548:	bl	7610 <readdir@plt>
   2754c:	cbz	x0, 275f0 <scols_init_debug@@SMARTCOLS_2.25+0x13a1c>
   27550:	adrp	x20, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   27554:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   27558:	add	x20, x20, #0x18f
   2755c:	add	x21, x21, #0x18e
   27560:	b	27570 <scols_init_debug@@SMARTCOLS_2.25+0x1399c>
   27564:	mov	x0, x19
   27568:	bl	7610 <readdir@plt>
   2756c:	cbz	x0, 275f0 <scols_init_debug@@SMARTCOLS_2.25+0x13a1c>
   27570:	add	x22, x0, #0x13
   27574:	mov	x0, x22
   27578:	mov	x1, x20
   2757c:	bl	77c0 <strcmp@plt>
   27580:	cbz	w0, 27564 <scols_init_debug@@SMARTCOLS_2.25+0x13990>
   27584:	mov	x0, x22
   27588:	mov	x1, x21
   2758c:	bl	77c0 <strcmp@plt>
   27590:	cbz	w0, 27564 <scols_init_debug@@SMARTCOLS_2.25+0x13990>
   27594:	mov	x0, x19
   27598:	bl	7610 <readdir@plt>
   2759c:	mov	w20, #0x1                   	// #1
   275a0:	cbz	x0, 275f4 <scols_init_debug@@SMARTCOLS_2.25+0x13a20>
   275a4:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   275a8:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   275ac:	add	x21, x21, #0x18f
   275b0:	add	x22, x22, #0x18e
   275b4:	b	275c4 <scols_init_debug@@SMARTCOLS_2.25+0x139f0>
   275b8:	mov	x0, x19
   275bc:	bl	7610 <readdir@plt>
   275c0:	cbz	x0, 275f4 <scols_init_debug@@SMARTCOLS_2.25+0x13a20>
   275c4:	add	x23, x0, #0x13
   275c8:	mov	x0, x23
   275cc:	mov	x1, x21
   275d0:	bl	77c0 <strcmp@plt>
   275d4:	cbz	w0, 275b8 <scols_init_debug@@SMARTCOLS_2.25+0x139e4>
   275d8:	mov	x0, x23
   275dc:	mov	x1, x22
   275e0:	bl	77c0 <strcmp@plt>
   275e4:	cbz	w0, 275b8 <scols_init_debug@@SMARTCOLS_2.25+0x139e4>
   275e8:	add	w20, w20, #0x1
   275ec:	b	275b8 <scols_init_debug@@SMARTCOLS_2.25+0x139e4>
   275f0:	mov	w20, wzr
   275f4:	mov	x0, x19
   275f8:	bl	7660 <closedir@plt>
   275fc:	b	27604 <scols_init_debug@@SMARTCOLS_2.25+0x13a30>
   27600:	mov	w20, wzr
   27604:	mov	w0, w20
   27608:	ldp	x20, x19, [sp, #48]
   2760c:	ldp	x22, x21, [sp, #32]
   27610:	ldr	x23, [sp, #16]
   27614:	ldp	x29, x30, [sp], #64
   27618:	ret
   2761c:	sub	sp, sp, #0x150
   27620:	stp	x29, x30, [sp, #272]
   27624:	add	x29, sp, #0x110
   27628:	mov	x8, #0xffffffffffffffd0    	// #-48
   2762c:	mov	x9, sp
   27630:	add	x10, sp, #0x80
   27634:	movk	x8, #0xff80, lsl #32
   27638:	add	x11, x29, #0x40
   2763c:	add	x9, x9, #0x80
   27640:	add	x10, x10, #0x30
   27644:	stp	x9, x8, [x29, #-48]
   27648:	stp	x11, x10, [x29, #-64]
   2764c:	stp	q1, q2, [sp, #16]
   27650:	str	q0, [sp]
   27654:	ldp	q0, q1, [x29, #-64]
   27658:	str	x28, [sp, #288]
   2765c:	stp	x22, x21, [sp, #304]
   27660:	stp	x20, x19, [sp, #320]
   27664:	mov	x22, x1
   27668:	mov	x19, x0
   2766c:	stp	x2, x3, [sp, #128]
   27670:	stp	x4, x5, [sp, #144]
   27674:	stp	x6, x7, [sp, #160]
   27678:	stp	q3, q4, [sp, #48]
   2767c:	stp	q5, q6, [sp, #80]
   27680:	str	q7, [sp, #112]
   27684:	stp	q0, q1, [x29, #-96]
   27688:	bl	7ca0 <__errno_location@plt>
   2768c:	str	wzr, [x0]
   27690:	ldp	q0, q1, [x29, #-96]
   27694:	add	x21, x19, #0x20
   27698:	mov	x20, x0
   2769c:	sub	x3, x29, #0x20
   276a0:	mov	w1, #0x1000                	// #4096
   276a4:	mov	x0, x21
   276a8:	mov	x2, x22
   276ac:	stp	q0, q1, [x29, #-32]
   276b0:	bl	7b80 <vsnprintf@plt>
   276b4:	tbnz	w0, #31, 276c8 <scols_init_debug@@SMARTCOLS_2.25+0x13af4>
   276b8:	cmp	w0, #0x1, lsl #12
   276bc:	b.cc	276e4 <scols_init_debug@@SMARTCOLS_2.25+0x13b10>  // b.lo, b.ul, b.last
   276c0:	mov	w8, #0x24                  	// #36
   276c4:	b	276d4 <scols_init_debug@@SMARTCOLS_2.25+0x13b00>
   276c8:	ldr	w8, [x20]
   276cc:	cbnz	w8, 276d8 <scols_init_debug@@SMARTCOLS_2.25+0x13b04>
   276d0:	mov	w8, #0x16                  	// #22
   276d4:	str	w8, [x20]
   276d8:	ldr	w8, [x20]
   276dc:	neg	w0, w8
   276e0:	b	276f0 <scols_init_debug@@SMARTCOLS_2.25+0x13b1c>
   276e4:	mov	x0, x19
   276e8:	mov	x1, x21
   276ec:	bl	27528 <scols_init_debug@@SMARTCOLS_2.25+0x13954>
   276f0:	ldp	x20, x19, [sp, #320]
   276f4:	ldp	x22, x21, [sp, #304]
   276f8:	ldr	x28, [sp, #288]
   276fc:	ldp	x29, x30, [sp, #272]
   27700:	add	sp, sp, #0x150
   27704:	ret
   27708:	stp	x29, x30, [sp, #-32]!
   2770c:	stp	x28, x19, [sp, #16]
   27710:	mov	x29, sp
   27714:	sub	sp, sp, #0x1, lsl #12
   27718:	cbz	x1, 27754 <scols_init_debug@@SMARTCOLS_2.25+0x13b80>
   2771c:	mov	x19, x2
   27720:	mov	x3, x0
   27724:	cbz	x0, 27768 <scols_init_debug@@SMARTCOLS_2.25+0x13b94>
   27728:	mov	x8, x1
   2772c:	ldrb	w9, [x8], #1
   27730:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27734:	add	x2, x2, #0x3a7
   27738:	mov	x0, sp
   2773c:	cmp	w9, #0x2f
   27740:	csel	x4, x8, x1, eq  // eq = none
   27744:	mov	w1, #0x1000                	// #4096
   27748:	bl	7300 <snprintf@plt>
   2774c:	mov	x0, sp
   27750:	b	2776c <scols_init_debug@@SMARTCOLS_2.25+0x13b98>
   27754:	mov	x0, xzr
   27758:	add	sp, sp, #0x1, lsl #12
   2775c:	ldp	x28, x19, [sp, #16]
   27760:	ldp	x29, x30, [sp], #32
   27764:	ret
   27768:	mov	x0, x1
   2776c:	mov	x1, x19
   27770:	bl	73c0 <fopen@plt>
   27774:	add	sp, sp, #0x1, lsl #12
   27778:	ldp	x28, x19, [sp, #16]
   2777c:	ldp	x29, x30, [sp], #32
   27780:	ret
   27784:	sub	sp, sp, #0xf0
   27788:	stp	x29, x30, [sp, #224]
   2778c:	add	x29, sp, #0xe0
   27790:	mov	x9, #0xffffffffffffffe0    	// #-32
   27794:	mov	x10, sp
   27798:	sub	x11, x29, #0x60
   2779c:	movk	x9, #0xff80, lsl #32
   277a0:	add	x12, x29, #0x10
   277a4:	add	x10, x10, #0x80
   277a8:	add	x11, x11, #0x20
   277ac:	stp	x10, x9, [x29, #-16]
   277b0:	stp	x12, x11, [x29, #-32]
   277b4:	stp	x4, x5, [x29, #-96]
   277b8:	stp	x6, x7, [x29, #-80]
   277bc:	stp	q0, q1, [sp]
   277c0:	ldp	q0, q1, [x29, #-32]
   277c4:	mov	x8, x3
   277c8:	sub	x5, x29, #0x40
   277cc:	mov	w3, wzr
   277d0:	mov	x4, x8
   277d4:	stp	q2, q3, [sp, #32]
   277d8:	stp	q4, q5, [sp, #64]
   277dc:	stp	q6, q7, [sp, #96]
   277e0:	stp	q0, q1, [x29, #-64]
   277e4:	bl	277f4 <scols_init_debug@@SMARTCOLS_2.25+0x13c20>
   277e8:	ldp	x29, x30, [sp, #224]
   277ec:	add	sp, sp, #0xf0
   277f0:	ret
   277f4:	stp	x29, x30, [sp, #-80]!
   277f8:	str	x25, [sp, #16]
   277fc:	stp	x24, x23, [sp, #32]
   27800:	stp	x22, x21, [sp, #48]
   27804:	stp	x20, x19, [sp, #64]
   27808:	mov	x29, sp
   2780c:	sub	sp, sp, #0x20
   27810:	lsl	w8, w2, #3
   27814:	sub	w23, w8, w2
   27818:	sxtw	x8, w23
   2781c:	add	x8, x8, #0xf
   27820:	and	x8, x8, #0xfffffffffffffff0
   27824:	mov	x9, sp
   27828:	mov	w20, w3
   2782c:	mov	w22, w2
   27830:	mov	x19, x1
   27834:	mov	x25, sp
   27838:	sub	x21, x9, x8
   2783c:	mov	sp, x21
   27840:	str	xzr, [x1]
   27844:	ldp	q1, q0, [x5]
   27848:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2784c:	add	x1, x1, #0x8d2
   27850:	sub	x3, x29, #0x20
   27854:	mov	x2, x4
   27858:	stp	q1, q0, [x29, #-32]
   2785c:	bl	25830 <scols_init_debug@@SMARTCOLS_2.25+0x11c5c>
   27860:	cbz	x0, 278d8 <scols_init_debug@@SMARTCOLS_2.25+0x13d04>
   27864:	mov	x24, x0
   27868:	mov	x0, x21
   2786c:	mov	w1, w23
   27870:	mov	x2, x24
   27874:	bl	7dd0 <fgets@plt>
   27878:	cbz	x0, 278e8 <scols_init_debug@@SMARTCOLS_2.25+0x13d14>
   2787c:	mov	x0, x24
   27880:	bl	7370 <fclose@plt>
   27884:	mov	x0, x21
   27888:	bl	7030 <strlen@plt>
   2788c:	sub	x8, x0, #0x1
   27890:	ldrb	w9, [x21, x8]
   27894:	cmp	w9, #0xa
   27898:	b.ne	278a0 <scols_init_debug@@SMARTCOLS_2.25+0x13ccc>  // b.any
   2789c:	strb	wzr, [x21, x8]
   278a0:	sub	x1, x29, #0x20
   278a4:	mov	w0, w22
   278a8:	mov	x2, xzr
   278ac:	bl	23cf4 <scols_init_debug@@SMARTCOLS_2.25+0x10120>
   278b0:	str	x0, [x19]
   278b4:	cbz	x0, 27904 <scols_init_debug@@SMARTCOLS_2.25+0x13d30>
   278b8:	ldur	x2, [x29, #-32]
   278bc:	mov	x1, x0
   278c0:	mov	x0, x21
   278c4:	cbz	w20, 2790c <scols_init_debug@@SMARTCOLS_2.25+0x13d38>
   278c8:	mov	w3, wzr
   278cc:	bl	241c4 <scols_init_debug@@SMARTCOLS_2.25+0x105f0>
   278d0:	cbnz	w0, 27914 <scols_init_debug@@SMARTCOLS_2.25+0x13d40>
   278d4:	b	27920 <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   278d8:	bl	7ca0 <__errno_location@plt>
   278dc:	ldr	w8, [x0]
   278e0:	neg	w0, w8
   278e4:	b	27920 <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   278e8:	bl	7ca0 <__errno_location@plt>
   278ec:	ldr	w23, [x0]
   278f0:	mov	x0, x24
   278f4:	bl	7370 <fclose@plt>
   278f8:	cbz	w23, 27884 <scols_init_debug@@SMARTCOLS_2.25+0x13cb0>
   278fc:	neg	w0, w23
   27900:	b	27920 <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   27904:	mov	w0, #0xfffffff4            	// #-12
   27908:	b	27920 <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   2790c:	bl	2402c <scols_init_debug@@SMARTCOLS_2.25+0x10458>
   27910:	cbz	w0, 27920 <scols_init_debug@@SMARTCOLS_2.25+0x13d4c>
   27914:	ldr	x0, [x19]
   27918:	bl	23d50 <scols_init_debug@@SMARTCOLS_2.25+0x1017c>
   2791c:	mov	w0, #0xffffffea            	// #-22
   27920:	mov	sp, x25
   27924:	mov	sp, x29
   27928:	ldp	x20, x19, [sp, #64]
   2792c:	ldp	x22, x21, [sp, #48]
   27930:	ldp	x24, x23, [sp, #32]
   27934:	ldr	x25, [sp, #16]
   27938:	ldp	x29, x30, [sp], #80
   2793c:	ret
   27940:	sub	sp, sp, #0xf0
   27944:	stp	x29, x30, [sp, #224]
   27948:	add	x29, sp, #0xe0
   2794c:	mov	x9, #0xffffffffffffffe0    	// #-32
   27950:	mov	x10, sp
   27954:	sub	x11, x29, #0x60
   27958:	movk	x9, #0xff80, lsl #32
   2795c:	add	x12, x29, #0x10
   27960:	add	x10, x10, #0x80
   27964:	add	x11, x11, #0x20
   27968:	stp	x10, x9, [x29, #-16]
   2796c:	stp	x12, x11, [x29, #-32]
   27970:	stp	x4, x5, [x29, #-96]
   27974:	stp	x6, x7, [x29, #-80]
   27978:	stp	q0, q1, [sp]
   2797c:	ldp	q0, q1, [x29, #-32]
   27980:	mov	x8, x3
   27984:	sub	x5, x29, #0x40
   27988:	mov	w3, #0x1                   	// #1
   2798c:	mov	x4, x8
   27990:	stp	q2, q3, [sp, #32]
   27994:	stp	q4, q5, [sp, #64]
   27998:	stp	q6, q7, [sp, #96]
   2799c:	stp	q0, q1, [x29, #-64]
   279a0:	bl	277f4 <scols_init_debug@@SMARTCOLS_2.25+0x13c20>
   279a4:	ldp	x29, x30, [sp, #224]
   279a8:	add	sp, sp, #0xf0
   279ac:	ret
   279b0:	stp	x29, x30, [sp, #-32]!
   279b4:	stp	x28, x19, [sp, #16]
   279b8:	mov	x29, sp
   279bc:	sub	sp, sp, #0x1, lsl #12
   279c0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   279c4:	mov	w2, w0
   279c8:	add	x1, x1, #0x480
   279cc:	mov	x0, sp
   279d0:	bl	71f0 <sprintf@plt>
   279d4:	mov	w0, #0x8                   	// #8
   279d8:	bl	7400 <malloc@plt>
   279dc:	mov	x19, x0
   279e0:	cbz	x0, 279f4 <scols_init_debug@@SMARTCOLS_2.25+0x13e20>
   279e4:	mov	x0, sp
   279e8:	bl	7220 <opendir@plt>
   279ec:	str	x0, [x19]
   279f0:	cbnz	x0, 27a00 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>
   279f4:	mov	x0, x19
   279f8:	bl	7850 <free@plt>
   279fc:	mov	x19, xzr
   27a00:	mov	x0, x19
   27a04:	add	sp, sp, #0x1, lsl #12
   27a08:	ldp	x28, x19, [sp, #16]
   27a0c:	ldp	x29, x30, [sp], #32
   27a10:	ret
   27a14:	stp	x29, x30, [sp, #-32]!
   27a18:	str	x19, [sp, #16]
   27a1c:	mov	x19, x0
   27a20:	mov	x29, sp
   27a24:	cbz	x0, 27a34 <scols_init_debug@@SMARTCOLS_2.25+0x13e60>
   27a28:	ldr	x0, [x19]
   27a2c:	cbz	x0, 27a34 <scols_init_debug@@SMARTCOLS_2.25+0x13e60>
   27a30:	bl	7660 <closedir@plt>
   27a34:	mov	x0, x19
   27a38:	ldr	x19, [sp, #16]
   27a3c:	ldp	x29, x30, [sp], #32
   27a40:	b	7850 <free@plt>
   27a44:	sub	sp, sp, #0x40
   27a48:	stp	x20, x19, [sp, #48]
   27a4c:	mov	x20, x0
   27a50:	mov	w0, #0xffffffea            	// #-22
   27a54:	stp	x29, x30, [sp, #16]
   27a58:	stp	x22, x21, [sp, #32]
   27a5c:	add	x29, sp, #0x10
   27a60:	cbz	x20, 27b04 <scols_init_debug@@SMARTCOLS_2.25+0x13f30>
   27a64:	mov	x19, x1
   27a68:	cbz	x1, 27b04 <scols_init_debug@@SMARTCOLS_2.25+0x13f30>
   27a6c:	str	wzr, [x19]
   27a70:	bl	7ca0 <__errno_location@plt>
   27a74:	mov	x21, x0
   27a78:	str	wzr, [x0]
   27a7c:	b	27a88 <scols_init_debug@@SMARTCOLS_2.25+0x13eb4>
   27a80:	ldr	w0, [x19]
   27a84:	cbnz	w0, 27aec <scols_init_debug@@SMARTCOLS_2.25+0x13f18>
   27a88:	ldr	x0, [x20]
   27a8c:	bl	7610 <readdir@plt>
   27a90:	cbz	x0, 27af4 <scols_init_debug@@SMARTCOLS_2.25+0x13f20>
   27a94:	mov	x22, x0
   27a98:	bl	77f0 <__ctype_b_loc@plt>
   27a9c:	ldr	x8, [x0]
   27aa0:	ldrb	w9, [x22, #19]!
   27aa4:	ldrh	w8, [x8, x9, lsl #1]
   27aa8:	tbz	w8, #11, 27a80 <scols_init_debug@@SMARTCOLS_2.25+0x13eac>
   27aac:	add	x1, sp, #0x8
   27ab0:	mov	w2, #0xa                   	// #10
   27ab4:	mov	x0, x22
   27ab8:	str	wzr, [x21]
   27abc:	bl	7810 <strtol@plt>
   27ac0:	str	w0, [x19]
   27ac4:	ldr	w8, [x21]
   27ac8:	cbnz	w8, 27ae4 <scols_init_debug@@SMARTCOLS_2.25+0x13f10>
   27acc:	ldr	x8, [sp, #8]
   27ad0:	cmp	x22, x8
   27ad4:	b.eq	27ae4 <scols_init_debug@@SMARTCOLS_2.25+0x13f10>  // b.none
   27ad8:	cbz	x8, 27a84 <scols_init_debug@@SMARTCOLS_2.25+0x13eb0>
   27adc:	ldrb	w8, [x8]
   27ae0:	cbz	w8, 27a84 <scols_init_debug@@SMARTCOLS_2.25+0x13eb0>
   27ae4:	mov	w0, #0xffffffff            	// #-1
   27ae8:	b	27b04 <scols_init_debug@@SMARTCOLS_2.25+0x13f30>
   27aec:	mov	w0, wzr
   27af0:	b	27b04 <scols_init_debug@@SMARTCOLS_2.25+0x13f30>
   27af4:	ldr	w8, [x21]
   27af8:	cmp	w8, #0x0
   27afc:	mov	w8, #0x1                   	// #1
   27b00:	cneg	w0, w8, ne  // ne = any
   27b04:	ldp	x20, x19, [sp, #48]
   27b08:	ldp	x22, x21, [sp, #32]
   27b0c:	ldp	x29, x30, [sp, #16]
   27b10:	add	sp, sp, #0x40
   27b14:	ret
   27b18:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27b1c:	add	x1, x1, #0x48f
   27b20:	b	27b24 <scols_init_debug@@SMARTCOLS_2.25+0x13f50>
   27b24:	stp	x29, x30, [sp, #-64]!
   27b28:	stp	x28, x23, [sp, #16]
   27b2c:	stp	x22, x21, [sp, #32]
   27b30:	stp	x20, x19, [sp, #48]
   27b34:	mov	x29, sp
   27b38:	sub	sp, sp, #0x2, lsl #12
   27b3c:	sub	sp, sp, #0x20
   27b40:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27b44:	mov	x4, x1
   27b48:	mov	w3, w0
   27b4c:	add	x2, x2, #0x4b4
   27b50:	add	x0, sp, #0x10
   27b54:	mov	w1, #0x2000                	// #8192
   27b58:	bl	7300 <snprintf@plt>
   27b5c:	add	x0, sp, #0x10
   27b60:	mov	w1, wzr
   27b64:	bl	7460 <open@plt>
   27b68:	tbnz	w0, #31, 27c38 <scols_init_debug@@SMARTCOLS_2.25+0x14064>
   27b6c:	mov	w19, w0
   27b70:	add	x0, sp, #0x10
   27b74:	mov	w2, #0x2000                	// #8192
   27b78:	mov	w1, wzr
   27b7c:	add	x20, sp, #0x10
   27b80:	mov	w21, #0x2000                	// #8192
   27b84:	bl	7520 <memset@plt>
   27b88:	adrp	x8, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   27b8c:	ldr	q0, [x8, #2240]
   27b90:	mov	x22, xzr
   27b94:	str	q0, [sp]
   27b98:	b	27bac <scols_init_debug@@SMARTCOLS_2.25+0x13fd8>
   27b9c:	subs	x21, x21, x0
   27ba0:	add	x20, x20, x0
   27ba4:	add	x22, x0, x22
   27ba8:	b.eq	27c20 <scols_init_debug@@SMARTCOLS_2.25+0x1404c>  // b.none
   27bac:	mov	w0, w19
   27bb0:	mov	x1, x20
   27bb4:	mov	x2, x21
   27bb8:	bl	7a50 <read@plt>
   27bbc:	cmp	x0, #0x0
   27bc0:	b.gt	27b9c <scols_init_debug@@SMARTCOLS_2.25+0x13fc8>
   27bc4:	mov	w23, #0x6                   	// #6
   27bc8:	tbz	x0, #63, 27c1c <scols_init_debug@@SMARTCOLS_2.25+0x14048>
   27bcc:	bl	7ca0 <__errno_location@plt>
   27bd0:	ldr	w8, [x0]
   27bd4:	cmp	w8, #0xb
   27bd8:	b.eq	27be4 <scols_init_debug@@SMARTCOLS_2.25+0x14010>  // b.none
   27bdc:	cmp	w8, #0x4
   27be0:	b.ne	27c1c <scols_init_debug@@SMARTCOLS_2.25+0x14048>  // b.any
   27be4:	subs	w23, w23, #0x1
   27be8:	b.eq	27c1c <scols_init_debug@@SMARTCOLS_2.25+0x14048>  // b.none
   27bec:	ldr	q0, [sp]
   27bf0:	sub	x0, x29, #0x10
   27bf4:	mov	x1, xzr
   27bf8:	stur	q0, [x29, #-16]
   27bfc:	bl	78c0 <nanosleep@plt>
   27c00:	mov	w0, w19
   27c04:	mov	x1, x20
   27c08:	mov	x2, x21
   27c0c:	bl	7a50 <read@plt>
   27c10:	cmp	x0, #0x1
   27c14:	b.lt	27bc8 <scols_init_debug@@SMARTCOLS_2.25+0x13ff4>  // b.tstop
   27c18:	b	27b9c <scols_init_debug@@SMARTCOLS_2.25+0x13fc8>
   27c1c:	cbz	x22, 27c40 <scols_init_debug@@SMARTCOLS_2.25+0x1406c>
   27c20:	cmp	x22, #0x1
   27c24:	b.lt	27c40 <scols_init_debug@@SMARTCOLS_2.25+0x1406c>  // b.tstop
   27c28:	cmp	x22, #0x8
   27c2c:	b.cs	27c70 <scols_init_debug@@SMARTCOLS_2.25+0x1409c>  // b.hs, b.nlast
   27c30:	mov	x8, xzr
   27c34:	b	27d64 <scols_init_debug@@SMARTCOLS_2.25+0x14190>
   27c38:	mov	x20, xzr
   27c3c:	b	27c50 <scols_init_debug@@SMARTCOLS_2.25+0x1407c>
   27c40:	mov	x20, xzr
   27c44:	tbnz	w19, #31, 27c50 <scols_init_debug@@SMARTCOLS_2.25+0x1407c>
   27c48:	mov	w0, w19
   27c4c:	bl	7690 <close@plt>
   27c50:	mov	x0, x20
   27c54:	add	sp, sp, #0x2, lsl #12
   27c58:	add	sp, sp, #0x20
   27c5c:	ldp	x20, x19, [sp, #48]
   27c60:	ldp	x22, x21, [sp, #32]
   27c64:	ldp	x28, x23, [sp, #16]
   27c68:	ldp	x29, x30, [sp], #64
   27c6c:	ret
   27c70:	and	x8, x22, #0xfffffffffffffff8
   27c74:	add	x9, sp, #0x10
   27c78:	orr	x9, x9, #0x3
   27c7c:	mov	w10, #0x20                  	// #32
   27c80:	mov	x11, x8
   27c84:	b	27c94 <scols_init_debug@@SMARTCOLS_2.25+0x140c0>
   27c88:	subs	x11, x11, #0x8
   27c8c:	add	x9, x9, #0x8
   27c90:	b.eq	27d3c <scols_init_debug@@SMARTCOLS_2.25+0x14168>  // b.none
   27c94:	ldur	d0, [x9, #-3]
   27c98:	cmeq	v0.8b, v0.8b, #0
   27c9c:	umov	w12, v0.b[0]
   27ca0:	tbz	w12, #0, 27cf0 <scols_init_debug@@SMARTCOLS_2.25+0x1411c>
   27ca4:	sturb	w10, [x9, #-3]
   27ca8:	umov	w12, v0.b[1]
   27cac:	tbnz	w12, #0, 27cf8 <scols_init_debug@@SMARTCOLS_2.25+0x14124>
   27cb0:	umov	w12, v0.b[2]
   27cb4:	tbz	w12, #0, 27d04 <scols_init_debug@@SMARTCOLS_2.25+0x14130>
   27cb8:	sturb	w10, [x9, #-1]
   27cbc:	umov	w12, v0.b[3]
   27cc0:	tbnz	w12, #0, 27d0c <scols_init_debug@@SMARTCOLS_2.25+0x14138>
   27cc4:	umov	w12, v0.b[4]
   27cc8:	tbz	w12, #0, 27d18 <scols_init_debug@@SMARTCOLS_2.25+0x14144>
   27ccc:	strb	w10, [x9, #1]
   27cd0:	umov	w12, v0.b[5]
   27cd4:	tbnz	w12, #0, 27d20 <scols_init_debug@@SMARTCOLS_2.25+0x1414c>
   27cd8:	umov	w12, v0.b[6]
   27cdc:	tbz	w12, #0, 27d2c <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   27ce0:	strb	w10, [x9, #3]
   27ce4:	umov	w12, v0.b[7]
   27ce8:	tbz	w12, #0, 27c88 <scols_init_debug@@SMARTCOLS_2.25+0x140b4>
   27cec:	b	27d34 <scols_init_debug@@SMARTCOLS_2.25+0x14160>
   27cf0:	umov	w12, v0.b[1]
   27cf4:	tbz	w12, #0, 27cb0 <scols_init_debug@@SMARTCOLS_2.25+0x140dc>
   27cf8:	sturb	w10, [x9, #-2]
   27cfc:	umov	w12, v0.b[2]
   27d00:	tbnz	w12, #0, 27cb8 <scols_init_debug@@SMARTCOLS_2.25+0x140e4>
   27d04:	umov	w12, v0.b[3]
   27d08:	tbz	w12, #0, 27cc4 <scols_init_debug@@SMARTCOLS_2.25+0x140f0>
   27d0c:	strb	w10, [x9]
   27d10:	umov	w12, v0.b[4]
   27d14:	tbnz	w12, #0, 27ccc <scols_init_debug@@SMARTCOLS_2.25+0x140f8>
   27d18:	umov	w12, v0.b[5]
   27d1c:	tbz	w12, #0, 27cd8 <scols_init_debug@@SMARTCOLS_2.25+0x14104>
   27d20:	strb	w10, [x9, #2]
   27d24:	umov	w12, v0.b[6]
   27d28:	tbnz	w12, #0, 27ce0 <scols_init_debug@@SMARTCOLS_2.25+0x1410c>
   27d2c:	umov	w12, v0.b[7]
   27d30:	tbz	w12, #0, 27c88 <scols_init_debug@@SMARTCOLS_2.25+0x140b4>
   27d34:	strb	w10, [x9, #4]
   27d38:	b	27c88 <scols_init_debug@@SMARTCOLS_2.25+0x140b4>
   27d3c:	cmp	x22, x8
   27d40:	b.ne	27d64 <scols_init_debug@@SMARTCOLS_2.25+0x14190>  // b.any
   27d44:	add	x8, sp, #0x10
   27d48:	add	x8, x22, x8
   27d4c:	add	x0, sp, #0x10
   27d50:	sturb	wzr, [x8, #-1]
   27d54:	bl	7650 <strdup@plt>
   27d58:	mov	x20, x0
   27d5c:	tbz	w19, #31, 27c48 <scols_init_debug@@SMARTCOLS_2.25+0x14074>
   27d60:	b	27c50 <scols_init_debug@@SMARTCOLS_2.25+0x1407c>
   27d64:	add	x10, sp, #0x10
   27d68:	sub	x9, x22, x8
   27d6c:	add	x8, x10, x8
   27d70:	mov	w10, #0x20                  	// #32
   27d74:	b	27d84 <scols_init_debug@@SMARTCOLS_2.25+0x141b0>
   27d78:	subs	x9, x9, #0x1
   27d7c:	add	x8, x8, #0x1
   27d80:	b.eq	27d44 <scols_init_debug@@SMARTCOLS_2.25+0x14170>  // b.none
   27d84:	ldrb	w11, [x8]
   27d88:	cbnz	w11, 27d78 <scols_init_debug@@SMARTCOLS_2.25+0x141a4>
   27d8c:	strb	w10, [x8]
   27d90:	b	27d78 <scols_init_debug@@SMARTCOLS_2.25+0x141a4>
   27d94:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   27d98:	add	x1, x1, #0x895
   27d9c:	b	27b24 <scols_init_debug@@SMARTCOLS_2.25+0x13f50>
   27da0:	stp	x29, x30, [sp, #-32]!
   27da4:	mov	w0, #0x1                   	// #1
   27da8:	mov	w1, #0x18                  	// #24
   27dac:	str	x19, [sp, #16]
   27db0:	mov	x29, sp
   27db4:	bl	75a0 <calloc@plt>
   27db8:	mov	x19, x0
   27dbc:	cbz	x0, 27de4 <scols_init_debug@@SMARTCOLS_2.25+0x14210>
   27dc0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27dc4:	add	x0, x0, #0x497
   27dc8:	bl	7220 <opendir@plt>
   27dcc:	str	x0, [x19]
   27dd0:	cbz	x0, 27de4 <scols_init_debug@@SMARTCOLS_2.25+0x14210>
   27dd4:	mov	x0, x19
   27dd8:	ldr	x19, [sp, #16]
   27ddc:	ldp	x29, x30, [sp], #32
   27de0:	ret
   27de4:	mov	x0, x19
   27de8:	bl	7850 <free@plt>
   27dec:	mov	x19, xzr
   27df0:	mov	x0, x19
   27df4:	ldr	x19, [sp, #16]
   27df8:	ldp	x29, x30, [sp], #32
   27dfc:	ret
   27e00:	stp	x29, x30, [sp, #-32]!
   27e04:	str	x19, [sp, #16]
   27e08:	mov	x19, x0
   27e0c:	mov	x29, sp
   27e10:	cbz	x0, 27e20 <scols_init_debug@@SMARTCOLS_2.25+0x1424c>
   27e14:	ldr	x0, [x19]
   27e18:	cbz	x0, 27e20 <scols_init_debug@@SMARTCOLS_2.25+0x1424c>
   27e1c:	bl	7660 <closedir@plt>
   27e20:	mov	x0, x19
   27e24:	ldr	x19, [sp, #16]
   27e28:	ldp	x29, x30, [sp], #32
   27e2c:	b	7850 <free@plt>
   27e30:	ldrb	w8, [x0, #20]
   27e34:	cmp	x1, #0x0
   27e38:	cset	w9, ne  // ne = any
   27e3c:	str	x1, [x0, #8]
   27e40:	and	w8, w8, #0xfe
   27e44:	orr	w8, w8, w9
   27e48:	strb	w8, [x0, #20]
   27e4c:	ret
   27e50:	ldrb	w8, [x0, #20]
   27e54:	str	w1, [x0, #16]
   27e58:	orr	w8, w8, #0x2
   27e5c:	strb	w8, [x0, #20]
   27e60:	ret
   27e64:	stp	x29, x30, [sp, #-96]!
   27e68:	stp	x28, x27, [sp, #16]
   27e6c:	stp	x26, x25, [sp, #32]
   27e70:	stp	x24, x23, [sp, #48]
   27e74:	stp	x22, x21, [sp, #64]
   27e78:	stp	x20, x19, [sp, #80]
   27e7c:	mov	x29, sp
   27e80:	sub	sp, sp, #0x2, lsl #12
   27e84:	sub	sp, sp, #0x110
   27e88:	mov	x21, x0
   27e8c:	mov	w0, #0xffffffea            	// #-22
   27e90:	cbz	x21, 2801c <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   27e94:	mov	x19, x1
   27e98:	cbz	x1, 2801c <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   27e9c:	str	wzr, [x19]
   27ea0:	bl	7ca0 <__errno_location@plt>
   27ea4:	str	wzr, [x0]
   27ea8:	mov	x20, x0
   27eac:	ldr	x0, [x21]
   27eb0:	bl	7610 <readdir@plt>
   27eb4:	cbz	x0, 2800c <scols_init_debug@@SMARTCOLS_2.25+0x14438>
   27eb8:	mov	x22, x0
   27ebc:	bl	77f0 <__ctype_b_loc@plt>
   27ec0:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27ec4:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   27ec8:	adrp	x26, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   27ecc:	mov	x23, x0
   27ed0:	add	x24, x24, #0x49d
   27ed4:	add	x25, x25, #0xbd5
   27ed8:	add	x26, x26, #0x4a5
   27edc:	b	27f18 <scols_init_debug@@SMARTCOLS_2.25+0x14344>
   27ee0:	ldr	x0, [x21]
   27ee4:	bl	79f0 <dirfd@plt>
   27ee8:	mov	w1, w0
   27eec:	mov	x3, sp
   27ef0:	mov	w0, wzr
   27ef4:	mov	x2, x22
   27ef8:	mov	w4, wzr
   27efc:	bl	7e20 <__fxstatat@plt>
   27f00:	cbz	w0, 27fc0 <scols_init_debug@@SMARTCOLS_2.25+0x143ec>
   27f04:	str	wzr, [x20]
   27f08:	ldr	x0, [x21]
   27f0c:	bl	7610 <readdir@plt>
   27f10:	mov	x22, x0
   27f14:	cbz	x0, 2800c <scols_init_debug@@SMARTCOLS_2.25+0x14438>
   27f18:	ldr	x8, [x23]
   27f1c:	ldrb	w9, [x22, #19]!
   27f20:	ldrh	w8, [x8, x9, lsl #1]
   27f24:	tbz	w8, #11, 27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   27f28:	ldrb	w8, [x21, #20]
   27f2c:	tbnz	w8, #1, 27ee0 <scols_init_debug@@SMARTCOLS_2.25+0x1430c>
   27f30:	tbz	w8, #0, 27fd8 <scols_init_debug@@SMARTCOLS_2.25+0x14404>
   27f34:	add	x0, sp, #0x108
   27f38:	mov	w1, #0x2000                	// #8192
   27f3c:	mov	x2, x24
   27f40:	mov	x3, x22
   27f44:	bl	7300 <snprintf@plt>
   27f48:	ldr	x0, [x21]
   27f4c:	bl	79f0 <dirfd@plt>
   27f50:	add	x1, sp, #0x108
   27f54:	mov	w2, #0x80000               	// #524288
   27f58:	bl	7c80 <openat@plt>
   27f5c:	tbnz	w0, #31, 27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   27f60:	mov	x1, x25
   27f64:	bl	7530 <fdopen@plt>
   27f68:	cbz	x0, 27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   27f6c:	mov	x27, x0
   27f70:	add	x0, sp, #0x108
   27f74:	mov	w1, #0x2000                	// #8192
   27f78:	mov	x2, x27
   27f7c:	bl	7dd0 <fgets@plt>
   27f80:	mov	x28, x0
   27f84:	str	x0, [sp, #256]
   27f88:	mov	x0, x27
   27f8c:	bl	7370 <fclose@plt>
   27f90:	cbz	x28, 27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   27f94:	add	x0, sp, #0x108
   27f98:	mov	x2, sp
   27f9c:	mov	x1, x26
   27fa0:	bl	7b70 <__isoc99_sscanf@plt>
   27fa4:	cmp	w0, #0x1
   27fa8:	b.ne	27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>  // b.any
   27fac:	ldr	x1, [x21, #8]
   27fb0:	mov	x0, sp
   27fb4:	bl	77c0 <strcmp@plt>
   27fb8:	cbnz	w0, 27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>
   27fbc:	b	27fd8 <scols_init_debug@@SMARTCOLS_2.25+0x14404>
   27fc0:	ldr	w8, [x21, #16]
   27fc4:	ldr	w9, [sp, #24]
   27fc8:	cmp	w8, w9
   27fcc:	b.ne	27f04 <scols_init_debug@@SMARTCOLS_2.25+0x14330>  // b.any
   27fd0:	ldrb	w8, [x21, #20]
   27fd4:	tbnz	w8, #0, 27f34 <scols_init_debug@@SMARTCOLS_2.25+0x14360>
   27fd8:	add	x1, sp, #0x100
   27fdc:	mov	w2, #0xa                   	// #10
   27fe0:	mov	x0, x22
   27fe4:	str	xzr, [sp, #256]
   27fe8:	str	wzr, [x20]
   27fec:	bl	7810 <strtol@plt>
   27ff0:	str	w0, [x19]
   27ff4:	ldr	w8, [x20]
   27ff8:	cbz	w8, 28040 <scols_init_debug@@SMARTCOLS_2.25+0x1446c>
   27ffc:	cmp	w8, #0x0
   28000:	mov	w9, #0xffffffff            	// #-1
   28004:	csneg	w0, w9, w8, eq  // eq = none
   28008:	b	2801c <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   2800c:	ldr	w8, [x20]
   28010:	cmp	w8, #0x0
   28014:	mov	w8, #0x1                   	// #1
   28018:	cneg	w0, w8, ne  // ne = any
   2801c:	add	sp, sp, #0x2, lsl #12
   28020:	add	sp, sp, #0x110
   28024:	ldp	x20, x19, [sp, #80]
   28028:	ldp	x22, x21, [sp, #64]
   2802c:	ldp	x24, x23, [sp, #48]
   28030:	ldp	x26, x25, [sp, #32]
   28034:	ldp	x28, x27, [sp, #16]
   28038:	ldp	x29, x30, [sp], #96
   2803c:	ret
   28040:	ldr	x9, [sp, #256]
   28044:	cmp	x22, x9
   28048:	b.eq	27ffc <scols_init_debug@@SMARTCOLS_2.25+0x14428>  // b.none
   2804c:	cbz	x9, 28058 <scols_init_debug@@SMARTCOLS_2.25+0x14484>
   28050:	ldrb	w9, [x9]
   28054:	cbnz	w9, 27ffc <scols_init_debug@@SMARTCOLS_2.25+0x14428>
   28058:	mov	w0, wzr
   2805c:	b	2801c <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   28060:	sub	sp, sp, #0x30
   28064:	stp	x20, x19, [sp, #32]
   28068:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2806c:	ldr	w8, [x20, #2800]
   28070:	stp	x29, x30, [sp, #16]
   28074:	add	x29, sp, #0x10
   28078:	cbz	w8, 2808c <scols_init_debug@@SMARTCOLS_2.25+0x144b8>
   2807c:	ldp	x20, x19, [sp, #32]
   28080:	ldp	x29, x30, [sp, #16]
   28084:	add	sp, sp, #0x30
   28088:	ret
   2808c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28090:	add	x0, x0, #0x4c0
   28094:	bl	7cc0 <getenv@plt>
   28098:	cbz	x0, 280d4 <scols_init_debug@@SMARTCOLS_2.25+0x14500>
   2809c:	add	x1, sp, #0x8
   280a0:	mov	w2, wzr
   280a4:	bl	7020 <strtoul@plt>
   280a8:	ldr	x8, [sp, #8]
   280ac:	mov	x19, x0
   280b0:	cbz	x8, 280c8 <scols_init_debug@@SMARTCOLS_2.25+0x144f4>
   280b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   280b8:	add	x1, x1, #0x6e8
   280bc:	mov	x0, x8
   280c0:	bl	77c0 <strcmp@plt>
   280c4:	cbz	w0, 280dc <scols_init_debug@@SMARTCOLS_2.25+0x14508>
   280c8:	str	w19, [x20, #2800]
   280cc:	cbnz	w19, 280e4 <scols_init_debug@@SMARTCOLS_2.25+0x14510>
   280d0:	b	2810c <scols_init_debug@@SMARTCOLS_2.25+0x14538>
   280d4:	str	wzr, [x20, #2800]
   280d8:	b	2810c <scols_init_debug@@SMARTCOLS_2.25+0x14538>
   280dc:	mov	w8, #0xffff                	// #65535
   280e0:	str	w8, [x20, #2800]
   280e4:	bl	7200 <getuid@plt>
   280e8:	mov	w19, w0
   280ec:	bl	7160 <geteuid@plt>
   280f0:	cmp	w19, w0
   280f4:	b.ne	28128 <scols_init_debug@@SMARTCOLS_2.25+0x14554>  // b.any
   280f8:	bl	7880 <getgid@plt>
   280fc:	mov	w19, w0
   28100:	bl	7120 <getegid@plt>
   28104:	cmp	w19, w0
   28108:	b.ne	28128 <scols_init_debug@@SMARTCOLS_2.25+0x14554>  // b.any
   2810c:	ldr	w8, [x20, #2800]
   28110:	orr	w8, w8, #0x2
   28114:	str	w8, [x20, #2800]
   28118:	ldp	x20, x19, [sp, #32]
   2811c:	ldp	x29, x30, [sp, #16]
   28120:	add	sp, sp, #0x30
   28124:	ret
   28128:	adrp	x9, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2812c:	ldr	w8, [x20, #2800]
   28130:	ldr	x9, [x9, #4016]
   28134:	orr	w8, w8, #0x1000000
   28138:	ldr	x19, [x9]
   2813c:	str	w8, [x20, #2800]
   28140:	bl	7390 <getpid@plt>
   28144:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   28148:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2814c:	mov	w2, w0
   28150:	add	x1, x1, #0x680
   28154:	add	x3, x3, #0x4ce
   28158:	mov	x0, x19
   2815c:	bl	7dc0 <fprintf@plt>
   28160:	b	2810c <scols_init_debug@@SMARTCOLS_2.25+0x14538>
   28164:	stp	x29, x30, [sp, #-48]!
   28168:	stp	x22, x21, [sp, #16]
   2816c:	mov	x21, x0
   28170:	mov	x0, xzr
   28174:	stp	x20, x19, [sp, #32]
   28178:	mov	x29, sp
   2817c:	mov	x22, x2
   28180:	mov	x20, x1
   28184:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   28188:	mov	x19, x0
   2818c:	cbz	x0, 281d0 <scols_init_debug@@SMARTCOLS_2.25+0x145fc>
   28190:	cbz	x22, 281a0 <scols_init_debug@@SMARTCOLS_2.25+0x145cc>
   28194:	mov	x0, x19
   28198:	mov	x1, x22
   2819c:	bl	24998 <scols_init_debug@@SMARTCOLS_2.25+0x10dc4>
   281a0:	mov	x0, x19
   281a4:	mov	x1, x21
   281a8:	mov	x2, x20
   281ac:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   281b0:	cbz	w0, 281c4 <scols_init_debug@@SMARTCOLS_2.25+0x145f0>
   281b4:	mov	x0, x19
   281b8:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   281bc:	mov	x19, xzr
   281c0:	b	281d0 <scols_init_debug@@SMARTCOLS_2.25+0x145fc>
   281c4:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   281c8:	ldrb	w8, [x8, #2800]
   281cc:	tbnz	w8, #2, 281e4 <scols_init_debug@@SMARTCOLS_2.25+0x14610>
   281d0:	mov	x0, x19
   281d4:	ldp	x20, x19, [sp, #32]
   281d8:	ldp	x22, x21, [sp, #16]
   281dc:	ldp	x29, x30, [sp], #48
   281e0:	ret
   281e4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   281e8:	ldr	x8, [x8, #4016]
   281ec:	ldr	x20, [x8]
   281f0:	bl	7390 <getpid@plt>
   281f4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   281f8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   281fc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28200:	mov	w2, w0
   28204:	add	x1, x1, #0x2eb
   28208:	add	x3, x3, #0x4ce
   2820c:	add	x4, x4, #0x918
   28210:	mov	x0, x20
   28214:	bl	7dc0 <fprintf@plt>
   28218:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2821c:	add	x1, x1, #0x31d
   28220:	mov	x0, x19
   28224:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   28228:	b	281d0 <scols_init_debug@@SMARTCOLS_2.25+0x145fc>
   2822c:	sub	sp, sp, #0x70
   28230:	stp	x22, x21, [sp, #80]
   28234:	stp	x20, x19, [sp, #96]
   28238:	mov	x19, x2
   2823c:	mov	x21, x1
   28240:	lsr	x3, x1, #32
   28244:	lsr	x4, x1, #12
   28248:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2824c:	mov	x20, x0
   28250:	bfxil	w3, w21, #8, #12
   28254:	bfxil	w4, w21, #0, #8
   28258:	add	x2, x2, #0x4d6
   2825c:	mov	x0, sp
   28260:	mov	w1, #0x2e                  	// #46
   28264:	stp	x29, x30, [sp, #48]
   28268:	str	x23, [sp, #64]
   2826c:	add	x29, sp, #0x30
   28270:	bl	7300 <snprintf@plt>
   28274:	mov	x1, sp
   28278:	mov	x0, x20
   2827c:	bl	24a84 <scols_init_debug@@SMARTCOLS_2.25+0x10eb0>
   28280:	cbnz	w0, 28300 <scols_init_debug@@SMARTCOLS_2.25+0x1472c>
   28284:	mov	x0, x20
   28288:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   2828c:	tbnz	w0, #31, 28300 <scols_init_debug@@SMARTCOLS_2.25+0x1472c>
   28290:	mov	x0, x20
   28294:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   28298:	mov	x22, x0
   2829c:	adrp	x23, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   282a0:	cbnz	x0, 282e4 <scols_init_debug@@SMARTCOLS_2.25+0x14710>
   282a4:	ldrb	w8, [x23, #2800]
   282a8:	tbnz	w8, #2, 28360 <scols_init_debug@@SMARTCOLS_2.25+0x1478c>
   282ac:	mov	w0, #0x1                   	// #1
   282b0:	mov	w1, #0x28                  	// #40
   282b4:	bl	75a0 <calloc@plt>
   282b8:	cbz	x0, 283b4 <scols_init_debug@@SMARTCOLS_2.25+0x147e0>
   282bc:	mov	x22, x0
   282c0:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x1442c>
   282c4:	add	x2, x2, #0x480
   282c8:	mov	x0, x20
   282cc:	mov	x1, x22
   282d0:	bl	24b5c <scols_init_debug@@SMARTCOLS_2.25+0x10f88>
   282d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x1442c>
   282d8:	add	x1, x1, #0x534
   282dc:	mov	x0, x20
   282e0:	bl	24bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1101c>
   282e4:	ldrb	w8, [x23, #2800]
   282e8:	tbnz	w8, #2, 28318 <scols_init_debug@@SMARTCOLS_2.25+0x14744>
   282ec:	mov	x0, x20
   282f0:	mov	x1, x19
   282f4:	str	x21, [x22]
   282f8:	bl	28608 <scols_init_debug@@SMARTCOLS_2.25+0x14a34>
   282fc:	mov	w0, wzr
   28300:	ldp	x20, x19, [sp, #96]
   28304:	ldp	x22, x21, [sp, #80]
   28308:	ldr	x23, [sp, #64]
   2830c:	ldp	x29, x30, [sp, #48]
   28310:	add	sp, sp, #0x70
   28314:	ret
   28318:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2831c:	ldr	x8, [x8, #4016]
   28320:	ldr	x23, [x8]
   28324:	bl	7390 <getpid@plt>
   28328:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2832c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28330:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28334:	mov	w2, w0
   28338:	add	x1, x1, #0x2eb
   2833c:	add	x3, x3, #0x4ce
   28340:	add	x4, x4, #0x918
   28344:	mov	x0, x23
   28348:	bl	7dc0 <fprintf@plt>
   2834c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28350:	add	x1, x1, #0x503
   28354:	mov	x0, x20
   28358:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   2835c:	b	282ec <scols_init_debug@@SMARTCOLS_2.25+0x14718>
   28360:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   28364:	ldr	x8, [x8, #4016]
   28368:	ldr	x22, [x8]
   2836c:	bl	7390 <getpid@plt>
   28370:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   28374:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28378:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2837c:	mov	w2, w0
   28380:	add	x1, x1, #0x2eb
   28384:	add	x3, x3, #0x4ce
   28388:	add	x4, x4, #0x918
   2838c:	mov	x0, x22
   28390:	bl	7dc0 <fprintf@plt>
   28394:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28398:	add	x1, x1, #0x4eb
   2839c:	mov	x0, x20
   283a0:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   283a4:	mov	w0, #0x1                   	// #1
   283a8:	mov	w1, #0x28                  	// #40
   283ac:	bl	75a0 <calloc@plt>
   283b0:	cbnz	x0, 282bc <scols_init_debug@@SMARTCOLS_2.25+0x146e8>
   283b4:	mov	w0, #0xfffffff4            	// #-12
   283b8:	b	28300 <scols_init_debug@@SMARTCOLS_2.25+0x1472c>
   283bc:	sub	sp, sp, #0x120
   283c0:	stp	x29, x30, [sp, #240]
   283c4:	add	x29, sp, #0xf0
   283c8:	str	x28, [sp, #256]
   283cc:	stp	x20, x19, [sp, #272]
   283d0:	stp	x2, x3, [x29, #-112]
   283d4:	stp	x4, x5, [x29, #-96]
   283d8:	stp	x6, x7, [x29, #-80]
   283dc:	stp	q1, q2, [sp, #16]
   283e0:	stp	q3, q4, [sp, #48]
   283e4:	str	q0, [sp]
   283e8:	stp	q5, q6, [sp, #80]
   283ec:	str	q7, [sp, #112]
   283f0:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   283f4:	ldr	x20, [x20, #4016]
   283f8:	mov	x19, x1
   283fc:	cbz	x0, 28424 <scols_init_debug@@SMARTCOLS_2.25+0x14850>
   28400:	adrp	x9, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   28404:	ldrb	w9, [x9, #2803]
   28408:	tbnz	w9, #0, 28424 <scols_init_debug@@SMARTCOLS_2.25+0x14850>
   2840c:	mov	x8, x0
   28410:	ldr	x0, [x20]
   28414:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   28418:	add	x1, x1, #0x310
   2841c:	mov	x2, x8
   28420:	bl	7dc0 <fprintf@plt>
   28424:	mov	x8, #0xffffffffffffffd0    	// #-48
   28428:	mov	x10, sp
   2842c:	sub	x11, x29, #0x70
   28430:	movk	x8, #0xff80, lsl #32
   28434:	add	x9, x29, #0x30
   28438:	add	x10, x10, #0x80
   2843c:	add	x11, x11, #0x30
   28440:	stp	x10, x8, [x29, #-16]
   28444:	stp	x9, x11, [x29, #-32]
   28448:	ldp	q0, q1, [x29, #-32]
   2844c:	ldr	x0, [x20]
   28450:	sub	x2, x29, #0x40
   28454:	mov	x1, x19
   28458:	stp	q0, q1, [x29, #-64]
   2845c:	bl	7c70 <vfprintf@plt>
   28460:	ldr	x1, [x20]
   28464:	mov	w0, #0xa                   	// #10
   28468:	bl	7250 <fputc@plt>
   2846c:	ldp	x20, x19, [sp, #272]
   28470:	ldr	x28, [sp, #256]
   28474:	ldp	x29, x30, [sp, #240]
   28478:	add	sp, sp, #0x120
   2847c:	ret
   28480:	stp	x29, x30, [sp, #-32]!
   28484:	stp	x20, x19, [sp, #16]
   28488:	mov	x29, sp
   2848c:	cbz	x0, 28528 <scols_init_debug@@SMARTCOLS_2.25+0x14954>
   28490:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   28494:	ldrb	w8, [x8, #2800]
   28498:	mov	x19, x0
   2849c:	tbnz	w8, #2, 284d8 <scols_init_debug@@SMARTCOLS_2.25+0x14904>
   284a0:	mov	x0, x19
   284a4:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   284a8:	cbz	x0, 28528 <scols_init_debug@@SMARTCOLS_2.25+0x14954>
   284ac:	mov	x20, x0
   284b0:	ldr	x0, [x0, #8]
   284b4:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   284b8:	mov	x0, x20
   284bc:	bl	7850 <free@plt>
   284c0:	mov	x0, x19
   284c4:	ldp	x20, x19, [sp, #16]
   284c8:	mov	x1, xzr
   284cc:	mov	x2, xzr
   284d0:	ldp	x29, x30, [sp], #32
   284d4:	b	24b5c <scols_init_debug@@SMARTCOLS_2.25+0x10f88>
   284d8:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   284dc:	ldr	x8, [x8, #4016]
   284e0:	ldr	x20, [x8]
   284e4:	bl	7390 <getpid@plt>
   284e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   284ec:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   284f0:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   284f4:	mov	w2, w0
   284f8:	add	x1, x1, #0x2eb
   284fc:	add	x3, x3, #0x4ce
   28500:	add	x4, x4, #0x918
   28504:	mov	x0, x20
   28508:	bl	7dc0 <fprintf@plt>
   2850c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28510:	add	x1, x1, #0x640
   28514:	mov	x0, x19
   28518:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   2851c:	mov	x0, x19
   28520:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   28524:	cbnz	x0, 284ac <scols_init_debug@@SMARTCOLS_2.25+0x148d8>
   28528:	ldp	x20, x19, [sp, #16]
   2852c:	ldp	x29, x30, [sp], #32
   28530:	ret
   28534:	stp	x29, x30, [sp, #-48]!
   28538:	stp	x22, x21, [sp, #16]
   2853c:	stp	x20, x19, [sp, #32]
   28540:	mov	x29, sp
   28544:	mov	x21, x2
   28548:	mov	x19, x1
   2854c:	mov	x20, x0
   28550:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   28554:	cbz	x0, 28578 <scols_init_debug@@SMARTCOLS_2.25+0x149a4>
   28558:	ldr	x22, [x0, #8]
   2855c:	cbz	x22, 28578 <scols_init_debug@@SMARTCOLS_2.25+0x149a4>
   28560:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28564:	add	x1, x1, #0x647
   28568:	mov	w2, #0x6                   	// #6
   2856c:	mov	x0, x19
   28570:	bl	74d0 <strncmp@plt>
   28574:	cbz	w0, 2858c <scols_init_debug@@SMARTCOLS_2.25+0x149b8>
   28578:	mov	w0, #0x1                   	// #1
   2857c:	ldp	x20, x19, [sp, #32]
   28580:	ldp	x22, x21, [sp, #16]
   28584:	ldp	x29, x30, [sp], #48
   28588:	ret
   2858c:	mov	x0, x22
   28590:	bl	24bfc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   28594:	str	w0, [x21]
   28598:	tbnz	w0, #31, 28578 <scols_init_debug@@SMARTCOLS_2.25+0x149a4>
   2859c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   285a0:	ldrb	w8, [x8, #2800]
   285a4:	tbnz	w8, #2, 285bc <scols_init_debug@@SMARTCOLS_2.25+0x149e8>
   285a8:	mov	w0, wzr
   285ac:	ldp	x20, x19, [sp, #32]
   285b0:	ldp	x22, x21, [sp, #16]
   285b4:	ldp	x29, x30, [sp], #48
   285b8:	ret
   285bc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   285c0:	ldr	x8, [x8, #4016]
   285c4:	ldr	x21, [x8]
   285c8:	bl	7390 <getpid@plt>
   285cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   285d0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   285d4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   285d8:	mov	w2, w0
   285dc:	add	x1, x1, #0x2eb
   285e0:	add	x3, x3, #0x4ce
   285e4:	add	x4, x4, #0x918
   285e8:	mov	x0, x21
   285ec:	bl	7dc0 <fprintf@plt>
   285f0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   285f4:	add	x1, x1, #0x64e
   285f8:	mov	x0, x20
   285fc:	mov	x2, x19
   28600:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   28604:	b	285a8 <scols_init_debug@@SMARTCOLS_2.25+0x149d4>
   28608:	stp	x29, x30, [sp, #-48]!
   2860c:	str	x21, [sp, #16]
   28610:	stp	x20, x19, [sp, #32]
   28614:	mov	x29, sp
   28618:	mov	x20, x1
   2861c:	mov	x19, x0
   28620:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   28624:	mov	x21, x0
   28628:	mov	w0, #0xffffffea            	// #-22
   2862c:	cbz	x19, 28664 <scols_init_debug@@SMARTCOLS_2.25+0x14a90>
   28630:	cbz	x21, 28664 <scols_init_debug@@SMARTCOLS_2.25+0x14a90>
   28634:	ldr	x0, [x21, #8]
   28638:	cbz	x0, 28644 <scols_init_debug@@SMARTCOLS_2.25+0x14a70>
   2863c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   28640:	str	xzr, [x21, #8]
   28644:	cbz	x20, 28650 <scols_init_debug@@SMARTCOLS_2.25+0x14a7c>
   28648:	mov	x0, x20
   2864c:	bl	248d8 <scols_init_debug@@SMARTCOLS_2.25+0x10d04>
   28650:	str	x20, [x21, #8]
   28654:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   28658:	ldrb	w8, [x8, #2800]
   2865c:	tbnz	w8, #2, 28674 <scols_init_debug@@SMARTCOLS_2.25+0x14aa0>
   28660:	mov	w0, wzr
   28664:	ldp	x20, x19, [sp, #32]
   28668:	ldr	x21, [sp, #16]
   2866c:	ldp	x29, x30, [sp], #48
   28670:	ret
   28674:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   28678:	ldr	x8, [x8, #4016]
   2867c:	ldr	x20, [x8]
   28680:	bl	7390 <getpid@plt>
   28684:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   28688:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2868c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28690:	mov	w2, w0
   28694:	add	x1, x1, #0x2eb
   28698:	add	x3, x3, #0x4ce
   2869c:	add	x4, x4, #0x918
   286a0:	mov	x0, x20
   286a4:	bl	7dc0 <fprintf@plt>
   286a8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   286ac:	add	x1, x1, #0x514
   286b0:	mov	x0, x19
   286b4:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   286b8:	b	28660 <scols_init_debug@@SMARTCOLS_2.25+0x14a8c>
   286bc:	stp	x29, x30, [sp, #-16]!
   286c0:	mov	x29, sp
   286c4:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   286c8:	cbz	x0, 286d0 <scols_init_debug@@SMARTCOLS_2.25+0x14afc>
   286cc:	ldr	x0, [x0, #8]
   286d0:	ldp	x29, x30, [sp], #16
   286d4:	ret
   286d8:	stp	x29, x30, [sp, #-48]!
   286dc:	stp	x28, x21, [sp, #16]
   286e0:	stp	x20, x19, [sp, #32]
   286e4:	mov	x29, sp
   286e8:	sub	sp, sp, #0x1, lsl #12
   286ec:	mov	x20, x2
   286f0:	mov	x19, x1
   286f4:	mov	x1, sp
   286f8:	mov	w2, #0xfff                 	// #4095
   286fc:	mov	x3, xzr
   28700:	mov	x21, sp
   28704:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   28708:	tbnz	x0, #63, 28738 <scols_init_debug@@SMARTCOLS_2.25+0x14b64>
   2870c:	strb	wzr, [x21, x0]
   28710:	mov	x0, sp
   28714:	mov	w1, #0x2f                  	// #47
   28718:	bl	76c0 <strrchr@plt>
   2871c:	cbz	x0, 28738 <scols_init_debug@@SMARTCOLS_2.25+0x14b64>
   28720:	add	x21, x0, #0x1
   28724:	mov	x0, x21
   28728:	bl	7030 <strlen@plt>
   2872c:	add	x2, x0, #0x1
   28730:	cmp	x2, x20
   28734:	b.ls	28754 <scols_init_debug@@SMARTCOLS_2.25+0x14b80>  // b.plast
   28738:	mov	x19, xzr
   2873c:	mov	x0, x19
   28740:	add	sp, sp, #0x1, lsl #12
   28744:	ldp	x20, x19, [sp, #32]
   28748:	ldp	x28, x21, [sp, #16]
   2874c:	ldp	x29, x30, [sp], #48
   28750:	ret
   28754:	mov	x0, x19
   28758:	mov	x1, x21
   2875c:	bl	6f90 <memcpy@plt>
   28760:	cbz	x19, 2873c <scols_init_debug@@SMARTCOLS_2.25+0x14b68>
   28764:	mov	w1, #0x21                  	// #33
   28768:	mov	x0, x19
   2876c:	bl	7950 <strchr@plt>
   28770:	cbz	x0, 2873c <scols_init_debug@@SMARTCOLS_2.25+0x14b68>
   28774:	mov	w20, #0x2f                  	// #47
   28778:	strb	w20, [x0]
   2877c:	mov	w1, #0x21                  	// #33
   28780:	mov	x0, x19
   28784:	bl	7950 <strchr@plt>
   28788:	cbnz	x0, 28778 <scols_init_debug@@SMARTCOLS_2.25+0x14ba4>
   2878c:	b	2873c <scols_init_debug@@SMARTCOLS_2.25+0x14b68>
   28790:	sub	sp, sp, #0x150
   28794:	stp	x29, x30, [sp, #272]
   28798:	stp	x22, x21, [sp, #304]
   2879c:	stp	x20, x19, [sp, #320]
   287a0:	ldrb	w8, [x1, #18]
   287a4:	mov	x21, x0
   287a8:	mov	w0, wzr
   287ac:	str	x28, [sp, #288]
   287b0:	cmp	w8, #0xa
   287b4:	add	x29, sp, #0x110
   287b8:	b.hi	28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>  // b.pmore
   287bc:	mov	w9, #0x1                   	// #1
   287c0:	lsl	w8, w9, w8
   287c4:	mov	w9, #0x411                 	// #1041
   287c8:	tst	w8, w9
   287cc:	b.eq	28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>  // b.none
   287d0:	mov	x20, x2
   287d4:	mov	x19, x1
   287d8:	cbz	x2, 28838 <scols_init_debug@@SMARTCOLS_2.25+0x14c64>
   287dc:	ldrb	w8, [x20]
   287e0:	cmp	w8, #0x2f
   287e4:	b.ne	287fc <scols_init_debug@@SMARTCOLS_2.25+0x14c28>  // b.any
   287e8:	mov	w1, #0x2f                  	// #47
   287ec:	mov	x0, x20
   287f0:	bl	76c0 <strrchr@plt>
   287f4:	cbz	x0, 28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   287f8:	add	x20, x0, #0x1
   287fc:	mov	x0, x20
   28800:	bl	7030 <strlen@plt>
   28804:	add	x22, x19, #0x13
   28808:	mov	x21, x0
   2880c:	mov	x0, x22
   28810:	bl	7030 <strlen@plt>
   28814:	cmp	x0, x21
   28818:	b.ls	28830 <scols_init_debug@@SMARTCOLS_2.25+0x14c5c>  // b.plast
   2881c:	mov	x0, x20
   28820:	mov	x1, x22
   28824:	mov	x2, x21
   28828:	bl	74d0 <strncmp@plt>
   2882c:	cbz	w0, 28888 <scols_init_debug@@SMARTCOLS_2.25+0x14cb4>
   28830:	mov	w0, wzr
   28834:	b	28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   28838:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2883c:	add	x3, x19, #0x13
   28840:	add	x2, x2, #0x51f
   28844:	add	x0, sp, #0x8
   28848:	mov	w1, #0x106                 	// #262
   2884c:	bl	7300 <snprintf@plt>
   28850:	mov	x0, x21
   28854:	bl	79f0 <dirfd@plt>
   28858:	add	x1, sp, #0x8
   2885c:	mov	w2, #0x4                   	// #4
   28860:	mov	w3, wzr
   28864:	bl	7c60 <faccessat@plt>
   28868:	cmp	w0, #0x0
   2886c:	cset	w0, eq  // eq = none
   28870:	ldp	x20, x19, [sp, #320]
   28874:	ldp	x22, x21, [sp, #304]
   28878:	ldr	x28, [sp, #288]
   2887c:	ldp	x29, x30, [sp, #272]
   28880:	add	sp, sp, #0x150
   28884:	ret
   28888:	add	x20, x19, x21
   2888c:	ldrsb	x19, [x20, #19]!
   28890:	bl	77f0 <__ctype_b_loc@plt>
   28894:	cmp	x19, #0x70
   28898:	b.ne	288ac <scols_init_debug@@SMARTCOLS_2.25+0x14cd8>  // b.any
   2889c:	ldr	x8, [x0]
   288a0:	ldrsb	x9, [x20, #1]
   288a4:	ldrh	w8, [x8, x9, lsl #1]
   288a8:	tbnz	w8, #11, 288bc <scols_init_debug@@SMARTCOLS_2.25+0x14ce8>
   288ac:	ldr	x8, [x0]
   288b0:	ldrh	w8, [x8, x19, lsl #1]
   288b4:	ubfx	w0, w8, #11, #1
   288b8:	b	28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   288bc:	mov	w0, #0x1                   	// #1
   288c0:	b	28870 <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   288c4:	stp	x29, x30, [sp, #-80]!
   288c8:	stp	x20, x19, [sp, #64]
   288cc:	mov	x20, x1
   288d0:	mov	x1, xzr
   288d4:	str	x25, [sp, #16]
   288d8:	stp	x24, x23, [sp, #32]
   288dc:	stp	x22, x21, [sp, #48]
   288e0:	mov	x29, sp
   288e4:	bl	25a04 <scols_init_debug@@SMARTCOLS_2.25+0x11e30>
   288e8:	cbz	x0, 289dc <scols_init_debug@@SMARTCOLS_2.25+0x14e08>
   288ec:	mov	x19, x0
   288f0:	bl	7610 <readdir@plt>
   288f4:	mov	x21, x0
   288f8:	cbz	x0, 289d0 <scols_init_debug@@SMARTCOLS_2.25+0x14dfc>
   288fc:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28900:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28904:	add	x22, x22, #0x18f
   28908:	add	x23, x23, #0x18e
   2890c:	b	28920 <scols_init_debug@@SMARTCOLS_2.25+0x14d4c>
   28910:	mov	x0, x19
   28914:	bl	7610 <readdir@plt>
   28918:	mov	x21, x0
   2891c:	cbz	x0, 289d0 <scols_init_debug@@SMARTCOLS_2.25+0x14dfc>
   28920:	add	x24, x21, #0x13
   28924:	mov	x0, x24
   28928:	mov	x1, x22
   2892c:	bl	77c0 <strcmp@plt>
   28930:	cbz	w0, 28910 <scols_init_debug@@SMARTCOLS_2.25+0x14d3c>
   28934:	mov	x0, x24
   28938:	mov	x1, x23
   2893c:	bl	77c0 <strcmp@plt>
   28940:	cbz	w0, 28910 <scols_init_debug@@SMARTCOLS_2.25+0x14d3c>
   28944:	mov	x0, x19
   28948:	mov	x1, x21
   2894c:	mov	x2, x20
   28950:	bl	28790 <scols_init_debug@@SMARTCOLS_2.25+0x14bbc>
   28954:	cmp	w0, #0x0
   28958:	mov	x0, x19
   2895c:	cset	w21, ne  // ne = any
   28960:	bl	7610 <readdir@plt>
   28964:	cbz	x0, 289d0 <scols_init_debug@@SMARTCOLS_2.25+0x14dfc>
   28968:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2896c:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28970:	mov	x24, x0
   28974:	add	x22, x22, #0x18f
   28978:	add	x23, x23, #0x18e
   2897c:	b	28990 <scols_init_debug@@SMARTCOLS_2.25+0x14dbc>
   28980:	mov	x0, x19
   28984:	bl	7610 <readdir@plt>
   28988:	mov	x24, x0
   2898c:	cbz	x0, 289d0 <scols_init_debug@@SMARTCOLS_2.25+0x14dfc>
   28990:	add	x25, x24, #0x13
   28994:	mov	x0, x25
   28998:	mov	x1, x22
   2899c:	bl	77c0 <strcmp@plt>
   289a0:	cbz	w0, 28980 <scols_init_debug@@SMARTCOLS_2.25+0x14dac>
   289a4:	mov	x0, x25
   289a8:	mov	x1, x23
   289ac:	bl	77c0 <strcmp@plt>
   289b0:	cbz	w0, 28980 <scols_init_debug@@SMARTCOLS_2.25+0x14dac>
   289b4:	mov	x0, x19
   289b8:	mov	x1, x24
   289bc:	mov	x2, x20
   289c0:	bl	28790 <scols_init_debug@@SMARTCOLS_2.25+0x14bbc>
   289c4:	cmp	w0, #0x0
   289c8:	cinc	w21, w21, ne  // ne = any
   289cc:	b	28980 <scols_init_debug@@SMARTCOLS_2.25+0x14dac>
   289d0:	mov	x0, x19
   289d4:	bl	7660 <closedir@plt>
   289d8:	b	289e0 <scols_init_debug@@SMARTCOLS_2.25+0x14e0c>
   289dc:	mov	w21, wzr
   289e0:	mov	w0, w21
   289e4:	ldp	x20, x19, [sp, #64]
   289e8:	ldp	x22, x21, [sp, #48]
   289ec:	ldp	x24, x23, [sp, #32]
   289f0:	ldr	x25, [sp, #16]
   289f4:	ldp	x29, x30, [sp], #80
   289f8:	ret
   289fc:	sub	sp, sp, #0x180
   28a00:	stp	x20, x19, [sp, #368]
   28a04:	mov	w19, w1
   28a08:	mov	x1, xzr
   28a0c:	stp	x29, x30, [sp, #288]
   28a10:	stp	x28, x27, [sp, #304]
   28a14:	stp	x26, x25, [sp, #320]
   28a18:	stp	x24, x23, [sp, #336]
   28a1c:	stp	x22, x21, [sp, #352]
   28a20:	add	x29, sp, #0x120
   28a24:	mov	x20, x0
   28a28:	str	xzr, [sp, #8]
   28a2c:	bl	25a04 <scols_init_debug@@SMARTCOLS_2.25+0x11e30>
   28a30:	cbz	x0, 28ba0 <scols_init_debug@@SMARTCOLS_2.25+0x14fcc>
   28a34:	mov	x21, x0
   28a38:	bl	7610 <readdir@plt>
   28a3c:	cbz	x0, 28b88 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   28a40:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28a44:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28a48:	mov	x27, x0
   28a4c:	add	x22, x22, #0x18f
   28a50:	add	x23, x23, #0x18e
   28a54:	b	28a68 <scols_init_debug@@SMARTCOLS_2.25+0x14e94>
   28a58:	mov	x0, x21
   28a5c:	bl	7610 <readdir@plt>
   28a60:	mov	x27, x0
   28a64:	cbz	x0, 28b88 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   28a68:	add	x24, x27, #0x13
   28a6c:	mov	x0, x24
   28a70:	mov	x1, x22
   28a74:	bl	77c0 <strcmp@plt>
   28a78:	cbz	w0, 28a58 <scols_init_debug@@SMARTCOLS_2.25+0x14e84>
   28a7c:	mov	x0, x24
   28a80:	mov	x1, x23
   28a84:	bl	77c0 <strcmp@plt>
   28a88:	cbz	w0, 28a58 <scols_init_debug@@SMARTCOLS_2.25+0x14e84>
   28a8c:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28a90:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28a94:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28a98:	add	x22, x22, #0x18f
   28a9c:	add	x23, x23, #0x18e
   28aa0:	mov	w26, #0x1                   	// #1
   28aa4:	mov	w25, #0x411                 	// #1041
   28aa8:	add	x24, x24, #0x51f
   28aac:	ldrb	w8, [x27, #18]
   28ab0:	cmp	w8, #0xa
   28ab4:	b.hi	28b3c <scols_init_debug@@SMARTCOLS_2.25+0x14f68>  // b.pmore
   28ab8:	lsl	w8, w26, w8
   28abc:	tst	w8, w25
   28ac0:	b.eq	28b3c <scols_init_debug@@SMARTCOLS_2.25+0x14f68>  // b.none
   28ac4:	add	x27, x27, #0x13
   28ac8:	add	x0, sp, #0x10
   28acc:	mov	w1, #0x106                 	// #262
   28ad0:	mov	x2, x24
   28ad4:	mov	x3, x27
   28ad8:	bl	7300 <snprintf@plt>
   28adc:	mov	x0, x21
   28ae0:	bl	79f0 <dirfd@plt>
   28ae4:	add	x1, sp, #0x10
   28ae8:	mov	w2, #0x4                   	// #4
   28aec:	mov	w3, wzr
   28af0:	bl	7c60 <faccessat@plt>
   28af4:	cbnz	w0, 28b3c <scols_init_debug@@SMARTCOLS_2.25+0x14f68>
   28af8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28afc:	add	x1, sp, #0x4
   28b00:	mov	x0, x20
   28b04:	add	x2, x2, #0x528
   28b08:	mov	x3, x27
   28b0c:	bl	26b5c <scols_init_debug@@SMARTCOLS_2.25+0x12f88>
   28b10:	cbnz	w0, 28b3c <scols_init_debug@@SMARTCOLS_2.25+0x14f68>
   28b14:	ldr	w8, [sp, #4]
   28b18:	cmp	w8, w19
   28b1c:	b.ne	28b3c <scols_init_debug@@SMARTCOLS_2.25+0x14f68>  // b.any
   28b20:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28b24:	add	x1, sp, #0x8
   28b28:	mov	x0, x20
   28b2c:	add	x2, x2, #0x61e
   28b30:	mov	x3, x27
   28b34:	bl	26e78 <scols_init_debug@@SMARTCOLS_2.25+0x132a4>
   28b38:	cbz	w0, 28b88 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   28b3c:	mov	x0, x21
   28b40:	bl	7610 <readdir@plt>
   28b44:	cbz	x0, 28b88 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   28b48:	mov	x27, x0
   28b4c:	b	28b60 <scols_init_debug@@SMARTCOLS_2.25+0x14f8c>
   28b50:	mov	x0, x21
   28b54:	bl	7610 <readdir@plt>
   28b58:	mov	x27, x0
   28b5c:	cbz	x0, 28b88 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   28b60:	add	x28, x27, #0x13
   28b64:	mov	x0, x28
   28b68:	mov	x1, x22
   28b6c:	bl	77c0 <strcmp@plt>
   28b70:	cbz	w0, 28b50 <scols_init_debug@@SMARTCOLS_2.25+0x14f7c>
   28b74:	mov	x0, x28
   28b78:	mov	x1, x23
   28b7c:	bl	77c0 <strcmp@plt>
   28b80:	cbz	w0, 28b50 <scols_init_debug@@SMARTCOLS_2.25+0x14f7c>
   28b84:	b	28aac <scols_init_debug@@SMARTCOLS_2.25+0x14ed8>
   28b88:	mov	x0, x21
   28b8c:	bl	7660 <closedir@plt>
   28b90:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   28b94:	ldrb	w8, [x8, #2800]
   28b98:	tbnz	w8, #2, 28bc0 <scols_init_debug@@SMARTCOLS_2.25+0x14fec>
   28b9c:	ldr	x0, [sp, #8]
   28ba0:	ldp	x20, x19, [sp, #368]
   28ba4:	ldp	x22, x21, [sp, #352]
   28ba8:	ldp	x24, x23, [sp, #336]
   28bac:	ldp	x26, x25, [sp, #320]
   28bb0:	ldp	x28, x27, [sp, #304]
   28bb4:	ldp	x29, x30, [sp, #288]
   28bb8:	add	sp, sp, #0x180
   28bbc:	ret
   28bc0:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   28bc4:	ldr	x8, [x8, #4016]
   28bc8:	ldr	x21, [x8]
   28bcc:	bl	7390 <getpid@plt>
   28bd0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   28bd4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28bd8:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28bdc:	mov	w2, w0
   28be0:	add	x1, x1, #0x2eb
   28be4:	add	x3, x3, #0x4ce
   28be8:	add	x4, x4, #0x918
   28bec:	mov	x0, x21
   28bf0:	bl	7dc0 <fprintf@plt>
   28bf4:	ldr	w3, [sp, #8]
   28bf8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28bfc:	add	x1, x1, #0x535
   28c00:	mov	x0, x20
   28c04:	mov	w2, w19
   28c08:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   28c0c:	b	28b9c <scols_init_debug@@SMARTCOLS_2.25+0x14fc8>
   28c10:	stp	x29, x30, [sp, #-64]!
   28c14:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28c18:	add	x1, x1, #0x54f
   28c1c:	stp	x24, x23, [sp, #16]
   28c20:	stp	x22, x21, [sp, #32]
   28c24:	stp	x20, x19, [sp, #48]
   28c28:	mov	x29, sp
   28c2c:	bl	25a04 <scols_init_debug@@SMARTCOLS_2.25+0x11e30>
   28c30:	cbz	x0, 28d0c <scols_init_debug@@SMARTCOLS_2.25+0x15138>
   28c34:	mov	x19, x0
   28c38:	bl	7610 <readdir@plt>
   28c3c:	cbz	x0, 28cfc <scols_init_debug@@SMARTCOLS_2.25+0x15128>
   28c40:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28c44:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28c48:	mov	x20, x0
   28c4c:	add	x21, x21, #0x18f
   28c50:	add	x22, x22, #0x18e
   28c54:	b	28c68 <scols_init_debug@@SMARTCOLS_2.25+0x15094>
   28c58:	mov	x0, x19
   28c5c:	bl	7610 <readdir@plt>
   28c60:	mov	x20, x0
   28c64:	cbz	x0, 28cfc <scols_init_debug@@SMARTCOLS_2.25+0x15128>
   28c68:	add	x23, x20, #0x13
   28c6c:	mov	x0, x23
   28c70:	mov	x1, x21
   28c74:	bl	77c0 <strcmp@plt>
   28c78:	cbz	w0, 28c58 <scols_init_debug@@SMARTCOLS_2.25+0x15084>
   28c7c:	mov	x0, x23
   28c80:	mov	x1, x22
   28c84:	bl	77c0 <strcmp@plt>
   28c88:	cbz	w0, 28c58 <scols_init_debug@@SMARTCOLS_2.25+0x15084>
   28c8c:	adrp	x22, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28c90:	adrp	x23, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   28c94:	add	x22, x22, #0x18f
   28c98:	add	x23, x23, #0x18e
   28c9c:	add	x0, x20, #0x13
   28ca0:	bl	7650 <strdup@plt>
   28ca4:	mov	x21, x0
   28ca8:	mov	x0, x19
   28cac:	bl	7610 <readdir@plt>
   28cb0:	cbz	x0, 28d00 <scols_init_debug@@SMARTCOLS_2.25+0x1512c>
   28cb4:	mov	x20, x0
   28cb8:	b	28ccc <scols_init_debug@@SMARTCOLS_2.25+0x150f8>
   28cbc:	mov	x0, x19
   28cc0:	bl	7610 <readdir@plt>
   28cc4:	mov	x20, x0
   28cc8:	cbz	x0, 28d00 <scols_init_debug@@SMARTCOLS_2.25+0x1512c>
   28ccc:	add	x24, x20, #0x13
   28cd0:	mov	x0, x24
   28cd4:	mov	x1, x22
   28cd8:	bl	77c0 <strcmp@plt>
   28cdc:	cbz	w0, 28cbc <scols_init_debug@@SMARTCOLS_2.25+0x150e8>
   28ce0:	mov	x0, x24
   28ce4:	mov	x1, x23
   28ce8:	bl	77c0 <strcmp@plt>
   28cec:	cbz	w0, 28cbc <scols_init_debug@@SMARTCOLS_2.25+0x150e8>
   28cf0:	cbz	x21, 28c9c <scols_init_debug@@SMARTCOLS_2.25+0x150c8>
   28cf4:	mov	x0, x21
   28cf8:	bl	7850 <free@plt>
   28cfc:	mov	x21, xzr
   28d00:	mov	x0, x19
   28d04:	bl	7660 <closedir@plt>
   28d08:	b	28d10 <scols_init_debug@@SMARTCOLS_2.25+0x1513c>
   28d0c:	mov	x21, xzr
   28d10:	mov	x0, x21
   28d14:	ldp	x20, x19, [sp, #48]
   28d18:	ldp	x22, x21, [sp, #32]
   28d1c:	ldp	x24, x23, [sp, #16]
   28d20:	ldp	x29, x30, [sp], #64
   28d24:	ret
   28d28:	stp	x29, x30, [sp, #-64]!
   28d2c:	mov	x3, xzr
   28d30:	str	x23, [sp, #16]
   28d34:	stp	x22, x21, [sp, #32]
   28d38:	stp	x20, x19, [sp, #48]
   28d3c:	mov	x29, sp
   28d40:	mov	x20, x2
   28d44:	mov	x19, x1
   28d48:	mov	x21, x0
   28d4c:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   28d50:	cmp	x0, #0x1
   28d54:	mov	x1, xzr
   28d58:	b.lt	28de0 <scols_init_debug@@SMARTCOLS_2.25+0x1520c>  // b.tstop
   28d5c:	add	x8, x0, #0x10
   28d60:	cmp	x8, x20
   28d64:	b.hi	28de0 <scols_init_debug@@SMARTCOLS_2.25+0x1520c>  // b.pmore
   28d68:	add	x20, x0, #0x1
   28d6c:	strb	wzr, [x19, x0]
   28d70:	mov	x0, x21
   28d74:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   28d78:	cbz	x0, 28db0 <scols_init_debug@@SMARTCOLS_2.25+0x151dc>
   28d7c:	mov	x21, x0
   28d80:	bl	7030 <strlen@plt>
   28d84:	add	x23, x19, x0
   28d88:	mov	x22, x0
   28d8c:	add	x0, x23, #0xf
   28d90:	mov	x1, x19
   28d94:	mov	x2, x20
   28d98:	bl	6fb0 <memmove@plt>
   28d9c:	mov	x0, x19
   28da0:	mov	x1, x21
   28da4:	mov	x2, x22
   28da8:	bl	6f90 <memcpy@plt>
   28dac:	b	28dc4 <scols_init_debug@@SMARTCOLS_2.25+0x151f0>
   28db0:	add	x0, x19, #0xf
   28db4:	mov	x1, x19
   28db8:	mov	x2, x20
   28dbc:	bl	6fb0 <memmove@plt>
   28dc0:	mov	x23, x19
   28dc4:	adrp	x8, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28dc8:	add	x8, x8, #0x556
   28dcc:	ldur	x9, [x8, #7]
   28dd0:	ldr	x8, [x8]
   28dd4:	mov	x1, x19
   28dd8:	stur	x9, [x23, #7]
   28ddc:	str	x8, [x23]
   28de0:	ldp	x20, x19, [sp, #48]
   28de4:	ldp	x22, x21, [sp, #32]
   28de8:	ldr	x23, [sp, #16]
   28dec:	mov	x0, x1
   28df0:	ldp	x29, x30, [sp], #64
   28df4:	ret
   28df8:	stp	x29, x30, [sp, #-80]!
   28dfc:	stp	x28, x25, [sp, #16]
   28e00:	stp	x24, x23, [sp, #32]
   28e04:	stp	x22, x21, [sp, #48]
   28e08:	stp	x20, x19, [sp, #64]
   28e0c:	mov	x29, sp
   28e10:	sub	sp, sp, #0x1, lsl #12
   28e14:	mov	w0, #0xffffffea            	// #-22
   28e18:	cbz	x1, 28edc <scols_init_debug@@SMARTCOLS_2.25+0x15308>
   28e1c:	mov	x19, x2
   28e20:	cbz	x2, 28edc <scols_init_debug@@SMARTCOLS_2.25+0x15308>
   28e24:	str	xzr, [x19]
   28e28:	ldrb	w8, [x1]
   28e2c:	mov	x20, x1
   28e30:	cbz	w8, 28ed8 <scols_init_debug@@SMARTCOLS_2.25+0x15304>
   28e34:	mov	x0, x20
   28e38:	bl	7030 <strlen@plt>
   28e3c:	add	x8, x0, #0xb
   28e40:	cmp	x8, #0x1, lsl #12
   28e44:	b.hi	28ed8 <scols_init_debug@@SMARTCOLS_2.25+0x15304>  // b.pmore
   28e48:	adrp	x8, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28e4c:	add	x8, x8, #0x666
   28e50:	ldr	x23, [x8]
   28e54:	mov	w24, #0x6574                	// #25972
   28e58:	mov	x21, x0
   28e5c:	movk	w24, #0x6d, lsl #16
   28e60:	add	x25, x20, x21
   28e64:	mov	x1, sp
   28e68:	mov	w2, #0xfff                 	// #4095
   28e6c:	mov	x0, x20
   28e70:	str	x23, [x25]
   28e74:	stur	w24, [x25, #7]
   28e78:	bl	71c0 <readlink@plt>
   28e7c:	mov	x22, x0
   28e80:	mov	w1, #0x2f                  	// #47
   28e84:	mov	x0, x20
   28e88:	strb	wzr, [x25]
   28e8c:	bl	76c0 <strrchr@plt>
   28e90:	cbz	x0, 28e9c <scols_init_debug@@SMARTCOLS_2.25+0x152c8>
   28e94:	sub	x21, x0, x20
   28e98:	strb	wzr, [x0]
   28e9c:	cmp	x22, #0x0
   28ea0:	b.gt	28eac <scols_init_debug@@SMARTCOLS_2.25+0x152d8>
   28ea4:	cbnz	x0, 28e60 <scols_init_debug@@SMARTCOLS_2.25+0x1528c>
   28ea8:	b	28ed8 <scols_init_debug@@SMARTCOLS_2.25+0x15304>
   28eac:	mov	x8, sp
   28eb0:	mov	x0, sp
   28eb4:	strb	wzr, [x8, x22]
   28eb8:	bl	75f0 <__xpg_basename@plt>
   28ebc:	cbz	x0, 28ed8 <scols_init_debug@@SMARTCOLS_2.25+0x15304>
   28ec0:	bl	7650 <strdup@plt>
   28ec4:	cmp	x0, #0x0
   28ec8:	mov	w8, #0xfffffff4            	// #-12
   28ecc:	str	x0, [x19]
   28ed0:	csel	w0, w8, wzr, eq  // eq = none
   28ed4:	b	28edc <scols_init_debug@@SMARTCOLS_2.25+0x15308>
   28ed8:	mov	w0, #0x1                   	// #1
   28edc:	add	sp, sp, #0x1, lsl #12
   28ee0:	ldp	x20, x19, [sp, #64]
   28ee4:	ldp	x22, x21, [sp, #48]
   28ee8:	ldp	x24, x23, [sp, #32]
   28eec:	ldp	x28, x25, [sp, #16]
   28ef0:	ldp	x29, x30, [sp], #80
   28ef4:	ret
   28ef8:	stp	x29, x30, [sp, #-80]!
   28efc:	stp	x28, x25, [sp, #16]
   28f00:	stp	x24, x23, [sp, #32]
   28f04:	stp	x22, x21, [sp, #48]
   28f08:	stp	x20, x19, [sp, #64]
   28f0c:	mov	x29, sp
   28f10:	sub	sp, sp, #0x1, lsl #12
   28f14:	sub	sp, sp, #0x10
   28f18:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28f1c:	add	x2, x2, #0x566
   28f20:	add	x1, sp, #0x4
   28f24:	mov	x19, x0
   28f28:	str	wzr, [sp, #4]
   28f2c:	bl	26afc <scols_init_debug@@SMARTCOLS_2.25+0x12f28>
   28f30:	cbnz	w0, 28f48 <scols_init_debug@@SMARTCOLS_2.25+0x15374>
   28f34:	ldr	w8, [sp, #4]
   28f38:	cmp	w8, #0x1
   28f3c:	b.ne	28f48 <scols_init_debug@@SMARTCOLS_2.25+0x15374>  // b.any
   28f40:	mov	w0, #0x1                   	// #1
   28f44:	b	290a0 <scols_init_debug@@SMARTCOLS_2.25+0x154cc>
   28f48:	add	x1, sp, #0x10
   28f4c:	mov	w2, #0x1000                	// #4096
   28f50:	mov	x0, x19
   28f54:	mov	x3, xzr
   28f58:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   28f5c:	cmp	x0, #0x1
   28f60:	b.lt	2909c <scols_init_debug@@SMARTCOLS_2.25+0x154c8>  // b.tstop
   28f64:	add	x8, x0, #0x10
   28f68:	cmp	x8, #0x1, lsl #12
   28f6c:	b.hi	2909c <scols_init_debug@@SMARTCOLS_2.25+0x154c8>  // b.pmore
   28f70:	add	x23, sp, #0x10
   28f74:	add	x20, x0, #0x1
   28f78:	strb	wzr, [x23, x0]
   28f7c:	mov	x0, x19
   28f80:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   28f84:	cbz	x0, 28fbc <scols_init_debug@@SMARTCOLS_2.25+0x153e8>
   28f88:	mov	x19, x0
   28f8c:	bl	7030 <strlen@plt>
   28f90:	add	x23, x23, x0
   28f94:	mov	x21, x0
   28f98:	add	x0, x23, #0xf
   28f9c:	add	x1, sp, #0x10
   28fa0:	mov	x2, x20
   28fa4:	bl	6fb0 <memmove@plt>
   28fa8:	add	x0, sp, #0x10
   28fac:	mov	x1, x19
   28fb0:	mov	x2, x21
   28fb4:	bl	6f90 <memcpy@plt>
   28fb8:	b	28fcc <scols_init_debug@@SMARTCOLS_2.25+0x153f8>
   28fbc:	add	x0, x23, #0xf
   28fc0:	add	x1, sp, #0x10
   28fc4:	mov	x2, x20
   28fc8:	bl	6fb0 <memmove@plt>
   28fcc:	adrp	x8, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28fd0:	add	x8, x8, #0x556
   28fd4:	ldur	x9, [x8, #7]
   28fd8:	ldr	x8, [x8]
   28fdc:	adrp	x19, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28fe0:	adrp	x20, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28fe4:	adrp	x21, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28fe8:	adrp	x22, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28fec:	stur	x9, [x23, #7]
   28ff0:	str	x8, [x23]
   28ff4:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   28ff8:	add	x19, x19, #0x671
   28ffc:	add	x20, x20, #0x675
   29000:	add	x21, x21, #0x67e
   29004:	add	x22, x22, #0x685
   29008:	add	x23, x23, #0x689
   2900c:	add	x1, sp, #0x10
   29010:	add	x2, sp, #0x8
   29014:	bl	28df8 <scols_init_debug@@SMARTCOLS_2.25+0x15224>
   29018:	cbnz	w0, 2909c <scols_init_debug@@SMARTCOLS_2.25+0x154c8>
   2901c:	ldr	x24, [sp, #8]
   29020:	mov	x1, x19
   29024:	mov	x0, x24
   29028:	bl	77c0 <strcmp@plt>
   2902c:	cbz	w0, 2908c <scols_init_debug@@SMARTCOLS_2.25+0x154b8>
   29030:	mov	x0, x24
   29034:	mov	x1, x20
   29038:	bl	77c0 <strcmp@plt>
   2903c:	cbz	w0, 2908c <scols_init_debug@@SMARTCOLS_2.25+0x154b8>
   29040:	mov	x0, x24
   29044:	mov	x1, x21
   29048:	bl	77c0 <strcmp@plt>
   2904c:	cbz	w0, 2908c <scols_init_debug@@SMARTCOLS_2.25+0x154b8>
   29050:	mov	x0, x24
   29054:	mov	x1, x22
   29058:	bl	77c0 <strcmp@plt>
   2905c:	cbz	w0, 2908c <scols_init_debug@@SMARTCOLS_2.25+0x154b8>
   29060:	mov	x0, x24
   29064:	mov	x1, x23
   29068:	bl	77c0 <strcmp@plt>
   2906c:	cmp	w0, #0x0
   29070:	mov	w25, w0
   29074:	cset	w8, eq  // eq = none
   29078:	mov	x0, x24
   2907c:	str	w8, [sp, #4]
   29080:	bl	7850 <free@plt>
   29084:	cbnz	w25, 2900c <scols_init_debug@@SMARTCOLS_2.25+0x15438>
   29088:	b	2909c <scols_init_debug@@SMARTCOLS_2.25+0x154c8>
   2908c:	mov	w8, #0x1                   	// #1
   29090:	mov	x0, x24
   29094:	str	w8, [sp, #4]
   29098:	bl	7850 <free@plt>
   2909c:	ldr	w0, [sp, #4]
   290a0:	add	sp, sp, #0x1, lsl #12
   290a4:	add	sp, sp, #0x10
   290a8:	ldp	x20, x19, [sp, #64]
   290ac:	ldp	x22, x21, [sp, #48]
   290b0:	ldp	x24, x23, [sp, #32]
   290b4:	ldp	x28, x25, [sp, #16]
   290b8:	ldp	x29, x30, [sp], #80
   290bc:	ret
   290c0:	stp	x29, x30, [sp, #-80]!
   290c4:	str	x28, [sp, #16]
   290c8:	stp	x24, x23, [sp, #32]
   290cc:	stp	x22, x21, [sp, #48]
   290d0:	stp	x20, x19, [sp, #64]
   290d4:	mov	x29, sp
   290d8:	sub	sp, sp, #0x1, lsl #12
   290dc:	cbz	x0, 29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>
   290e0:	mov	x22, x2
   290e4:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   290e8:	mov	x21, x1
   290ec:	add	x2, x2, #0x52b
   290f0:	mov	w1, wzr
   290f4:	mov	x19, x3
   290f8:	mov	x20, x0
   290fc:	bl	24f6c <scols_init_debug@@SMARTCOLS_2.25+0x11398>
   29100:	cbz	w0, 291f8 <scols_init_debug@@SMARTCOLS_2.25+0x15624>
   29104:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29108:	add	x2, x2, #0x570
   2910c:	mov	x1, sp
   29110:	mov	x0, x20
   29114:	str	xzr, [sp]
   29118:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12634>
   2911c:	ldr	x8, [sp]
   29120:	str	x8, [x29, #24]
   29124:	cbz	x8, 29150 <scols_init_debug@@SMARTCOLS_2.25+0x1557c>
   29128:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   2912c:	add	x1, x1, #0x1e
   29130:	add	x0, x29, #0x18
   29134:	bl	77a0 <strsep@plt>
   29138:	cbz	x0, 29150 <scols_init_debug@@SMARTCOLS_2.25+0x1557c>
   2913c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29140:	add	x1, x1, #0xb5c
   29144:	mov	w2, #0x4                   	// #4
   29148:	bl	78a0 <strncasecmp@plt>
   2914c:	cbz	w0, 292b4 <scols_init_debug@@SMARTCOLS_2.25+0x156e0>
   29150:	ldr	x0, [sp]
   29154:	bl	7850 <free@plt>
   29158:	cbz	x21, 291d8 <scols_init_debug@@SMARTCOLS_2.25+0x15604>
   2915c:	mov	x1, sp
   29160:	mov	w2, #0xfff                 	// #4095
   29164:	mov	x0, x20
   29168:	mov	x3, xzr
   2916c:	mov	x23, sp
   29170:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   29174:	tbnz	x0, #63, 29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>
   29178:	strb	wzr, [x23, x0]
   2917c:	mov	x0, sp
   29180:	mov	w1, #0x2f                  	// #47
   29184:	bl	76c0 <strrchr@plt>
   29188:	cbz	x0, 29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>
   2918c:	add	x23, x0, #0x1
   29190:	mov	x0, x23
   29194:	bl	7030 <strlen@plt>
   29198:	add	x2, x0, #0x1
   2919c:	cmp	x2, x22
   291a0:	b.hi	29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>  // b.pmore
   291a4:	mov	x0, x21
   291a8:	mov	x1, x23
   291ac:	bl	6f90 <memcpy@plt>
   291b0:	mov	w1, #0x21                  	// #33
   291b4:	mov	x0, x21
   291b8:	bl	7950 <strchr@plt>
   291bc:	cbz	x0, 291d8 <scols_init_debug@@SMARTCOLS_2.25+0x15604>
   291c0:	mov	w22, #0x2f                  	// #47
   291c4:	strb	w22, [x0]
   291c8:	mov	w1, #0x21                  	// #33
   291cc:	mov	x0, x21
   291d0:	bl	7950 <strchr@plt>
   291d4:	cbnz	x0, 291c4 <scols_init_debug@@SMARTCOLS_2.25+0x155f0>
   291d8:	cbz	x19, 29324 <scols_init_debug@@SMARTCOLS_2.25+0x15750>
   291dc:	mov	x0, x20
   291e0:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   291e4:	mov	x8, x0
   291e8:	ldr	x8, [x8]
   291ec:	mov	w0, wzr
   291f0:	str	x8, [x19]
   291f4:	b	29298 <scols_init_debug@@SMARTCOLS_2.25+0x156c4>
   291f8:	mov	x1, sp
   291fc:	mov	w2, #0xfff                 	// #4095
   29200:	mov	x0, x20
   29204:	mov	x3, xzr
   29208:	mov	x23, sp
   2920c:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   29210:	tbnz	x0, #63, 29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>
   29214:	strb	wzr, [x23, x0]
   29218:	mov	x0, sp
   2921c:	bl	158d4 <scols_init_debug@@SMARTCOLS_2.25+0x1d00>
   29220:	mov	x0, sp
   29224:	bl	158d4 <scols_init_debug@@SMARTCOLS_2.25+0x1d00>
   29228:	cbz	x0, 29294 <scols_init_debug@@SMARTCOLS_2.25+0x156c0>
   2922c:	mov	w1, #0x21                  	// #33
   29230:	mov	x23, x0
   29234:	bl	7950 <strchr@plt>
   29238:	cbz	x0, 29254 <scols_init_debug@@SMARTCOLS_2.25+0x15680>
   2923c:	mov	w24, #0x2f                  	// #47
   29240:	strb	w24, [x0]
   29244:	mov	w1, #0x21                  	// #33
   29248:	mov	x0, x23
   2924c:	bl	7950 <strchr@plt>
   29250:	cbnz	x0, 29240 <scols_init_debug@@SMARTCOLS_2.25+0x1566c>
   29254:	cbz	x21, 29274 <scols_init_debug@@SMARTCOLS_2.25+0x156a0>
   29258:	cbz	x22, 29274 <scols_init_debug@@SMARTCOLS_2.25+0x156a0>
   2925c:	sub	x22, x22, #0x1
   29260:	mov	x0, x21
   29264:	mov	x1, x23
   29268:	mov	x2, x22
   2926c:	bl	7be0 <strncpy@plt>
   29270:	strb	wzr, [x21, x22]
   29274:	cbz	x19, 29324 <scols_init_debug@@SMARTCOLS_2.25+0x15750>
   29278:	mov	x0, x20
   2927c:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   29280:	mov	x1, x23
   29284:	mov	x2, xzr
   29288:	bl	29344 <scols_init_debug@@SMARTCOLS_2.25+0x15770>
   2928c:	str	x0, [x19]
   29290:	cbnz	x0, 29324 <scols_init_debug@@SMARTCOLS_2.25+0x15750>
   29294:	mov	w0, #0xffffffff            	// #-1
   29298:	add	sp, sp, #0x1, lsl #12
   2929c:	ldp	x20, x19, [sp, #64]
   292a0:	ldp	x22, x21, [sp, #48]
   292a4:	ldp	x24, x23, [sp, #32]
   292a8:	ldr	x28, [sp, #16]
   292ac:	ldp	x29, x30, [sp], #80
   292b0:	ret
   292b4:	ldr	x0, [sp]
   292b8:	bl	7850 <free@plt>
   292bc:	mov	x0, x20
   292c0:	bl	28c10 <scols_init_debug@@SMARTCOLS_2.25+0x1503c>
   292c4:	cbz	x0, 29158 <scols_init_debug@@SMARTCOLS_2.25+0x15584>
   292c8:	mov	x23, x0
   292cc:	cbz	x21, 292ec <scols_init_debug@@SMARTCOLS_2.25+0x15718>
   292d0:	cbz	x22, 292ec <scols_init_debug@@SMARTCOLS_2.25+0x15718>
   292d4:	sub	x24, x22, #0x1
   292d8:	mov	x0, x21
   292dc:	mov	x1, x23
   292e0:	mov	x2, x24
   292e4:	bl	7be0 <strncpy@plt>
   292e8:	strb	wzr, [x21, x24]
   292ec:	cbz	x19, 2931c <scols_init_debug@@SMARTCOLS_2.25+0x15748>
   292f0:	mov	x0, x20
   292f4:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   292f8:	mov	x1, x23
   292fc:	mov	x2, xzr
   29300:	bl	29344 <scols_init_debug@@SMARTCOLS_2.25+0x15770>
   29304:	mov	x24, x0
   29308:	str	x0, [x19]
   2930c:	mov	x0, x23
   29310:	bl	7850 <free@plt>
   29314:	cbnz	x24, 29324 <scols_init_debug@@SMARTCOLS_2.25+0x15750>
   29318:	b	29158 <scols_init_debug@@SMARTCOLS_2.25+0x15584>
   2931c:	mov	x0, x23
   29320:	bl	7850 <free@plt>
   29324:	mov	w0, wzr
   29328:	b	29298 <scols_init_debug@@SMARTCOLS_2.25+0x156c4>
   2932c:	stp	x29, x30, [sp, #-16]!
   29330:	mov	x29, sp
   29334:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   29338:	ldr	x0, [x0]
   2933c:	ldp	x29, x30, [sp], #16
   29340:	ret
   29344:	stp	x29, x30, [sp, #-64]!
   29348:	stp	x28, x23, [sp, #16]
   2934c:	stp	x22, x21, [sp, #32]
   29350:	stp	x20, x19, [sp, #48]
   29354:	mov	x29, sp
   29358:	sub	sp, sp, #0x1, lsl #12
   2935c:	sub	sp, sp, #0x10
   29360:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29364:	add	x8, x8, #0x1ad
   29368:	cmp	x0, #0x0
   2936c:	csel	x20, x8, x0, eq  // eq = none
   29370:	cbz	x1, 295f0 <scols_init_debug@@SMARTCOLS_2.25+0x15a1c>
   29374:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29378:	mov	x21, x2
   2937c:	add	x0, x0, #0x67f
   29380:	mov	w2, #0x5                   	// #5
   29384:	mov	x22, x1
   29388:	bl	74d0 <strncmp@plt>
   2938c:	cbz	w0, 293a4 <scols_init_debug@@SMARTCOLS_2.25+0x157d0>
   29390:	mov	x0, x22
   29394:	bl	7650 <strdup@plt>
   29398:	mov	x19, x0
   2939c:	cbnz	x0, 293c8 <scols_init_debug@@SMARTCOLS_2.25+0x157f4>
   293a0:	b	295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>
   293a4:	add	x2, sp, #0x8
   293a8:	mov	x1, x22
   293ac:	bl	7ce0 <__xstat@plt>
   293b0:	cbz	w0, 29510 <scols_init_debug@@SMARTCOLS_2.25+0x1593c>
   293b4:	add	x22, x22, #0x5
   293b8:	mov	x0, x22
   293bc:	bl	7650 <strdup@plt>
   293c0:	mov	x19, x0
   293c4:	cbz	x0, 295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>
   293c8:	mov	w1, #0x2f                  	// #47
   293cc:	mov	x0, x19
   293d0:	bl	7950 <strchr@plt>
   293d4:	cbz	x0, 293f0 <scols_init_debug@@SMARTCOLS_2.25+0x1581c>
   293d8:	mov	w23, #0x21                  	// #33
   293dc:	strb	w23, [x0]
   293e0:	mov	w1, #0x2f                  	// #47
   293e4:	mov	x0, x19
   293e8:	bl	7950 <strchr@plt>
   293ec:	cbnz	x0, 293dc <scols_init_debug@@SMARTCOLS_2.25+0x15808>
   293f0:	cbz	x21, 2947c <scols_init_debug@@SMARTCOLS_2.25+0x158a8>
   293f4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   293f8:	add	x0, x0, #0x8fb
   293fc:	mov	w2, #0x3                   	// #3
   29400:	mov	x1, x22
   29404:	bl	74d0 <strncmp@plt>
   29408:	cbz	w0, 2947c <scols_init_debug@@SMARTCOLS_2.25+0x158a8>
   2940c:	mov	x0, x21
   29410:	bl	7650 <strdup@plt>
   29414:	mov	x21, x0
   29418:	cbz	x0, 295b8 <scols_init_debug@@SMARTCOLS_2.25+0x159e4>
   2941c:	mov	w1, #0x2f                  	// #47
   29420:	mov	x0, x21
   29424:	bl	7950 <strchr@plt>
   29428:	cbz	x0, 29444 <scols_init_debug@@SMARTCOLS_2.25+0x15870>
   2942c:	mov	w22, #0x21                  	// #33
   29430:	strb	w22, [x0]
   29434:	mov	w1, #0x2f                  	// #47
   29438:	mov	x0, x21
   2943c:	bl	7950 <strchr@plt>
   29440:	cbnz	x0, 29430 <scols_init_debug@@SMARTCOLS_2.25+0x1585c>
   29444:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29448:	add	x2, x2, #0x5fa
   2944c:	add	x0, sp, #0x8
   29450:	mov	w1, #0x1000                	// #4096
   29454:	mov	x3, x20
   29458:	mov	x4, x21
   2945c:	mov	x5, x19
   29460:	bl	7300 <snprintf@plt>
   29464:	mov	w20, w0
   29468:	mov	x0, x21
   2946c:	bl	7850 <free@plt>
   29470:	cmp	w20, #0xfff
   29474:	b.hi	295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>  // b.pmore
   29478:	b	29550 <scols_init_debug@@SMARTCOLS_2.25+0x1597c>
   2947c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29480:	add	x2, x2, #0x611
   29484:	add	x0, sp, #0x8
   29488:	mov	w1, #0x1000                	// #4096
   2948c:	mov	x3, x20
   29490:	mov	x4, x19
   29494:	bl	7300 <snprintf@plt>
   29498:	cmp	w0, #0xfff
   2949c:	b.hi	295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>  // b.pmore
   294a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   294a4:	add	x1, x1, #0x8d2
   294a8:	add	x0, sp, #0x8
   294ac:	stur	xzr, [x29, #-8]
   294b0:	bl	73c0 <fopen@plt>
   294b4:	cbz	x0, 2952c <scols_init_debug@@SMARTCOLS_2.25+0x15958>
   294b8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   294bc:	add	x1, x1, #0x4e5
   294c0:	sub	x2, x29, #0x4
   294c4:	sub	x3, x29, #0x8
   294c8:	mov	x22, x0
   294cc:	bl	7490 <__isoc99_fscanf@plt>
   294d0:	cmp	w0, #0x2
   294d4:	b.ne	2951c <scols_init_debug@@SMARTCOLS_2.25+0x15948>  // b.any
   294d8:	ldp	w9, w8, [x29, #-8]
   294dc:	lsl	w10, w8, #8
   294e0:	and	w8, w8, #0xfffff000
   294e4:	and	x21, x10, #0xfff00
   294e8:	lsr	x8, x8, #12
   294ec:	and	x11, x9, #0xffffff00
   294f0:	bfi	x21, x8, #44, #20
   294f4:	bfxil	x21, x9, #0, #8
   294f8:	lsr	x8, x11, #8
   294fc:	bfi	x21, x8, #20, #24
   29500:	mov	x0, x22
   29504:	bl	7370 <fclose@plt>
   29508:	cbnz	x21, 295b8 <scols_init_debug@@SMARTCOLS_2.25+0x159e4>
   2950c:	b	2952c <scols_init_debug@@SMARTCOLS_2.25+0x15958>
   29510:	ldr	x21, [sp, #40]
   29514:	mov	x19, xzr
   29518:	b	295b8 <scols_init_debug@@SMARTCOLS_2.25+0x159e4>
   2951c:	mov	x21, xzr
   29520:	mov	x0, x22
   29524:	bl	7370 <fclose@plt>
   29528:	cbnz	x21, 295b8 <scols_init_debug@@SMARTCOLS_2.25+0x159e4>
   2952c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29530:	add	x2, x2, #0x625
   29534:	add	x0, sp, #0x8
   29538:	mov	w1, #0x1000                	// #4096
   2953c:	mov	x3, x20
   29540:	mov	x4, x19
   29544:	bl	7300 <snprintf@plt>
   29548:	cmp	w0, #0xfff
   2954c:	b.hi	295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>  // b.pmore
   29550:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   29554:	add	x1, x1, #0x8d2
   29558:	add	x0, sp, #0x8
   2955c:	stur	xzr, [x29, #-8]
   29560:	bl	73c0 <fopen@plt>
   29564:	cbz	x0, 295b4 <scols_init_debug@@SMARTCOLS_2.25+0x159e0>
   29568:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2956c:	add	x1, x1, #0x4e5
   29570:	sub	x2, x29, #0x4
   29574:	sub	x3, x29, #0x8
   29578:	mov	x20, x0
   2957c:	bl	7490 <__isoc99_fscanf@plt>
   29580:	cmp	w0, #0x2
   29584:	b.ne	295e0 <scols_init_debug@@SMARTCOLS_2.25+0x15a0c>  // b.any
   29588:	ldp	w9, w8, [x29, #-8]
   2958c:	lsl	w10, w8, #8
   29590:	and	w8, w8, #0xfffff000
   29594:	and	x21, x10, #0xfff00
   29598:	lsr	x8, x8, #12
   2959c:	and	x11, x9, #0xffffff00
   295a0:	bfi	x21, x8, #44, #20
   295a4:	bfxil	x21, x9, #0, #8
   295a8:	lsr	x8, x11, #8
   295ac:	bfi	x21, x8, #20, #24
   295b0:	b	295e4 <scols_init_debug@@SMARTCOLS_2.25+0x15a10>
   295b4:	mov	x21, xzr
   295b8:	mov	x0, x19
   295bc:	bl	7850 <free@plt>
   295c0:	mov	x0, x21
   295c4:	add	sp, sp, #0x1, lsl #12
   295c8:	add	sp, sp, #0x10
   295cc:	ldp	x20, x19, [sp, #48]
   295d0:	ldp	x22, x21, [sp, #32]
   295d4:	ldp	x28, x23, [sp, #16]
   295d8:	ldp	x29, x30, [sp], #64
   295dc:	ret
   295e0:	mov	x21, xzr
   295e4:	mov	x0, x20
   295e8:	bl	7370 <fclose@plt>
   295ec:	b	295b8 <scols_init_debug@@SMARTCOLS_2.25+0x159e4>
   295f0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x1742c>
   295f4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   295f8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   295fc:	add	x0, x0, #0x8e3
   29600:	add	x1, x1, #0x5a5
   29604:	add	x3, x3, #0x5b1
   29608:	mov	w2, #0x354                 	// #852
   2960c:	bl	7c90 <__assert_fail@plt>
   29610:	stp	x29, x30, [sp, #-64]!
   29614:	str	x23, [sp, #16]
   29618:	stp	x22, x21, [sp, #32]
   2961c:	stp	x20, x19, [sp, #48]
   29620:	mov	x29, sp
   29624:	cbz	x0, 29668 <scols_init_debug@@SMARTCOLS_2.25+0x15a94>
   29628:	mov	x23, x0
   2962c:	mov	x0, xzr
   29630:	mov	x19, x3
   29634:	mov	x20, x2
   29638:	mov	x22, x1
   2963c:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   29640:	cbz	x0, 29670 <scols_init_debug@@SMARTCOLS_2.25+0x15a9c>
   29644:	mov	x1, x23
   29648:	mov	x2, xzr
   2964c:	mov	x21, x0
   29650:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   29654:	cbz	w0, 29678 <scols_init_debug@@SMARTCOLS_2.25+0x15aa4>
   29658:	mov	x0, x21
   2965c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   29660:	mov	w0, #0xfffffff4            	// #-12
   29664:	b	296a8 <scols_init_debug@@SMARTCOLS_2.25+0x15ad4>
   29668:	mov	w0, #0xffffffea            	// #-22
   2966c:	b	296a8 <scols_init_debug@@SMARTCOLS_2.25+0x15ad4>
   29670:	mov	w0, #0xfffffff4            	// #-12
   29674:	b	296a8 <scols_init_debug@@SMARTCOLS_2.25+0x15ad4>
   29678:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2967c:	ldrb	w8, [x8, #2800]
   29680:	tbnz	w8, #2, 296bc <scols_init_debug@@SMARTCOLS_2.25+0x15ae8>
   29684:	mov	x0, x21
   29688:	mov	x1, x22
   2968c:	mov	x2, x20
   29690:	mov	x3, x19
   29694:	bl	290c0 <scols_init_debug@@SMARTCOLS_2.25+0x154ec>
   29698:	mov	w19, w0
   2969c:	mov	x0, x21
   296a0:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   296a4:	mov	w0, w19
   296a8:	ldp	x20, x19, [sp, #48]
   296ac:	ldp	x22, x21, [sp, #32]
   296b0:	ldr	x23, [sp, #16]
   296b4:	ldp	x29, x30, [sp], #64
   296b8:	ret
   296bc:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   296c0:	ldr	x8, [x8, #4016]
   296c4:	ldr	x23, [x8]
   296c8:	bl	7390 <getpid@plt>
   296cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   296d0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   296d4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   296d8:	mov	w2, w0
   296dc:	add	x1, x1, #0x2eb
   296e0:	add	x3, x3, #0x4ce
   296e4:	add	x4, x4, #0x918
   296e8:	mov	x0, x23
   296ec:	bl	7dc0 <fprintf@plt>
   296f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   296f4:	add	x1, x1, #0x31d
   296f8:	mov	x0, x21
   296fc:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   29700:	b	29684 <scols_init_debug@@SMARTCOLS_2.25+0x15ab0>
   29704:	sub	sp, sp, #0x40
   29708:	stp	x22, x21, [sp, #32]
   2970c:	mov	x21, x0
   29710:	mov	x0, xzr
   29714:	stp	x29, x30, [sp, #16]
   29718:	stp	x20, x19, [sp, #48]
   2971c:	add	x29, sp, #0x10
   29720:	mov	x19, x1
   29724:	str	xzr, [sp, #8]
   29728:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   2972c:	mov	x20, x0
   29730:	cbz	x0, 29754 <scols_init_debug@@SMARTCOLS_2.25+0x15b80>
   29734:	mov	x0, x20
   29738:	mov	x1, x21
   2973c:	mov	x2, xzr
   29740:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   29744:	cbz	w0, 2978c <scols_init_debug@@SMARTCOLS_2.25+0x15bb8>
   29748:	mov	x0, x20
   2974c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   29750:	mov	x20, xzr
   29754:	mov	w21, wzr
   29758:	mov	x0, x20
   2975c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   29760:	ldr	x0, [sp, #8]
   29764:	cbz	x19, 29770 <scols_init_debug@@SMARTCOLS_2.25+0x15b9c>
   29768:	str	x0, [x19]
   2976c:	b	29774 <scols_init_debug@@SMARTCOLS_2.25+0x15ba0>
   29770:	bl	7850 <free@plt>
   29774:	mov	w0, w21
   29778:	ldp	x20, x19, [sp, #48]
   2977c:	ldp	x22, x21, [sp, #32]
   29780:	ldp	x29, x30, [sp, #16]
   29784:	add	sp, sp, #0x40
   29788:	ret
   2978c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   29790:	ldrb	w8, [x8, #2800]
   29794:	tbnz	w8, #2, 29818 <scols_init_debug@@SMARTCOLS_2.25+0x15c44>
   29798:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2979c:	add	x2, x2, #0x570
   297a0:	add	x1, sp, #0x8
   297a4:	mov	x0, x20
   297a8:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12634>
   297ac:	cmp	w0, #0x1
   297b0:	mov	w21, wzr
   297b4:	b.lt	29758 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>  // b.tstop
   297b8:	ldr	x22, [sp, #8]
   297bc:	cbz	x22, 29758 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>
   297c0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   297c4:	add	x1, x1, #0x578
   297c8:	mov	w2, #0x4                   	// #4
   297cc:	mov	x0, x22
   297d0:	bl	74d0 <strncmp@plt>
   297d4:	cbz	w0, 297f8 <scols_init_debug@@SMARTCOLS_2.25+0x15c24>
   297d8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   297dc:	add	x1, x1, #0x57d
   297e0:	mov	w2, #0x11                  	// #17
   297e4:	mov	x0, x22
   297e8:	bl	74d0 <strncmp@plt>
   297ec:	cmp	w0, #0x0
   297f0:	cset	w21, eq  // eq = none
   297f4:	b	29758 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>
   297f8:	add	x0, x22, #0x4
   297fc:	mov	w1, #0x2d                  	// #45
   29800:	bl	76c0 <strrchr@plt>
   29804:	cbz	x0, 29754 <scols_init_debug@@SMARTCOLS_2.25+0x15b80>
   29808:	ldrb	w8, [x0, #1]
   2980c:	cmp	w8, #0x0
   29810:	cset	w21, ne  // ne = any
   29814:	b	29758 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>
   29818:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2981c:	ldr	x8, [x8, #4016]
   29820:	ldr	x21, [x8]
   29824:	bl	7390 <getpid@plt>
   29828:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2982c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29830:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29834:	mov	w2, w0
   29838:	add	x1, x1, #0x2eb
   2983c:	add	x3, x3, #0x4ce
   29840:	add	x4, x4, #0x918
   29844:	mov	x0, x21
   29848:	bl	7dc0 <fprintf@plt>
   2984c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   29850:	add	x1, x1, #0x31d
   29854:	mov	x0, x20
   29858:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   2985c:	b	29798 <scols_init_debug@@SMARTCOLS_2.25+0x15bc4>
   29860:	stp	x29, x30, [sp, #-32]!
   29864:	mov	x29, sp
   29868:	add	x3, x29, #0x18
   2986c:	mov	x1, xzr
   29870:	mov	x2, xzr
   29874:	str	x19, [sp, #16]
   29878:	mov	x19, x0
   2987c:	bl	29610 <scols_init_debug@@SMARTCOLS_2.25+0x15a3c>
   29880:	ldr	x8, [x29, #24]
   29884:	cmp	x8, x19
   29888:	ldr	x19, [sp, #16]
   2988c:	cset	w8, eq  // eq = none
   29890:	cmp	w0, #0x0
   29894:	csinv	w0, w8, wzr, eq  // eq = none
   29898:	ldp	x29, x30, [sp], #32
   2989c:	ret
   298a0:	stp	x29, x30, [sp, #-80]!
   298a4:	stp	x28, x25, [sp, #16]
   298a8:	stp	x24, x23, [sp, #32]
   298ac:	stp	x22, x21, [sp, #48]
   298b0:	stp	x20, x19, [sp, #64]
   298b4:	mov	x29, sp
   298b8:	sub	sp, sp, #0x1, lsl #12
   298bc:	mov	x19, x4
   298c0:	mov	x21, x3
   298c4:	mov	x22, x2
   298c8:	mov	x23, x1
   298cc:	mov	x24, x0
   298d0:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   298d4:	cbz	x0, 2999c <scols_init_debug@@SMARTCOLS_2.25+0x15dc8>
   298d8:	ldrb	w8, [x0, #32]
   298dc:	mov	x20, x0
   298e0:	tbnz	w8, #1, 2999c <scols_init_debug@@SMARTCOLS_2.25+0x15dc8>
   298e4:	tbnz	w8, #0, 29958 <scols_init_debug@@SMARTCOLS_2.25+0x15d84>
   298e8:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   298ec:	orr	w8, w8, #0x2
   298f0:	add	x3, x3, #0xfc6
   298f4:	mov	x1, sp
   298f8:	mov	w2, #0xfff                 	// #4095
   298fc:	mov	x0, x24
   29900:	strb	w8, [x20, #32]
   29904:	mov	x25, sp
   29908:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   2990c:	tbnz	x0, #63, 299a0 <scols_init_debug@@SMARTCOLS_2.25+0x15dcc>
   29910:	strb	wzr, [x25, x0]
   29914:	mov	x0, sp
   29918:	mov	w1, #0x2f                  	// #47
   2991c:	bl	76c0 <strrchr@plt>
   29920:	cbz	x0, 299bc <scols_init_debug@@SMARTCOLS_2.25+0x15de8>
   29924:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29928:	add	x0, x0, #0x1
   2992c:	add	x2, x20, #0x10
   29930:	add	x3, x20, #0x14
   29934:	add	x4, x20, #0x18
   29938:	add	x5, x20, #0x1c
   2993c:	add	x1, x1, #0x58f
   29940:	bl	7b70 <__isoc99_sscanf@plt>
   29944:	cmp	w0, #0x4
   29948:	b.ne	299bc <scols_init_debug@@SMARTCOLS_2.25+0x15de8>  // b.any
   2994c:	ldrb	w8, [x20, #32]
   29950:	orr	w8, w8, #0x1
   29954:	strb	w8, [x20, #32]
   29958:	cbz	x23, 29964 <scols_init_debug@@SMARTCOLS_2.25+0x15d90>
   2995c:	ldr	w8, [x20, #16]
   29960:	str	w8, [x23]
   29964:	cbz	x22, 29970 <scols_init_debug@@SMARTCOLS_2.25+0x15d9c>
   29968:	ldr	w8, [x20, #20]
   2996c:	str	w8, [x22]
   29970:	cbz	x21, 2997c <scols_init_debug@@SMARTCOLS_2.25+0x15da8>
   29974:	ldr	w8, [x20, #24]
   29978:	str	w8, [x21]
   2997c:	cbz	x19, 29988 <scols_init_debug@@SMARTCOLS_2.25+0x15db4>
   29980:	ldr	w8, [x20, #28]
   29984:	str	w8, [x19]
   29988:	ldrb	w8, [x20, #32]
   2998c:	mov	w0, wzr
   29990:	and	w8, w8, #0xfffffffd
   29994:	strb	w8, [x20, #32]
   29998:	b	299a0 <scols_init_debug@@SMARTCOLS_2.25+0x15dcc>
   2999c:	mov	w0, #0xffffffea            	// #-22
   299a0:	add	sp, sp, #0x1, lsl #12
   299a4:	ldp	x20, x19, [sp, #64]
   299a8:	ldp	x22, x21, [sp, #48]
   299ac:	ldp	x24, x23, [sp, #32]
   299b0:	ldp	x28, x25, [sp, #16]
   299b4:	ldp	x29, x30, [sp], #80
   299b8:	ret
   299bc:	mov	w0, #0xffffffff            	// #-1
   299c0:	b	299a0 <scols_init_debug@@SMARTCOLS_2.25+0x15dcc>
   299c4:	stp	x29, x30, [sp, #-48]!
   299c8:	stp	x28, x21, [sp, #16]
   299cc:	stp	x20, x19, [sp, #32]
   299d0:	mov	x29, sp
   299d4:	sub	sp, sp, #0x410
   299d8:	mov	x21, x0
   299dc:	mov	x0, xzr
   299e0:	cbz	x1, 29a10 <scols_init_debug@@SMARTCOLS_2.25+0x15e3c>
   299e4:	mov	x19, x2
   299e8:	cbz	x2, 29a10 <scols_init_debug@@SMARTCOLS_2.25+0x15e3c>
   299ec:	mov	x20, x1
   299f0:	sub	x1, x29, #0x4
   299f4:	mov	x0, x21
   299f8:	mov	x2, xzr
   299fc:	mov	x3, xzr
   29a00:	mov	x4, xzr
   29a04:	bl	298a0 <scols_init_debug@@SMARTCOLS_2.25+0x15ccc>
   29a08:	cbz	w0, 29a24 <scols_init_debug@@SMARTCOLS_2.25+0x15e50>
   29a0c:	mov	x0, xzr
   29a10:	add	sp, sp, #0x410
   29a14:	ldp	x20, x19, [sp, #32]
   29a18:	ldp	x28, x21, [sp, #16]
   29a1c:	ldp	x29, x30, [sp], #48
   29a20:	ret
   29a24:	mov	x0, x21
   29a28:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   29a2c:	ldur	w6, [x29, #-4]
   29a30:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29a34:	add	x8, x8, #0x1ad
   29a38:	cmp	x0, #0x0
   29a3c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29a40:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29a44:	csel	x3, x8, x0, eq  // eq = none
   29a48:	add	x2, x2, #0x68d
   29a4c:	add	x4, x4, #0x6a4
   29a50:	add	x0, sp, #0xc
   29a54:	mov	w1, #0x400                 	// #1024
   29a58:	mov	x5, x20
   29a5c:	mov	x7, x19
   29a60:	bl	7300 <snprintf@plt>
   29a64:	tbnz	w0, #31, 29a0c <scols_init_debug@@SMARTCOLS_2.25+0x15e38>
   29a68:	cmp	w0, #0x3ff
   29a6c:	b.hi	29a0c <scols_init_debug@@SMARTCOLS_2.25+0x15e38>  // b.pmore
   29a70:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   29a74:	add	x1, x1, #0x8d2
   29a78:	add	x0, sp, #0xc
   29a7c:	bl	73c0 <fopen@plt>
   29a80:	cbz	x0, 29a10 <scols_init_debug@@SMARTCOLS_2.25+0x15e3c>
   29a84:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29a88:	add	x1, x1, #0x59b
   29a8c:	add	x2, sp, #0xc
   29a90:	mov	x19, x0
   29a94:	bl	7490 <__isoc99_fscanf@plt>
   29a98:	mov	w20, w0
   29a9c:	mov	x0, x19
   29aa0:	bl	7370 <fclose@plt>
   29aa4:	cmp	w20, #0x1
   29aa8:	b.ne	29a0c <scols_init_debug@@SMARTCOLS_2.25+0x15e38>  // b.any
   29aac:	add	x0, sp, #0xc
   29ab0:	bl	7650 <strdup@plt>
   29ab4:	b	29a10 <scols_init_debug@@SMARTCOLS_2.25+0x15e3c>
   29ab8:	stp	x29, x30, [sp, #-48]!
   29abc:	str	x28, [sp, #16]
   29ac0:	stp	x20, x19, [sp, #32]
   29ac4:	mov	x29, sp
   29ac8:	sub	sp, sp, #0x1, lsl #12
   29acc:	sub	sp, sp, #0x80
   29ad0:	cbz	x1, 29af4 <scols_init_debug@@SMARTCOLS_2.25+0x15f20>
   29ad4:	mov	x19, x1
   29ad8:	mov	x1, sp
   29adc:	mov	x2, xzr
   29ae0:	mov	x3, xzr
   29ae4:	mov	x4, xzr
   29ae8:	mov	x20, x0
   29aec:	bl	298a0 <scols_init_debug@@SMARTCOLS_2.25+0x15ccc>
   29af0:	cbz	w0, 29b10 <scols_init_debug@@SMARTCOLS_2.25+0x15f3c>
   29af4:	mov	w0, wzr
   29af8:	add	sp, sp, #0x1, lsl #12
   29afc:	add	sp, sp, #0x80
   29b00:	ldp	x20, x19, [sp, #32]
   29b04:	ldr	x28, [sp, #16]
   29b08:	ldp	x29, x30, [sp], #48
   29b0c:	ret
   29b10:	mov	x0, x20
   29b14:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   29b18:	ldr	w6, [sp]
   29b1c:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29b20:	add	x8, x8, #0x1ad
   29b24:	cmp	x0, #0x0
   29b28:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29b2c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29b30:	csel	x3, x8, x0, eq  // eq = none
   29b34:	add	x2, x2, #0x6af
   29b38:	add	x4, x4, #0x6a4
   29b3c:	add	x0, sp, #0x80
   29b40:	mov	w1, #0x1000                	// #4096
   29b44:	mov	x5, x19
   29b48:	bl	7300 <snprintf@plt>
   29b4c:	tbnz	w0, #31, 29af4 <scols_init_debug@@SMARTCOLS_2.25+0x15f20>
   29b50:	cmp	w0, #0xfff
   29b54:	b.hi	29af4 <scols_init_debug@@SMARTCOLS_2.25+0x15f20>  // b.pmore
   29b58:	add	x1, sp, #0x80
   29b5c:	mov	x2, sp
   29b60:	mov	w0, wzr
   29b64:	bl	7ce0 <__xstat@plt>
   29b68:	ldr	w8, [sp, #16]
   29b6c:	cmp	w0, #0x0
   29b70:	cset	w9, eq  // eq = none
   29b74:	and	w8, w8, #0xf000
   29b78:	cmp	w8, #0x4, lsl #12
   29b7c:	cset	w8, eq  // eq = none
   29b80:	and	w0, w9, w8
   29b84:	b	29af8 <scols_init_debug@@SMARTCOLS_2.25+0x15f24>
   29b88:	stp	x29, x30, [sp, #-32]!
   29b8c:	str	x28, [sp, #16]
   29b90:	mov	x29, sp
   29b94:	sub	sp, sp, #0x1, lsl #12
   29b98:	sub	sp, sp, #0x80
   29b9c:	mov	x2, x1
   29ba0:	add	x1, sp, #0x80
   29ba4:	bl	29bd8 <scols_init_debug@@SMARTCOLS_2.25+0x16004>
   29ba8:	cbz	x0, 29bc4 <scols_init_debug@@SMARTCOLS_2.25+0x15ff0>
   29bac:	add	x1, sp, #0x80
   29bb0:	mov	x2, sp
   29bb4:	mov	w0, wzr
   29bb8:	bl	7ce0 <__xstat@plt>
   29bbc:	cmp	w0, #0x0
   29bc0:	cset	w0, eq  // eq = none
   29bc4:	add	sp, sp, #0x1, lsl #12
   29bc8:	add	sp, sp, #0x80
   29bcc:	ldr	x28, [sp, #16]
   29bd0:	ldp	x29, x30, [sp], #32
   29bd4:	ret
   29bd8:	sub	sp, sp, #0x50
   29bdc:	stp	x29, x30, [sp, #32]
   29be0:	add	x29, sp, #0x20
   29be4:	stp	x20, x19, [sp, #64]
   29be8:	mov	x20, x2
   29bec:	mov	x19, x1
   29bf0:	add	x1, x29, #0x1c
   29bf4:	add	x2, x29, #0x18
   29bf8:	sub	x3, x29, #0x4
   29bfc:	sub	x4, x29, #0x8
   29c00:	str	x21, [sp, #48]
   29c04:	mov	x21, x0
   29c08:	bl	298a0 <scols_init_debug@@SMARTCOLS_2.25+0x15ccc>
   29c0c:	cbz	w0, 29c18 <scols_init_debug@@SMARTCOLS_2.25+0x16044>
   29c10:	mov	x0, xzr
   29c14:	b	29c74 <scols_init_debug@@SMARTCOLS_2.25+0x160a0>
   29c18:	mov	x0, x21
   29c1c:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   29c20:	ldp	w6, w5, [x29, #24]
   29c24:	ldp	w8, w7, [x29, #-8]
   29c28:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29c2c:	add	x9, x9, #0x1ad
   29c30:	cmp	x0, #0x0
   29c34:	csel	x3, x9, x0, eq  // eq = none
   29c38:	cbz	x20, 29c4c <scols_init_debug@@SMARTCOLS_2.25+0x16078>
   29c3c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29c40:	str	x20, [sp, #8]
   29c44:	add	x2, x2, #0x6c3
   29c48:	b	29c54 <scols_init_debug@@SMARTCOLS_2.25+0x16080>
   29c4c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29c50:	add	x2, x2, #0x6ed
   29c54:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29c58:	add	x4, x4, #0x6df
   29c5c:	mov	w1, #0x1000                	// #4096
   29c60:	mov	x0, x19
   29c64:	str	w8, [sp]
   29c68:	bl	7300 <snprintf@plt>
   29c6c:	cmp	w0, #0xfff
   29c70:	csel	x0, xzr, x19, hi  // hi = pmore
   29c74:	ldp	x20, x19, [sp, #64]
   29c78:	ldr	x21, [sp, #48]
   29c7c:	ldp	x29, x30, [sp, #32]
   29c80:	add	sp, sp, #0x50
   29c84:	ret
   29c88:	stp	x29, x30, [sp, #-48]!
   29c8c:	str	x28, [sp, #16]
   29c90:	stp	x20, x19, [sp, #32]
   29c94:	mov	x29, sp
   29c98:	sub	sp, sp, #0x2, lsl #12
   29c9c:	sub	sp, sp, #0x90
   29ca0:	mov	x19, x1
   29ca4:	add	x1, sp, #0x90
   29ca8:	add	x2, sp, #0x10
   29cac:	add	x3, x29, #0x1c
   29cb0:	add	x4, x29, #0x18
   29cb4:	mov	x20, x0
   29cb8:	bl	298a0 <scols_init_debug@@SMARTCOLS_2.25+0x15ccc>
   29cbc:	cbnz	w0, 29d10 <scols_init_debug@@SMARTCOLS_2.25+0x1613c>
   29cc0:	mov	x0, x20
   29cc4:	bl	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   29cc8:	ldr	w5, [sp, #144]
   29ccc:	ldr	w6, [sp, #16]
   29cd0:	ldp	w8, w7, [x29, #24]
   29cd4:	adrp	x9, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29cd8:	add	x9, x9, #0x1ad
   29cdc:	cmp	x0, #0x0
   29ce0:	csel	x3, x9, x0, eq  // eq = none
   29ce4:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29ce8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29cec:	add	x0, sp, #0x1, lsl #12
   29cf0:	add	x2, x2, #0x6ed
   29cf4:	add	x4, x4, #0x6df
   29cf8:	add	x0, x0, #0x90
   29cfc:	mov	w1, #0x1000                	// #4096
   29d00:	str	w8, [sp]
   29d04:	bl	7300 <snprintf@plt>
   29d08:	cmp	w0, #0xfff
   29d0c:	b.ls	29d2c <scols_init_debug@@SMARTCOLS_2.25+0x16158>  // b.plast
   29d10:	mov	w0, wzr
   29d14:	add	sp, sp, #0x2, lsl #12
   29d18:	add	sp, sp, #0x90
   29d1c:	ldp	x20, x19, [sp, #32]
   29d20:	ldr	x28, [sp, #16]
   29d24:	ldp	x29, x30, [sp], #48
   29d28:	ret
   29d2c:	add	x1, sp, #0x1, lsl #12
   29d30:	add	x1, x1, #0x90
   29d34:	add	x2, sp, #0x10
   29d38:	mov	w0, wzr
   29d3c:	bl	7ce0 <__xstat@plt>
   29d40:	mov	w8, w0
   29d44:	mov	w0, wzr
   29d48:	cbnz	w8, 29d14 <scols_init_debug@@SMARTCOLS_2.25+0x16140>
   29d4c:	add	x0, sp, #0x1, lsl #12
   29d50:	add	x0, x0, #0x90
   29d54:	add	x1, sp, #0x90
   29d58:	mov	w2, #0xfff                 	// #4095
   29d5c:	add	x20, sp, #0x90
   29d60:	bl	71c0 <readlink@plt>
   29d64:	tbnz	x0, #63, 29d10 <scols_init_debug@@SMARTCOLS_2.25+0x1613c>
   29d68:	strb	wzr, [x20, x0]
   29d6c:	add	x0, sp, #0x90
   29d70:	mov	x1, x19
   29d74:	bl	7b00 <strstr@plt>
   29d78:	cmp	x0, #0x0
   29d7c:	cset	w0, ne  // ne = any
   29d80:	b	29d14 <scols_init_debug@@SMARTCOLS_2.25+0x16140>
   29d84:	mov	x1, x0
   29d88:	mov	x0, xzr
   29d8c:	mov	x2, xzr
   29d90:	b	29344 <scols_init_debug@@SMARTCOLS_2.25+0x15770>
   29d94:	stp	x29, x30, [sp, #-64]!
   29d98:	str	x28, [sp, #16]
   29d9c:	stp	x22, x21, [sp, #32]
   29da0:	stp	x20, x19, [sp, #48]
   29da4:	mov	x29, sp
   29da8:	sub	sp, sp, #0x1, lsl #12
   29dac:	mov	x21, x2
   29db0:	mov	x19, x1
   29db4:	mov	x1, sp
   29db8:	mov	w2, #0xfff                 	// #4095
   29dbc:	mov	x3, xzr
   29dc0:	mov	x20, x0
   29dc4:	mov	x22, sp
   29dc8:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   29dcc:	tbnz	x0, #63, 29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>
   29dd0:	strb	wzr, [x22, x0]
   29dd4:	mov	x0, sp
   29dd8:	mov	w1, #0x2f                  	// #47
   29ddc:	bl	76c0 <strrchr@plt>
   29de0:	cbz	x0, 29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>
   29de4:	add	x22, x0, #0x1
   29de8:	mov	x0, x22
   29dec:	bl	7030 <strlen@plt>
   29df0:	add	x2, x0, #0x1
   29df4:	cmp	x2, x21
   29df8:	b.hi	29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>  // b.pmore
   29dfc:	mov	x0, x19
   29e00:	mov	x1, x22
   29e04:	bl	6f90 <memcpy@plt>
   29e08:	cbz	x19, 29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>
   29e0c:	mov	w1, #0x21                  	// #33
   29e10:	mov	x0, x19
   29e14:	bl	7950 <strchr@plt>
   29e18:	cbz	x0, 29e34 <scols_init_debug@@SMARTCOLS_2.25+0x16260>
   29e1c:	mov	w22, #0x2f                  	// #47
   29e20:	strb	w22, [x0]
   29e24:	mov	w1, #0x21                  	// #33
   29e28:	mov	x0, x19
   29e2c:	bl	7950 <strchr@plt>
   29e30:	cbnz	x0, 29e20 <scols_init_debug@@SMARTCOLS_2.25+0x1624c>
   29e34:	mov	x0, x19
   29e38:	bl	7030 <strlen@plt>
   29e3c:	add	x8, x0, #0x6
   29e40:	cmp	x8, x21
   29e44:	b.hi	29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>  // b.pmore
   29e48:	add	x8, x19, #0x5
   29e4c:	add	x2, x0, #0x1
   29e50:	mov	x0, x8
   29e54:	mov	x1, x19
   29e58:	bl	6fb0 <memmove@plt>
   29e5c:	mov	w8, #0x642f                	// #25647
   29e60:	movk	w8, #0x7665, lsl #16
   29e64:	mov	w9, #0x2f                  	// #47
   29e68:	mov	x2, sp
   29e6c:	mov	w0, wzr
   29e70:	mov	x1, x19
   29e74:	str	w8, [x19]
   29e78:	strb	w9, [x19, #4]
   29e7c:	bl	7ce0 <__xstat@plt>
   29e80:	cbnz	w0, 29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>
   29e84:	ldr	w8, [sp, #16]
   29e88:	and	w8, w8, #0xf000
   29e8c:	cmp	w8, #0x6, lsl #12
   29e90:	b.ne	29eb0 <scols_init_debug@@SMARTCOLS_2.25+0x162dc>  // b.any
   29e94:	ldr	x21, [sp, #32]
   29e98:	mov	x0, x20
   29e9c:	bl	24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   29ea0:	ldr	x8, [x0]
   29ea4:	cmp	x21, x8
   29ea8:	csel	x0, x19, xzr, eq  // eq = none
   29eac:	b	29eb4 <scols_init_debug@@SMARTCOLS_2.25+0x162e0>
   29eb0:	mov	x0, xzr
   29eb4:	add	sp, sp, #0x1, lsl #12
   29eb8:	ldp	x20, x19, [sp, #48]
   29ebc:	ldp	x22, x21, [sp, #32]
   29ec0:	ldr	x28, [sp, #16]
   29ec4:	ldp	x29, x30, [sp], #64
   29ec8:	ret
   29ecc:	stp	x29, x30, [sp, #-48]!
   29ed0:	stp	x22, x21, [sp, #16]
   29ed4:	mov	x22, x0
   29ed8:	mov	x0, xzr
   29edc:	stp	x20, x19, [sp, #32]
   29ee0:	mov	x29, sp
   29ee4:	mov	x20, x2
   29ee8:	mov	x21, x1
   29eec:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   29ef0:	cbz	x0, 29f38 <scols_init_debug@@SMARTCOLS_2.25+0x16364>
   29ef4:	mov	x1, x22
   29ef8:	mov	x2, xzr
   29efc:	mov	x19, x0
   29f00:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   29f04:	mov	x22, xzr
   29f08:	cbnz	w0, 29f2c <scols_init_debug@@SMARTCOLS_2.25+0x16358>
   29f0c:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   29f10:	ldrb	w8, [x8, #2800]
   29f14:	tbnz	w8, #2, 29f50 <scols_init_debug@@SMARTCOLS_2.25+0x1637c>
   29f18:	mov	x0, x19
   29f1c:	mov	x1, x21
   29f20:	mov	x2, x20
   29f24:	bl	29d94 <scols_init_debug@@SMARTCOLS_2.25+0x161c0>
   29f28:	mov	x22, x0
   29f2c:	mov	x0, x19
   29f30:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   29f34:	b	29f3c <scols_init_debug@@SMARTCOLS_2.25+0x16368>
   29f38:	mov	x22, xzr
   29f3c:	mov	x0, x22
   29f40:	ldp	x20, x19, [sp, #32]
   29f44:	ldp	x22, x21, [sp, #16]
   29f48:	ldp	x29, x30, [sp], #48
   29f4c:	ret
   29f50:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   29f54:	ldr	x8, [x8, #4016]
   29f58:	ldr	x22, [x8]
   29f5c:	bl	7390 <getpid@plt>
   29f60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   29f64:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   29f68:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   29f6c:	mov	w2, w0
   29f70:	add	x1, x1, #0x2eb
   29f74:	add	x3, x3, #0x4ce
   29f78:	add	x4, x4, #0x918
   29f7c:	mov	x0, x22
   29f80:	bl	7dc0 <fprintf@plt>
   29f84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   29f88:	add	x1, x1, #0x31d
   29f8c:	mov	x0, x19
   29f90:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   29f94:	b	29f18 <scols_init_debug@@SMARTCOLS_2.25+0x16344>
   29f98:	stp	x29, x30, [sp, #-64]!
   29f9c:	str	x28, [sp, #16]
   29fa0:	stp	x22, x21, [sp, #32]
   29fa4:	stp	x20, x19, [sp, #48]
   29fa8:	mov	x29, sp
   29fac:	sub	sp, sp, #0x1, lsl #12
   29fb0:	mov	x22, x0
   29fb4:	mov	x0, xzr
   29fb8:	mov	x21, x2
   29fbc:	mov	x19, x1
   29fc0:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   29fc4:	cbz	x0, 29fe4 <scols_init_debug@@SMARTCOLS_2.25+0x16410>
   29fc8:	mov	x1, x22
   29fcc:	mov	x2, xzr
   29fd0:	mov	x20, x0
   29fd4:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   29fd8:	cbz	w0, 29fec <scols_init_debug@@SMARTCOLS_2.25+0x16418>
   29fdc:	mov	x0, x20
   29fe0:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   29fe4:	mov	x19, xzr
   29fe8:	b	2a04c <scols_init_debug@@SMARTCOLS_2.25+0x16478>
   29fec:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   29ff0:	ldrb	w8, [x8, #2800]
   29ff4:	tbnz	w8, #2, 2a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x164d0>
   29ff8:	mov	x1, sp
   29ffc:	mov	w2, #0xfff                 	// #4095
   2a000:	mov	x0, x20
   2a004:	mov	x3, xzr
   2a008:	mov	x22, sp
   2a00c:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   2a010:	tbnz	x0, #63, 2a040 <scols_init_debug@@SMARTCOLS_2.25+0x1646c>
   2a014:	strb	wzr, [x22, x0]
   2a018:	mov	x0, sp
   2a01c:	mov	w1, #0x2f                  	// #47
   2a020:	bl	76c0 <strrchr@plt>
   2a024:	cbz	x0, 2a040 <scols_init_debug@@SMARTCOLS_2.25+0x1646c>
   2a028:	add	x22, x0, #0x1
   2a02c:	mov	x0, x22
   2a030:	bl	7030 <strlen@plt>
   2a034:	add	x2, x0, #0x1
   2a038:	cmp	x2, x21
   2a03c:	b.ls	2a068 <scols_init_debug@@SMARTCOLS_2.25+0x16494>  // b.plast
   2a040:	mov	x19, xzr
   2a044:	mov	x0, x20
   2a048:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   2a04c:	mov	x0, x19
   2a050:	add	sp, sp, #0x1, lsl #12
   2a054:	ldp	x20, x19, [sp, #48]
   2a058:	ldp	x22, x21, [sp, #32]
   2a05c:	ldr	x28, [sp, #16]
   2a060:	ldp	x29, x30, [sp], #64
   2a064:	ret
   2a068:	mov	x0, x19
   2a06c:	mov	x1, x22
   2a070:	bl	6f90 <memcpy@plt>
   2a074:	cbz	x19, 2a044 <scols_init_debug@@SMARTCOLS_2.25+0x16470>
   2a078:	mov	w1, #0x21                  	// #33
   2a07c:	mov	x0, x19
   2a080:	bl	7950 <strchr@plt>
   2a084:	cbz	x0, 2a044 <scols_init_debug@@SMARTCOLS_2.25+0x16470>
   2a088:	mov	w21, #0x2f                  	// #47
   2a08c:	strb	w21, [x0]
   2a090:	mov	w1, #0x21                  	// #33
   2a094:	mov	x0, x19
   2a098:	bl	7950 <strchr@plt>
   2a09c:	cbnz	x0, 2a08c <scols_init_debug@@SMARTCOLS_2.25+0x164b8>
   2a0a0:	b	2a044 <scols_init_debug@@SMARTCOLS_2.25+0x16470>
   2a0a4:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2a0a8:	ldr	x8, [x8, #4016]
   2a0ac:	ldr	x22, [x8]
   2a0b0:	bl	7390 <getpid@plt>
   2a0b4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2a0b8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2a0bc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2a0c0:	mov	w2, w0
   2a0c4:	add	x1, x1, #0x2eb
   2a0c8:	add	x3, x3, #0x4ce
   2a0cc:	add	x4, x4, #0x918
   2a0d0:	mov	x0, x22
   2a0d4:	bl	7dc0 <fprintf@plt>
   2a0d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2a0dc:	add	x1, x1, #0x31d
   2a0e0:	mov	x0, x20
   2a0e4:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   2a0e8:	b	29ff8 <scols_init_debug@@SMARTCOLS_2.25+0x16424>
   2a0ec:	stp	x29, x30, [sp, #-48]!
   2a0f0:	stp	x28, x21, [sp, #16]
   2a0f4:	stp	x20, x19, [sp, #32]
   2a0f8:	mov	x29, sp
   2a0fc:	sub	sp, sp, #0x2, lsl #12
   2a100:	sub	sp, sp, #0x10
   2a104:	mov	x20, x0
   2a108:	mov	x0, xzr
   2a10c:	bl	245bc <scols_init_debug@@SMARTCOLS_2.25+0x109e8>
   2a110:	cbz	x0, 2a130 <scols_init_debug@@SMARTCOLS_2.25+0x1655c>
   2a114:	mov	x1, x20
   2a118:	mov	x2, xzr
   2a11c:	mov	x19, x0
   2a120:	bl	2822c <scols_init_debug@@SMARTCOLS_2.25+0x14658>
   2a124:	cbz	w0, 2a138 <scols_init_debug@@SMARTCOLS_2.25+0x16564>
   2a128:	mov	x0, x19
   2a12c:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   2a130:	mov	w20, wzr
   2a134:	b	2a1b8 <scols_init_debug@@SMARTCOLS_2.25+0x165e4>
   2a138:	adrp	x8, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2a13c:	ldrb	w8, [x8, #2800]
   2a140:	tbnz	w8, #2, 2a214 <scols_init_debug@@SMARTCOLS_2.25+0x16640>
   2a144:	add	x1, sp, #0x1, lsl #12
   2a148:	add	x1, x1, #0x10
   2a14c:	mov	w2, #0xfff                 	// #4095
   2a150:	add	x20, sp, #0x1, lsl #12
   2a154:	mov	x0, x19
   2a158:	mov	x3, xzr
   2a15c:	add	x20, x20, #0x10
   2a160:	bl	25cc4 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   2a164:	tbnz	x0, #63, 2a19c <scols_init_debug@@SMARTCOLS_2.25+0x165c8>
   2a168:	strb	wzr, [x20, x0]
   2a16c:	add	x0, sp, #0x1, lsl #12
   2a170:	add	x0, x0, #0x10
   2a174:	mov	w1, #0x2f                  	// #47
   2a178:	bl	76c0 <strrchr@plt>
   2a17c:	cbz	x0, 2a19c <scols_init_debug@@SMARTCOLS_2.25+0x165c8>
   2a180:	add	x21, x0, #0x1
   2a184:	mov	x0, x21
   2a188:	bl	7030 <strlen@plt>
   2a18c:	add	x2, x0, #0x1
   2a190:	lsr	x8, x2, #1
   2a194:	cmp	x8, #0x800
   2a198:	b.ls	2a1d4 <scols_init_debug@@SMARTCOLS_2.25+0x16600>  // b.plast
   2a19c:	mov	x20, xzr
   2a1a0:	mov	x0, x19
   2a1a4:	mov	x1, x20
   2a1a8:	bl	288c4 <scols_init_debug@@SMARTCOLS_2.25+0x14cf0>
   2a1ac:	mov	w20, w0
   2a1b0:	mov	x0, x19
   2a1b4:	bl	247a4 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   2a1b8:	mov	w0, w20
   2a1bc:	add	sp, sp, #0x2, lsl #12
   2a1c0:	add	sp, sp, #0x10
   2a1c4:	ldp	x20, x19, [sp, #32]
   2a1c8:	ldp	x28, x21, [sp, #16]
   2a1cc:	ldp	x29, x30, [sp], #48
   2a1d0:	ret
   2a1d4:	add	x0, sp, #0xc
   2a1d8:	mov	x1, x21
   2a1dc:	add	x20, sp, #0xc
   2a1e0:	bl	6f90 <memcpy@plt>
   2a1e4:	add	x0, sp, #0xc
   2a1e8:	mov	w1, #0x21                  	// #33
   2a1ec:	bl	7950 <strchr@plt>
   2a1f0:	cbz	x0, 2a1a0 <scols_init_debug@@SMARTCOLS_2.25+0x165cc>
   2a1f4:	mov	w21, #0x2f                  	// #47
   2a1f8:	strb	w21, [x0]
   2a1fc:	add	x0, sp, #0xc
   2a200:	mov	w1, #0x21                  	// #33
   2a204:	add	x20, sp, #0xc
   2a208:	bl	7950 <strchr@plt>
   2a20c:	cbnz	x0, 2a1f8 <scols_init_debug@@SMARTCOLS_2.25+0x16624>
   2a210:	b	2a1a0 <scols_init_debug@@SMARTCOLS_2.25+0x165cc>
   2a214:	adrp	x8, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2a42c>
   2a218:	ldr	x8, [x8, #4016]
   2a21c:	ldr	x20, [x8]
   2a220:	bl	7390 <getpid@plt>
   2a224:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2a228:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x1942c>
   2a22c:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x1842c>
   2a230:	mov	w2, w0
   2a234:	add	x1, x1, #0x2eb
   2a238:	add	x3, x3, #0x4ce
   2a23c:	add	x4, x4, #0x918
   2a240:	mov	x0, x20
   2a244:	bl	7dc0 <fprintf@plt>
   2a248:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x1642c>
   2a24c:	add	x1, x1, #0x31d
   2a250:	mov	x0, x19
   2a254:	bl	283bc <scols_init_debug@@SMARTCOLS_2.25+0x147e8>
   2a258:	b	2a144 <scols_init_debug@@SMARTCOLS_2.25+0x16570>
   2a25c:	nop
   2a260:	adrp	x2, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2b42c>
   2a264:	mov	x1, #0x0                   	// #0
   2a268:	ldr	x2, [x2, #1904]
   2a26c:	b	7240 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000002a270 <.fini>:
   2a270:	stp	x29, x30, [sp, #-16]!
   2a274:	mov	x29, sp
   2a278:	ldp	x29, x30, [sp], #16
   2a27c:	ret
