INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <Structural>.
Applying current project options...
Finished applying current project options.
Resolving generics for 'tri_mode_eth_mac_v5_5'...
WARNING:sim - VHDL_and_Verilog simulation file type 'Behavioral' is not valid
   for this core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'tri_mode_eth_mac_v5_5' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'tri_mode_eth_mac_v5_5'...
Delivering associated files for 'tri_mode_eth_mac_v5_5'...
Delivering EJava files for 'tri_mode_eth_mac_v5_5'...
Generating implementation netlist for 'tri_mode_eth_mac_v5_5'...
INFO:sim - Pre-processing HDL files for 'tri_mode_eth_mac_v5_5'...
WARNING:sim - BlackBox generator run option '-iobuf' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'tri_mode_eth_mac_v5_5'
Running ngcbuild...
Writing VHO instantiation template for 'tri_mode_eth_mac_v5_5'...
Writing VEO instantiation template for 'tri_mode_eth_mac_v5_5'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Writing VHDL structural simulation model for 'tri_mode_eth_mac_v5_5'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'tri_mode_eth_mac_v5_5'...
WARNING:sim - Overwriting existing file
   /home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth
   _mac_v5_5/doc/pg051-tri-mode-eth-mac.pdf with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: tri_mode_eth_mac_v5_5.xco
XMDF file found: tri_mode_eth_mac_v5_5_xmdf.tcl
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.asy -view all -origin_type imported
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.ngc -view all -origin_type created
Checking file
"/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_m
ac_v5_5.ngc" for project device match ...
File
"/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_m
ac_v5_5.ngc" device information matches project device.
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_et
   h_mac_v5_5.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.veo -view all -origin_type imported
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_et
   h_mac_v5_5.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tmp/_cg/tri_mode_eth_ma
c_v5_5.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/tri_mode_eth_mac_v5_5"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
