Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/test_isim_beh.exe -prj D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/VGA_Sync.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/RAM.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/Pinta_IMG.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/mmioVGA.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/Clock_divider.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/PruebaVGARAM.vhd" into library work
Parsing VHDL file "D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Pinta_IMG [pinta_img_default]
Compiling architecture behavioral of entity VGA_Sync [vga_sync_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity mmioVGA [mmiovga_default]
Compiling architecture behavioral of entity Clock_divider [clock_divider_default]
Compiling architecture behavioral of entity PruebaVGARAM [pruebavgaram_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 16 VHDL Units
Built simulation executable D:/GitHubRepos/TPSD2/PruebaDualReadRamVGA/test_isim_beh.exe
Fuse Memory Usage: 36332 KB
Fuse CPU Usage: 514 ms
