
*** Running vivado
    with args -log cv_ov5640_subsample_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cv_ov5640_subsample_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cv_ov5640_subsample_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pynq_CV_OV5640_master/boards/src/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.cache/ip 
Command: synth_design -top cv_ov5640_subsample_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 378.008 ; gain = 106.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cv_ov5640_subsample_0_0' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_subsample_0_0/synth/cv_ov5640_subsample_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'subsample' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'subsample_AXILiteS_s_axi' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_ROWS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_ROWS_CTRL bound to: 5'b10100 
	Parameter ADDR_COLS_DATA_0 bound to: 5'b11000 
	Parameter ADDR_COLS_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample_AXILiteS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'subsample_AXILiteS_s_axi' (1#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit665_pr' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Block_Mat_exit665_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Block_Mat_exit665_pr.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit665_pr' (2#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Block_Mat_exit665_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/AXIvideo2Mat.v:85]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (3#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_L_row_proc36' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:584]
INFO: [Synth 8-6155] done synthesizing module 'Loop_L_row_proc36' (4#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:91]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:330]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:392]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (5#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A_shiftReg' (6#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A' (7#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d4_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w31_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d4_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w31_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d4_A_shiftReg' (8#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w31_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d4_A' (9#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w31_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (10#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (11#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (12#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (13#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_L_bkb' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Loop_L_bkb.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_L_bkb_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Loop_L_bkb.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_L_bkb_shiftReg' (14#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Loop_L_bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_L_bkb' (15#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Loop_L_bkb.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Mat2AXIcud.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Mat2AXIcud.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud_shiftReg' (16#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Mat2AXIcud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud' (17#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/start_for_Mat2AXIcud.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample.v:639]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit665_pr_U0_ap_ready_count_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample.v:647]
INFO: [Synth 8-6155] done synthesizing module 'subsample' (18#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/subsample.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cv_ov5640_subsample_0_0' (19#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_subsample_0_0/synth/cv_ov5640_subsample_0_0.v:58]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.883 ; gain = 168.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.883 ; gain = 168.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.883 ; gain = 168.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_subsample_0_0/constraints/subsample_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_subsample_0_0/constraints/subsample_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_subsample_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_subsample_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 807.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 808.457 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 809.586 ; gain = 1.645
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 809.586 ; gain = 538.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 809.586 ; gain = 538.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_subsample_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 809.586 ; gain = 538.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'subsample_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'subsample_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten3_fu_284_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_i2_fu_279_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'subsample_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'subsample_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 809.586 ; gain = 538.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 8     
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 92    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 14    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 114   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module subsample_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Block_Mat_exit665_pr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module Loop_L_row_proc36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w31_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_L_bkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Mat2AXIcud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module subsample 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "exitcond_flatten3_fu_284_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_i2_fu_279_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/3a4f/hdl/verilog/Loop_L_row_proc36.v:562]
DSP Report: Generating DSP bound_fu_273_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP bound_fu_273_p2.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_fu_273_p2.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_fu_273_p2.
DSP Report: Generating DSP bound_reg_359_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_359_reg is absorbed into DSP bound_reg_359_reg.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_reg_359_reg.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_reg_359_reg.
DSP Report: Generating DSP bound_fu_273_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP bound_fu_273_p2.
DSP Report: register A is absorbed into DSP bound_fu_273_p2.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_fu_273_p2.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_fu_273_p2.
DSP Report: Generating DSP bound_reg_359_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP bound_reg_359_reg.
DSP Report: register bound_reg_359_reg is absorbed into DSP bound_reg_359_reg.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_reg_359_reg.
DSP Report: operator bound_fu_273_p2 is absorbed into DSP bound_reg_359_reg.
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_r_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_L_row_proc36_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit665_pr_U0/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (subsample_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (subsample_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[47]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[46]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[45]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[44]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[43]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[42]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[41]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[40]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[39]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[38]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[37]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[36]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[35]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[34]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[33]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[32]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[31]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[30]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[29]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[28]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[27]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[26]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[25]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[24]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[23]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[22]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[21]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[20]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[19]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[18]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[17]) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[47]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[46]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[45]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[44]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[43]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[42]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[41]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[40]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[39]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[38]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[37]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[36]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[35]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[34]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[33]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[32]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[31]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[30]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[29]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[28]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[27]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[26]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[25]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[24]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[23]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[22]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[21]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[20]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[19]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[18]__0) is unused and will be removed from module subsample.
WARNING: [Synth 8-3332] Sequential element (Loop_L_row_proc36_U0/bound_reg_359_reg[17]__0) is unused and will be removed from module subsample.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 809.586 ; gain = 538.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Loop_L_row_proc36 | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_L_row_proc36 | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_L_row_proc36 | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Loop_L_row_proc36 | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 843.270 ; gain = 572.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 909.109 ; gain = 638.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 31     | 31         | 31     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   116|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    49|
|5     |LUT2      |    75|
|6     |LUT3      |   238|
|7     |LUT4      |   122|
|8     |LUT5      |   344|
|9     |LUT6      |   197|
|10    |SRL16E    |   126|
|11    |FDRE      |  1256|
|12    |FDSE      |    38|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |  2565|
|2     |  inst                         |subsample                 |  2565|
|3     |    AXIvideo2Mat_U0            |AXIvideo2Mat              |   484|
|4     |    Block_Mat_exit665_pr_U0    |Block_Mat_exit665_pr      |   136|
|5     |    Loop_L_row_proc36_U0       |Loop_L_row_proc36         |   626|
|6     |    Mat2AXIvideo_U0            |Mat2AXIvideo              |   445|
|7     |    cols_c_U                   |fifo_w32_d3_A             |    46|
|8     |      U_fifo_w32_d3_A_ram      |fifo_w32_d3_A_shiftReg_15 |    34|
|9     |    dst_cols_V_c_U             |fifo_w31_d4_A             |    46|
|10    |      U_fifo_w31_d4_A_ram      |fifo_w31_d4_A_shiftReg_14 |    33|
|11    |    dst_data_stream_0_V_U      |fifo_w8_d2_A              |    33|
|12    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg_13  |    24|
|13    |    dst_data_stream_1_V_U      |fifo_w8_d2_A_0            |    32|
|14    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg_12  |    24|
|15    |    dst_data_stream_2_V_U      |fifo_w8_d2_A_1            |    33|
|16    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg_11  |    24|
|17    |    dst_rows_V_c_U             |fifo_w31_d4_A_2           |    46|
|18    |      U_fifo_w31_d4_A_ram      |fifo_w31_d4_A_shiftReg    |    33|
|19    |    rows_c_U                   |fifo_w32_d3_A_3           |    46|
|20    |      U_fifo_w32_d3_A_ram      |fifo_w32_d3_A_shiftReg    |    34|
|21    |    src_cols_V_channel_U       |fifo_w32_d2_A             |   108|
|22    |      U_fifo_w32_d2_A_ram      |fifo_w32_d2_A_shiftReg_10 |    96|
|23    |    src_data_stream_0_V_U      |fifo_w8_d2_A_4            |    32|
|24    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg_9   |    24|
|25    |    src_data_stream_1_V_U      |fifo_w8_d2_A_5            |    33|
|26    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg_8   |    24|
|27    |    src_data_stream_2_V_U      |fifo_w8_d2_A_6            |    32|
|28    |      U_fifo_w8_d2_A_ram       |fifo_w8_d2_A_shiftReg     |    24|
|29    |    src_rows_V_channel_U       |fifo_w32_d2_A_7           |   107|
|30    |      U_fifo_w32_d2_A_ram      |fifo_w32_d2_A_shiftReg    |   101|
|31    |    start_for_Loop_L_bkb_U     |start_for_Loop_L_bkb      |    13|
|32    |    start_for_Mat2AXIcud_U     |start_for_Mat2AXIcud      |    14|
|33    |    subsample_AXILiteS_s_axi_U |subsample_AXILiteS_s_axi  |   249|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 918.180 ; gain = 277.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 918.180 ; gain = 647.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 918.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 918.180 ; gain = 651.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 918.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_subsample_0_0_synth_1/cv_ov5640_subsample_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cv_ov5640_subsample_0_0, cache-ID = fc47a33dce6d3f37
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 918.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_subsample_0_0_synth_1/cv_ov5640_subsample_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cv_ov5640_subsample_0_0_utilization_synth.rpt -pb cv_ov5640_subsample_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 12:17:49 2024...
