--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Al taylor/Documents/Programming/Verilog/Counter/iseconfig/filter.filter
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml counter.twx counter.ncd -o
counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
control<0>  |    4.394(R)|    1.002(R)|clock_BUFGP       |   0.000|
control<1>  |    3.419(R)|    0.839(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    8.371(R)|clock_BUFGP       |   0.000|
out<1>      |    7.717(R)|clock_BUFGP       |   0.000|
out<2>      |    7.996(R)|clock_BUFGP       |   0.000|
out<3>      |    8.021(R)|clock_BUFGP       |   0.000|
out<4>      |    8.770(R)|clock_BUFGP       |   0.000|
out<5>      |    8.021(R)|clock_BUFGP       |   0.000|
out<6>      |    7.664(R)|clock_BUFGP       |   0.000|
out<7>      |    7.674(R)|clock_BUFGP       |   0.000|
out<8>      |    8.172(R)|clock_BUFGP       |   0.000|
out<9>      |    8.005(R)|clock_BUFGP       |   0.000|
out<10>     |    8.163(R)|clock_BUFGP       |   0.000|
out<11>     |    7.714(R)|clock_BUFGP       |   0.000|
out<12>     |    8.016(R)|clock_BUFGP       |   0.000|
out<13>     |    8.437(R)|clock_BUFGP       |   0.000|
out<14>     |    7.700(R)|clock_BUFGP       |   0.000|
out<15>     |    8.437(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.186|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Aug 19 12:47:10 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



