# matrix_convolution
Design and implementation of a matrix convolution circuit with padding and N-bit parameterised integer ALU using Verilog
