{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700841141605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700841141611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 15:52:21 2023 " "Processing started: Fri Nov 24 15:52:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700841141611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700841141611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker -c checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker -c checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700841141611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700841142900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker-structure " "Found design unit 1: checker-structure" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156808 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700841156808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-logicFunction " "Found design unit 1: gateXOR2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateXOR4-logicFunction " "Found design unit 2: gateXOR4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/simpleLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156811 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156811 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateXOR4 " "Found entity 2: gateXOR4" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/simpleLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700841156811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700841156811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker " "Elaborating entity \"checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700841156857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR2 gateXOR2:c0 " "Elaborating entity \"gateXOR2\" for hierarchy \"gateXOR2:c0\"" {  } { { "checker.vhd" "c0" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700841156900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR4 gateXOR4:c3 " "Elaborating entity \"gateXOR4\" for hierarchy \"gateXOR4:c3\"" {  } { { "checker.vhd" "c3" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700841156905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700841157493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700841157857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700841157857 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[11\] " "No output dependent on input pin \"an\[11\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[13\] " "No output dependent on input pin \"an\[13\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[14\] " "No output dependent on input pin \"an\[14\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[16\] " "No output dependent on input pin \"an\[16\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[21\] " "No output dependent on input pin \"an\[21\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "an\[22\] " "No output dependent on input pin \"an\[22\]\"" {  } { { "checker.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/checker/checker.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700841158013 "|checker|an[22]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700841158013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700841158014 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700841158014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700841158014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700841158014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700841158030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 15:52:38 2023 " "Processing ended: Fri Nov 24 15:52:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700841158030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700841158030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700841158030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700841158030 ""}
