#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 16 14:49:50 2025
# Process ID: 903786
# Current directory: /home/user/workspace/SiMRA-DRAM/DRAM-Bender
# Command line: vivado
# Log file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/vivado.log
# Journal file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
set_property -dict [list CONFIG.Write_Depth_A {65536}] [get_ips instr_blk_mem]
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
generate_target all [get_files  /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_blk_mem'...
catch { config_ip_cache -export [get_ips -all instr_blk_mem] }
export_ip_user_files -of_objects [get_files /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci] -no_script -sync -force -quiet
reset_run instr_blk_mem_synth_1
launch_runs instr_blk_mem_synth_1 -jobs 28
[Sun Mar 16 14:52:15 2025] Launched instr_blk_mem_synth_1...
Run output will be captured here: /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/instr_blk_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci] -directory /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files/sim_scripts -ip_user_files_dir /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files -ipstatic_source_dir /home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/modelsim} {questa=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/questa} {ies=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/ies} {xcelium=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/xcelium} {vcs=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/vcs} {riviera=/home/user/simra-dram-vivado-explore/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 15:08:24 2025...
