Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Wed Nov  9 20:20:18 2022
| Host              : DESKTOP-47517NI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                   Violations  
---------  ----------------  --------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                   1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin     2           
LUTAR-1    Warning           LUT drives async reset alert                  1           
CLKC-32    Advisory          MMCME4 CLKOUT with phase shift drives no IOs  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC    2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2663)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5344)
5. checking no_input_delay (28)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2663)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk_p (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: hdmi_clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hdmi_hs (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: hdmi_vs (HIGH)

 There are 2384 register/latch pins with no clock driven by root clock pin: data_to_block_inst/ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_top_down/led_inst/outputdata_inst/addr_change_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_top_left/led_inst/outputdata_inst/addr_change_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_top_right/led_inst/outputdata_inst/addr_change_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_top_up/led_inst/outputdata_inst/addr_change_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5344)
---------------------------------------------------
 There are 5344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                 2919        0.015        0.000                      0                 2919        0.750        0.000                       0                  1982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 3.367}        6.734           148.500         
  clk_out1_clk_wiz_0        {0.000 1.684}        3.367           297.000         
led_clk/inst/clk_in1        {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_2        {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_2        {0.000 1.667}        3.333           300.000         
  clk_out3_clk_wiz_2        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    1.347        0.000                       0                     1  
  clk_out1_clk_wiz_0              0.012        0.000                      0                 2155        0.015        0.000                      0                 2155        1.141        0.000                       0                  1563  
led_clk/inst/clk_in1                                                                                                                                                          0.750        0.000                       0                     1  
  clk_out1_clk_wiz_2              7.960        0.000                      0                  284        0.037        0.000                      0                  284        4.725        0.000                       0                   134  
  clk_out2_clk_wiz_2              1.042        0.000                      0                  436        0.033        0.000                      0                  436        1.392        0.000                       0                   254  
  clk_out3_clk_wiz_2             17.777        0.000                      0                   44        0.049        0.000                      0                   44        9.725        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_2  clk_out1_clk_wiz_2        1.252        0.000                      0                   16        0.101        0.000                      0                   16  
clk_out1_clk_wiz_2  clk_out2_clk_wiz_2        1.275        0.000                      0                   72        0.155        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         6.734       5.484      MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       6.734       93.266     MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.020         3.367       1.347      MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.020         3.367       1.347      MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.020         3.367       1.347      MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.020         3.367       1.347      MMCM_X0Y2  instance_name/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.323ns  (logic 0.702ns (53.061%)  route 0.621ns (46.939%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 8.492 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.917ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[11])
                                                      0.246     6.824 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[11]
                         net (fo=2, routed)           0.295     7.119    hdmi_input_inst/regester_inst/out_buf[41]
    SLICE_X32Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     7.183 r  hdmi_input_inst/regester_inst/inside0__115_carry_i_7/O
                         net (fo=1, routed)           0.010     7.193    hdmi_input_inst/regester_inst/inside0__115_carry_i_7_n_1
    SLICE_X32Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.426 r  hdmi_input_inst/regester_inst/inside0__115_carry/CO[7]
                         net (fo=1, routed)           0.028     7.454    hdmi_input_inst/regester_inst/inside0__115_carry_n_1
    SLICE_X32Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.477 r  hdmi_input_inst/regester_inst/inside0__115_carry__0/CO[7]
                         net (fo=1, routed)           0.028     7.505    hdmi_input_inst/regester_inst/inside0__115_carry__0_n_1
    SLICE_X32Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.602 r  hdmi_input_inst/regester_inst/inside0__115_carry__1/O[1]
                         net (fo=1, routed)           0.196     7.798    hdmi_input_inst/regester_inst/data0[57]
    SLICE_X31Y2          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.837 r  hdmi_input_inst/regester_inst/inside[57]_i_1/O
                         net (fo=1, routed)           0.064     7.901    hdmi_input_inst/regester_inst/inside[57]
    SLICE_X31Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.842     8.492    hdmi_input_inst/regester_inst/CLK
    SLICE_X31Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[57]/C
                         clock pessimism             -0.350     8.141    
                         clock uncertainty           -0.255     7.886    
    SLICE_X31Y2          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.913    hdmi_input_inst/regester_inst/inside_reg[57]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.327ns  (logic 0.770ns (58.026%)  route 0.557ns (41.974%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.917ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[11])
                                                      0.246     6.824 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[11]
                         net (fo=2, routed)           0.295     7.119    hdmi_input_inst/regester_inst/out_buf[41]
    SLICE_X32Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     7.183 r  hdmi_input_inst/regester_inst/inside0__115_carry_i_7/O
                         net (fo=1, routed)           0.010     7.193    hdmi_input_inst/regester_inst/inside0__115_carry_i_7_n_1
    SLICE_X32Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.426 r  hdmi_input_inst/regester_inst/inside0__115_carry/CO[7]
                         net (fo=1, routed)           0.028     7.454    hdmi_input_inst/regester_inst/inside0__115_carry_n_1
    SLICE_X32Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.583 r  hdmi_input_inst/regester_inst/inside0__115_carry__0/O[6]
                         net (fo=1, routed)           0.142     7.725    hdmi_input_inst/regester_inst/data0[54]
    SLICE_X31Y1          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     7.823 r  hdmi_input_inst/regester_inst/inside[54]_i_1/O
                         net (fo=1, routed)           0.082     7.905    hdmi_input_inst/regester_inst/inside[54]
    SLICE_X31Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.847     8.497    hdmi_input_inst/regester_inst/CLK
    SLICE_X31Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[54]/C
                         clock pessimism             -0.350     8.146    
                         clock uncertainty           -0.255     7.891    
    SLICE_X31Y1          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.918    hdmi_input_inst/regester_inst/inside_reg[54]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.236ns  (logic 0.659ns (53.317%)  route 0.577ns (46.683%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 8.418 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.917ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.441 r  hdmi_input_inst/regester_inst/inside0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     7.469    hdmi_input_inst/regester_inst/inside0_carry__0_n_1
    SLICE_X34Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     7.566 r  hdmi_input_inst/regester_inst/inside0_carry__1/O[1]
                         net (fo=1, routed)           0.145     7.711    hdmi_input_inst/regester_inst/data0[17]
    SLICE_X34Y3          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.750 r  hdmi_input_inst/regester_inst/inside[17]_i_1/O
                         net (fo=1, routed)           0.064     7.814    hdmi_input_inst/regester_inst/inside[17]
    SLICE_X34Y3          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.768     8.418    hdmi_input_inst/regester_inst/CLK
    SLICE_X34Y3          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[17]/C
                         clock pessimism             -0.350     8.068    
                         clock uncertainty           -0.255     7.813    
    SLICE_X34Y3          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.840    hdmi_input_inst/regester_inst/inside_reg[17]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.226ns  (logic 0.683ns (55.710%)  route 0.543ns (44.290%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 8.417 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.917ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     7.563 r  hdmi_input_inst/regester_inst/inside0_carry__0/O[5]
                         net (fo=1, routed)           0.146     7.709    hdmi_input_inst/regester_inst/data0[13]
    SLICE_X35Y0          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.747 r  hdmi_input_inst/regester_inst/inside[13]_i_1/O
                         net (fo=1, routed)           0.057     7.804    hdmi_input_inst/regester_inst/inside[13]
    SLICE_X35Y0          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.767     8.417    hdmi_input_inst/regester_inst/CLK
    SLICE_X35Y0          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[13]/C
                         clock pessimism             -0.350     8.067    
                         clock uncertainty           -0.255     7.812    
    SLICE_X35Y0          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.839    hdmi_input_inst/regester_inst/inside_reg[13]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.301ns  (logic 0.755ns (58.032%)  route 0.546ns (41.968%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.917ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[11])
                                                      0.246     6.824 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTBDOUT[11]
                         net (fo=2, routed)           0.295     7.119    hdmi_input_inst/regester_inst/out_buf[41]
    SLICE_X32Y0          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     7.183 r  hdmi_input_inst/regester_inst/inside0__115_carry_i_7/O
                         net (fo=1, routed)           0.010     7.193    hdmi_input_inst/regester_inst/inside0__115_carry_i_7_n_1
    SLICE_X32Y0          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.426 r  hdmi_input_inst/regester_inst/inside0__115_carry/CO[7]
                         net (fo=1, routed)           0.028     7.454    hdmi_input_inst/regester_inst/inside0__115_carry_n_1
    SLICE_X32Y1          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.551 r  hdmi_input_inst/regester_inst/inside0__115_carry__0/O[1]
                         net (fo=1, routed)           0.149     7.700    hdmi_input_inst/regester_inst/data0[49]
    SLICE_X31Y1          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     7.815 r  hdmi_input_inst/regester_inst/inside[49]_i_1/O
                         net (fo=1, routed)           0.064     7.879    hdmi_input_inst/regester_inst/inside[49]
    SLICE_X31Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.847     8.497    hdmi_input_inst/regester_inst/CLK
    SLICE_X31Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[49]/C
                         clock pessimism             -0.350     8.146    
                         clock uncertainty           -0.255     7.891    
    SLICE_X31Y1          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.918    hdmi_input_inst/regester_inst/inside_reg[49]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.291ns  (logic 0.696ns (53.912%)  route 0.595ns (46.088%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 8.492 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.917ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.441 r  hdmi_input_inst/regester_inst/inside0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     7.469    hdmi_input_inst/regester_inst/inside0_carry__0_n_1
    SLICE_X34Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     7.555 r  hdmi_input_inst/regester_inst/inside0_carry__1/O[2]
                         net (fo=1, routed)           0.193     7.748    hdmi_input_inst/regester_inst/data0[18]
    SLICE_X34Y2          LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087     7.835 r  hdmi_input_inst/regester_inst/inside[18]_i_1/O
                         net (fo=1, routed)           0.034     7.869    hdmi_input_inst/regester_inst/inside[18]
    SLICE_X34Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.842     8.492    hdmi_input_inst/regester_inst/CLK
    SLICE_X34Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[18]/C
                         clock pessimism             -0.350     8.141    
                         clock uncertainty           -0.255     7.886    
    SLICE_X34Y2          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.913    hdmi_input_inst/regester_inst/inside_reg[18]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.282ns  (logic 0.643ns (50.156%)  route 0.639ns (49.844%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 8.483 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.917ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     7.522 r  hdmi_input_inst/regester_inst/inside0_carry__0/O[3]
                         net (fo=1, routed)           0.241     7.763    hdmi_input_inst/regester_inst/data0[11]
    SLICE_X35Y1          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.802 r  hdmi_input_inst/regester_inst/inside[11]_i_1/O
                         net (fo=1, routed)           0.058     7.860    hdmi_input_inst/regester_inst/inside[11]
    SLICE_X35Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.833     8.483    hdmi_input_inst/regester_inst/CLK
    SLICE_X35Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[11]/C
                         clock pessimism             -0.350     8.133    
                         clock uncertainty           -0.255     7.877    
    SLICE_X35Y1          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.904    hdmi_input_inst/regester_inst/inside_reg[11]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.290ns  (logic 0.677ns (52.481%)  route 0.613ns (47.519%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 8.492 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.917ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.441 r  hdmi_input_inst/regester_inst/inside0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     7.469    hdmi_input_inst/regester_inst/inside0_carry__0_n_1
    SLICE_X34Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     7.541 r  hdmi_input_inst/regester_inst/inside0_carry__1/O[0]
                         net (fo=1, routed)           0.220     7.761    hdmi_input_inst/regester_inst/data0[16]
    SLICE_X34Y2          LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     7.843 r  hdmi_input_inst/regester_inst/inside[16]_i_1/O
                         net (fo=1, routed)           0.025     7.868    hdmi_input_inst/regester_inst/inside[16]
    SLICE_X34Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.842     8.492    hdmi_input_inst/regester_inst/CLK
    SLICE_X34Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[16]/C
                         clock pessimism             -0.350     8.141    
                         clock uncertainty           -0.255     7.886    
    SLICE_X34Y2          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.913    hdmi_input_inst/regester_inst/inside_reg[16]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.274ns  (logic 0.635ns (49.843%)  route 0.639ns (50.157%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 8.483 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.917ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.223     6.801 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.294     7.095    hdmi_input_inst/regester_inst/out_buf[1]
    SLICE_X34Y0          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     7.134 r  hdmi_input_inst/regester_inst/inside0_carry_i_7/O
                         net (fo=1, routed)           0.018     7.152    hdmi_input_inst/regester_inst/inside0_carry_i_7_n_1
    SLICE_X34Y0          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.390 r  hdmi_input_inst/regester_inst/inside0_carry/CO[7]
                         net (fo=1, routed)           0.028     7.418    hdmi_input_inst/regester_inst/inside0_carry_n_1
    SLICE_X34Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     7.490 r  hdmi_input_inst/regester_inst/inside0_carry__0/O[0]
                         net (fo=1, routed)           0.240     7.730    hdmi_input_inst/regester_inst/data0[8]
    SLICE_X35Y1          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.793 r  hdmi_input_inst/regester_inst/inside[8]_i_1__0/O
                         net (fo=1, routed)           0.059     7.852    hdmi_input_inst/regester_inst/inside[8]
    SLICE_X35Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.833     8.483    hdmi_input_inst/regester_inst/CLK
    SLICE_X35Y1          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[8]/C
                         clock pessimism             -0.350     8.133    
                         clock uncertainty           -0.255     7.877    
    SLICE_X35Y1          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.904    hdmi_input_inst/regester_inst/inside_reg[8]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.684ns  (clk_out1_clk_wiz_0 rise@3.367ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        1.208ns  (logic 0.714ns (59.106%)  route 0.494ns (40.894%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 8.418 - 3.367 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 6.578 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 1.009ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.917ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.096     6.578    hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E2                                     r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[21])
                                                      0.228     6.806 r  hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[21]
                         net (fo=2, routed)           0.231     7.037    hdmi_input_inst/regester_inst/out_buf[20]
    SLICE_X33Y2          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.101 r  hdmi_input_inst/regester_inst/inside0__57_carry_i_8/O
                         net (fo=1, routed)           0.011     7.112    hdmi_input_inst/regester_inst/inside0__57_carry_i_8_n_1
    SLICE_X33Y2          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     7.350 r  hdmi_input_inst/regester_inst/inside0__57_carry/CO[7]
                         net (fo=1, routed)           0.028     7.378    hdmi_input_inst/regester_inst/inside0__57_carry_n_1
    SLICE_X33Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.524 r  hdmi_input_inst/regester_inst/inside0__57_carry__0/O[7]
                         net (fo=1, routed)           0.146     7.670    hdmi_input_inst/regester_inst/data0[35]
    SLICE_X34Y3          LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.708 r  hdmi_input_inst/regester_inst/inside[35]_i_1/O
                         net (fo=1, routed)           0.078     7.786    hdmi_input_inst/regester_inst/inside[35]
    SLICE_X34Y3          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     3.367 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     5.474    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     6.399 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.626    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.650 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.768     8.418    hdmi_input_inst/regester_inst/CLK
    SLICE_X34Y3          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[35]/C
                         clock pessimism             -0.350     8.068    
                         clock uncertainty           -0.255     7.813    
    SLICE_X34Y3          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.840    hdmi_input_inst/regester_inst/inside_reg[35]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hdmi_input_inst/regester_inst/in_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/regester_inst/inside_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.078%)  route 0.165ns (53.922%))
  Logic Levels:           1  (LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.730ns (routing 0.917ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.009ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     0.000 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     2.107    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     3.032 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     3.259    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.283 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.730     5.013    hdmi_input_inst/regester_inst/CLK
    SLICE_X30Y3          FDRE                                         r  hdmi_input_inst/regester_inst/in_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     5.083 r  hdmi_input_inst/regester_inst/in_reg[59]/Q
                         net (fo=2, routed)           0.137     5.220    hdmi_input_inst/regester_inst/p_0_in2_in[19]
    SLICE_X31Y2          LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.071     5.291 r  hdmi_input_inst/regester_inst/inside[59]_i_2/O
                         net (fo=1, routed)           0.028     5.319    hdmi_input_inst/regester_inst/inside[59]
    SLICE_X31Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y52         BUFGCE                       0.000     0.000 r  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     2.340    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     2.515 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.771    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.799 r  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.099     4.898    hdmi_input_inst/regester_inst/CLK
    SLICE_X31Y2          FDRE                                         r  hdmi_input_inst/regester_inst/inside_reg[59]/C
                         clock pessimism              0.353     5.251    
    SLICE_X31Y2          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     5.304    hdmi_input_inst/regester_inst/inside_reg[59]
  -------------------------------------------------------------------
                         required time                         -5.304    
                         arrival time                           5.319    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.178ns  (logic 0.071ns (39.888%)  route 0.107ns (60.112%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 6.452 - 1.684 ) 
    Source Clock Delay      (SCD):    5.016ns = ( 6.699 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.733ns (routing 0.917ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.009ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     3.791    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     4.715 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     4.942    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.966 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.733     6.699    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y7          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     6.770 r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.107     6.877    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X30Y8          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.970     6.452    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y8          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.353     6.805    
    SLICE_X30Y8          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     6.860    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 4.307 - 1.684 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 4.545 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.999ns (routing 0.517ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.580ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.999     4.545    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y5          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.584 r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.042     4.626    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X32Y5          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.132     4.307    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y5          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.244     4.551    
    SLICE_X32Y5          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.597    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 4.307 - 1.684 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 4.545 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.999ns (routing 0.517ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.580ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.999     4.545    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y7          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.584 r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.042     4.626    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X32Y7          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.132     4.307    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y7          FDRE                                         r  hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.244     4.551    
    SLICE_X32Y7          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.597    hdmi_input_inst/B/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 4.301 - 1.684 ) 
    Source Clock Delay      (SCD):    2.856ns = ( 4.539 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.993ns (routing 0.517ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.580ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.993     4.539    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y12         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.578 r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.042     4.620    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X32Y12         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.126     4.301    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y12         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.244     4.545    
    SLICE_X32Y12         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.591    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           4.620    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.304 - 1.684 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 4.542 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.996ns (routing 0.517ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.580ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.996     4.542    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y14         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.581 r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.042     4.623    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X32Y14         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.129     4.304    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y14         FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.244     4.548    
    SLICE_X32Y14         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.594    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.623    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 4.307 - 1.684 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 4.545 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.999ns (routing 0.517ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.580ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.999     4.545    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y6          FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.584 r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.042     4.626    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[13]
    SLICE_X32Y6          FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.132     4.307    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y6          FDRE                                         r  hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.244     4.551    
    SLICE_X32Y6          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.597    hdmi_input_inst/G/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 4.307 - 1.684 ) 
    Source Clock Delay      (SCD):    2.861ns = ( 4.544 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      0.998ns (routing 0.517ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.580ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        0.998     4.544    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y9          FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     4.583 r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.042     4.625    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/D[8]
    SLICE_X30Y9          FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.132     4.307    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y9          FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.243     4.550    
    SLICE_X30Y9          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.596    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 4.343 - 1.684 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 4.576 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Net Delay (Source):      1.030ns (routing 0.517ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.580ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.190     2.873    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.511     3.384 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     3.529    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.546 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.030     4.576    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X26Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.615 r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.042     4.657    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X26Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.322     3.005    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.014     2.991 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     3.156    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.175 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.168     4.343    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X26Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.239     4.582    
    SLICE_X26Y18         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.628    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@1.684ns - clk_out1_clk_wiz_0 fall@1.684ns)
  Data Path Delay:        0.262ns  (logic 0.132ns (50.382%)  route 0.130ns (49.618%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.281ns
    Destination Clock:    0.281ns
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 6.509 - 1.684 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 6.679 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.713ns (routing 0.917ns, distribution 0.796ns)
  Clock Net Delay (Destination): 2.027ns (routing 1.009ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.107     3.791    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.925     4.715 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     4.942    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.966 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        1.713     6.679    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X30Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     6.749 r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.098     6.847    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[9]
    SLICE_X28Y18         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.027     6.874 r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carryxortop_i_1__5/O
                         net (fo=1, routed)           0.020     6.894    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carryxortop_0
    SLICE_X28Y18         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.035     6.929 r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.012     6.941    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X28Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    BUFGCE_X0Y52         BUFGCE                       0.000     1.684 f  hdmi_clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         2.340     4.024    instance_name/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.175     4.198 f  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.454    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.482 f  instance_name/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1561, routed)        2.027     6.509    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X28Y18         FDRE                                         r  hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.349     6.859    
    SLICE_X28Y18         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     6.912    hdmi_input_inst/R/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.912    
                         arrival time                           6.941    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { instance_name/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.367       1.817      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         3.367       1.817      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         3.367       1.868      BUFGCE_X0Y62  instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         3.367       2.117      MMCM_X0Y2     instance_name/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.550         3.367       2.817      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.367       2.817      SLICE_X30Y30  data_to_block_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.367       2.817      SLICE_X30Y30  data_to_block_inst/counter_reg[1]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         1.683       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         1.684       1.409      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.683       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.543         1.684       1.141      RAMB36_X3Y0   hdmi_input_inst/regester_inst/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    FDPE/C              n/a            0.275         1.684       1.409      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.408      SLICE_X29Y29  data_to_block_inst/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  led_clk/inst/clk_in1
  To Clock:  led_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_clk/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { led_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  led_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        7.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.516ns (27.787%)  route 1.341ns (72.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 13.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.680ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.619ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.614     2.718    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.813 f  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/Q
                         net (fo=10, routed)          0.244     3.057    led_top_down/led_inst/outputdata_inst/counter2[5]
    SLICE_X15Y46         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     3.231 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0/O
                         net (fo=1, routed)           0.486     3.717    led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0_n_1
    SLICE_X15Y46         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.866 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0/O
                         net (fo=3, routed)           0.104     3.970    led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0_n_1
    SLICE_X15Y45         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.068 r  led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0/O
                         net (fo=4, routed)           0.507     4.575    led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0_n_1
    SLICE_X16Y46         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.406    13.116    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y46         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[1]/C
                         clock pessimism             -0.444    12.672    
                         clock uncertainty           -0.066    12.607    
    SLICE_X16Y46         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    12.535    led_top_down/led_inst/outputdata_inst/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.516ns (27.787%)  route 1.341ns (72.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 13.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.680ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.619ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.614     2.718    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.813 f  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/Q
                         net (fo=10, routed)          0.244     3.057    led_top_down/led_inst/outputdata_inst/counter2[5]
    SLICE_X15Y46         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     3.231 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0/O
                         net (fo=1, routed)           0.486     3.717    led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0_n_1
    SLICE_X15Y46         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.866 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0/O
                         net (fo=3, routed)           0.104     3.970    led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0_n_1
    SLICE_X15Y45         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.068 r  led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0/O
                         net (fo=4, routed)           0.507     4.575    led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0_n_1
    SLICE_X16Y46         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.406    13.116    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y46         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[2]/C
                         clock pessimism             -0.444    12.672    
                         clock uncertainty           -0.066    12.607    
    SLICE_X16Y46         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    12.535    led_top_down/led_inst/outputdata_inst/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.486ns (26.499%)  route 1.348ns (73.501%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.680ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.613     2.717    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.810 f  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/Q
                         net (fo=5, routed)           0.187     2.997    led_top_down/led_inst/outputdata_inst/counter2[7]
    SLICE_X15Y46         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.113 f  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0/O
                         net (fo=3, routed)           0.241     3.354    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0_n_1
    SLICE_X15Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.533 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1/O
                         net (fo=2, routed)           0.339     3.872    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1_n_1
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.970 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581     4.551    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.506    12.624    
                         clock uncertainty           -0.066    12.558    
    SLICE_X14Y43         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    12.514    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.486ns (26.499%)  route 1.348ns (73.501%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.680ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.613     2.717    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.810 f  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/Q
                         net (fo=5, routed)           0.187     2.997    led_top_down/led_inst/outputdata_inst/counter2[7]
    SLICE_X15Y46         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.113 f  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0/O
                         net (fo=3, routed)           0.241     3.354    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0_n_1
    SLICE_X15Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.533 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1/O
                         net (fo=2, routed)           0.339     3.872    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1_n_1
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.970 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581     4.551    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.506    12.624    
                         clock uncertainty           -0.066    12.558    
    SLICE_X14Y43         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    12.515    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.486ns (26.499%)  route 1.348ns (73.501%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.680ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.613     2.717    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.810 f  led_top_down/led_inst/outputdata_inst/counter2_reg[7]/Q
                         net (fo=5, routed)           0.187     2.997    led_top_down/led_inst/outputdata_inst/counter2[7]
    SLICE_X15Y46         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.113 f  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0/O
                         net (fo=3, routed)           0.241     3.354    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_5__0_n_1
    SLICE_X15Y45         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.533 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1/O
                         net (fo=2, routed)           0.339     3.872    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__1_n_1
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.970 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581     4.551    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.506    12.624    
                         clock uncertainty           -0.066    12.558    
    SLICE_X14Y43         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    12.515    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.516ns (28.587%)  route 1.289ns (71.413%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 13.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.680ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.619ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.614     2.718    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.813 f  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/Q
                         net (fo=10, routed)          0.244     3.057    led_top_down/led_inst/outputdata_inst/counter2[5]
    SLICE_X15Y46         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     3.231 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0/O
                         net (fo=1, routed)           0.486     3.717    led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0_n_1
    SLICE_X15Y46         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.866 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0/O
                         net (fo=3, routed)           0.104     3.970    led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0_n_1
    SLICE_X15Y45         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.068 r  led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0/O
                         net (fo=4, routed)           0.455     4.523    led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0_n_1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.411    13.121    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[3]/C
                         clock pessimism             -0.414    12.707    
                         clock uncertainty           -0.066    12.641    
    SLICE_X16Y45         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    12.569    led_top_down/led_inst/outputdata_inst/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.516ns (28.587%)  route 1.289ns (71.413%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 13.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.680ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.619ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.614     2.718    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.813 f  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/Q
                         net (fo=10, routed)          0.244     3.057    led_top_down/led_inst/outputdata_inst/counter2[5]
    SLICE_X15Y46         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     3.231 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0/O
                         net (fo=1, routed)           0.486     3.717    led_top_down/led_inst/outputdata_inst/counter2[6]_i_6__0_n_1
    SLICE_X15Y46         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.866 f  led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0/O
                         net (fo=3, routed)           0.104     3.970    led_top_down/led_inst/outputdata_inst/counter2[6]_i_3__0_n_1
    SLICE_X15Y45         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.068 r  led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0/O
                         net (fo=4, routed)           0.455     4.523    led_top_down/led_inst/outputdata_inst/counter2[5]_i_1__0_n_1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.411    13.121    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y45         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter2_reg[5]/C
                         clock pessimism             -0.414    12.707    
                         clock uncertainty           -0.066    12.641    
    SLICE_X16Y45         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    12.569    led_top_down/led_inst/outputdata_inst/counter2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.388ns (23.702%)  route 1.249ns (76.298%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.680ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.617     2.721    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y49         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.819 r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/Q
                         net (fo=9, routed)           0.455     3.274    led_top_up/led_inst/outputdata_inst/counter2[2]
    SLICE_X16Y48         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.448 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0/O
                         net (fo=2, routed)           0.345     3.793    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0_n_1
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.909 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.449     4.358    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.506    12.591    
                         clock uncertainty           -0.066    12.525    
    SLICE_X18Y43         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    12.483    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.388ns (23.702%)  route 1.249ns (76.298%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.680ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.617     2.721    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y49         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.819 r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/Q
                         net (fo=9, routed)           0.455     3.274    led_top_up/led_inst/outputdata_inst/counter2[2]
    SLICE_X16Y48         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.448 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0/O
                         net (fo=2, routed)           0.345     3.793    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0_n_1
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.909 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.449     4.358    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.506    12.591    
                         clock uncertainty           -0.066    12.525    
    SLICE_X18Y43         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    12.483    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.126ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.388ns (23.716%)  route 1.248ns (76.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.680ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.617     2.721    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y49         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.819 r  led_top_up/led_inst/outputdata_inst/counter2_reg[2]/Q
                         net (fo=9, routed)           0.455     3.274    led_top_up/led_inst/outputdata_inst/counter2[2]
    SLICE_X16Y48         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.448 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0/O
                         net (fo=2, routed)           0.345     3.793    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_3__0_n_1
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.909 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.448     4.357    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.506    12.591    
                         clock uncertainty           -0.066    12.525    
    SLICE_X18Y43         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    12.483    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/outputdata_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/outputdata_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.054ns (50.943%)  route 0.052ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      0.818ns (routing 0.340ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.375ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.818     1.686    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X23Y83         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.725 r  led_top_left/led_inst/outputdata_inst/counter_reg[3]/Q
                         net (fo=9, routed)           0.035     1.760    led_top_left/led_inst/outputdata_inst/counter[3]
    SLICE_X23Y82         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.775 r  led_top_left/led_inst/outputdata_inst/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.017     1.792    led_top_left/led_inst/outputdata_inst/p_0_in[7]
    SLICE_X23Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.930     1.355    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X23Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[7]/C
                         clock pessimism              0.354     1.709    
    SLICE_X23Y82         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.755    led_top_left/led_inst/outputdata_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/outputdata_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_up/led_inst/outputdata_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.801ns (routing 0.340ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.375ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.801     1.669    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y45         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.708 r  led_top_up/led_inst/outputdata_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.025     1.733    led_top_up/led_inst/outputdata_inst/counter[2]
    SLICE_X18Y45         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.753 r  led_top_up/led_inst/outputdata_inst/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.006     1.759    led_top_up/led_inst/outputdata_inst/counter[4]_i_1__0_n_1
    SLICE_X18Y45         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.906     1.331    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y45         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[4]/C
                         clock pessimism              0.344     1.675    
    SLICE_X18Y45         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.722    led_top_up/led_inst/outputdata_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/outputdata_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/outputdata_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      0.822ns (routing 0.340ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.375ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.822     1.690    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X23Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.729 r  led_top_left/led_inst/outputdata_inst/counter_reg[7]/Q
                         net (fo=6, routed)           0.027     1.756    led_top_left/led_inst/outputdata_inst/counter[7]
    SLICE_X23Y82         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     1.776 r  led_top_left/led_inst/outputdata_inst/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.006     1.782    led_top_left/led_inst/outputdata_inst/p_0_in[9]
    SLICE_X23Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.930     1.355    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X23Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/counter_reg[9]/C
                         clock pessimism              0.341     1.696    
    SLICE_X23Y82         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.743    led_top_left/led_inst/outputdata_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/outputdata_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_up/led_inst/outputdata_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      0.799ns (routing 0.340ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.375ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.799     1.667    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y47         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.706 r  led_top_up/led_inst/outputdata_inst/counter_reg[8]/Q
                         net (fo=5, routed)           0.027     1.733    led_top_up/led_inst/outputdata_inst/counter[8]
    SLICE_X18Y47         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     1.754 r  led_top_up/led_inst/outputdata_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.007     1.761    led_top_up/led_inst/outputdata_inst/p_0_in[9]
    SLICE_X18Y47         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.903     1.328    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y47         FDRE                                         r  led_top_up/led_inst/outputdata_inst/counter_reg[9]/C
                         clock pessimism              0.345     1.673    
    SLICE_X18Y47         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.720    led_top_up/led_inst/outputdata_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.062ns (45.588%)  route 0.074ns (54.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      0.805ns (routing 0.340ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.375ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.805     1.673    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.713 r  led_top_down/led_inst/outputdata_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.058     1.771    led_top_down/led_inst/outputdata_inst/counter[0]
    SLICE_X15Y44         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.793 r  led_top_down/led_inst/outputdata_inst/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.016     1.809    led_top_down/led_inst/outputdata_inst/p_0_in[3]
    SLICE_X15Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.909     1.334    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[3]/C
                         clock pessimism              0.385     1.719    
    SLICE_X15Y44         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.765    led_top_down/led_inst/outputdata_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/counter2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/outputdata_inst/counter2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.076ns (54.286%)  route 0.064ns (45.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Net Delay (Source):      0.821ns (routing 0.340ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.375ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.821     1.689    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X26Y84         FDRE                                         r  led_top_right/led_inst/outputdata_inst/counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.728 r  led_top_right/led_inst/outputdata_inst/counter2_reg[8]/Q
                         net (fo=5, routed)           0.055     1.783    led_top_right/led_inst/outputdata_inst/counter2[8]
    SLICE_X24Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     1.820 r  led_top_right/led_inst/outputdata_inst/counter2[9]_i_1__2/O
                         net (fo=1, routed)           0.009     1.829    led_top_right/led_inst/outputdata_inst/counter2[9]_i_1__2_n_1
    SLICE_X24Y84         FDRE                                         r  led_top_right/led_inst/outputdata_inst/counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.931     1.356    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X24Y84         FDRE                                         r  led_top_right/led_inst/outputdata_inst/counter2_reg[9]/C
                         clock pessimism              0.382     1.738    
    SLICE_X24Y84         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.785    led_top_right/led_inst/outputdata_inst/counter2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.807ns (routing 0.340ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.375ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.807     1.675    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.714 r  led_top_down/led_inst/outputdata_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.033     1.747    led_top_down/led_inst/outputdata_inst/counter[2]
    SLICE_X15Y43         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.767 r  led_top_down/led_inst/outputdata_inst/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.006     1.773    led_top_down/led_inst/outputdata_inst/counter[4]_i_1__1_n_1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.912     1.337    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[4]/C
                         clock pessimism              0.344     1.681    
    SLICE_X15Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.728    led_top_down/led_inst/outputdata_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.375ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.816     1.684    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X13Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.723 r  led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/Q
                         net (fo=3, routed)           0.029     1.752    led_top_down/led_inst/outputdata_inst/addr_counter[4]
    SLICE_X13Y43         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.767 r  led_top_down/led_inst/outputdata_inst/addr_counter[4]_i_2__0/O
                         net (fo=1, routed)           0.015     1.782    led_top_down/led_inst/outputdata_inst/addr_counter[4]_i_2__0_n_1
    SLICE_X13Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.921     1.346    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X13Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]/C
                         clock pessimism              0.344     1.690    
    SLICE_X13Y43         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.736    led_top_down/led_inst/outputdata_inst/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.375ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.816     1.684    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X26Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.723 r  led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/Q
                         net (fo=3, routed)           0.029     1.752    led_top_right/led_inst/outputdata_inst/addr_counter[4]
    SLICE_X26Y82         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.767 r  led_top_right/led_inst/outputdata_inst/addr_counter[4]_i_2__2/O
                         net (fo=1, routed)           0.015     1.782    led_top_right/led_inst/outputdata_inst/addr_counter[4]_i_2__2_n_1
    SLICE_X26Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.922     1.347    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X26Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]/C
                         clock pessimism              0.343     1.690    
    SLICE_X26Y82         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.736    led_top_right/led_inst/outputdata_inst/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/outputdata_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/outputdata_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.078ns (54.167%)  route 0.066ns (45.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      0.805ns (routing 0.340ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.375ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.805     1.673    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.713 r  led_top_down/led_inst/outputdata_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.060     1.773    led_top_down/led_inst/outputdata_inst/counter[0]
    SLICE_X15Y44         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.038     1.811 r  led_top_down/led_inst/outputdata_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.006     1.817    led_top_down/led_inst/outputdata_inst/counter[1]_i_1__0_n_1
    SLICE_X15Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.913     1.338    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y44         FDRE                                         r  led_top_down/led_inst/outputdata_inst/counter_reg[1]/C
                         clock pessimism              0.385     1.723    
    SLICE_X15Y44         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.770    led_top_down/led_inst/outputdata_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y22  led_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y0     led_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X15Y43  led_top_down/led_inst/outputdata_inst/addr_change_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y43  led_top_down/led_inst/outputdata_inst/addr_change_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y43  led_top_down/led_inst/outputdata_inst/addr_change_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X14Y43  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y43  led_top_down/led_inst/outputdata_inst/addr_change_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y43  led_top_down/led_inst/outputdata_inst/addr_change_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y43  led_top_down/led_inst/outputdata_inst/addr_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/collect_inst/chosen_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.422ns (19.637%)  route 1.727ns (80.363%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 6.207 - 3.333 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.170ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     2.454    led_top_down/led_inst/clk_out2
    SLICE_X14Y39         FDRE                                         r  led_top_down/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.547 r  led_top_down/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.166     3.713    led_top_down/led_inst/addr[1]
    SLICE_X9Y11          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.892 r  led_top_down/led_inst/chosen_data_reg[7]_i_13__0/O
                         net (fo=1, routed)           0.017     3.909    led_top_down/led_inst/chosen_data_reg[7]_i_13__0_n_1
    SLICE_X9Y11          MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.087     3.996 r  led_top_down/led_inst/chosen_data_reg_reg[7]_i_5__0/O
                         net (fo=1, routed)           0.486     4.482    led_top_down/led_inst/chosen_data_reg_reg[7]_i_5__0_n_1
    SLICE_X10Y29         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.545 r  led_top_down/led_inst/chosen_data_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.058     4.603    led_top_down/collect_inst/D[7]
    SLICE_X10Y29         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.159     6.207    led_top_down/collect_inst/clk_out2
    SLICE_X10Y29         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[7]/C
                         clock pessimism             -0.533     5.675    
                         clock uncertainty           -0.057     5.618    
    SLICE_X10Y29         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.645    led_top_down/collect_inst/chosen_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.451ns (22.173%)  route 1.583ns (77.827%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.160 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.170ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.524 r  led_top_up/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.087     3.611    led_top_up/led_inst/addr[1]
    SLICE_X19Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.725 r  led_top_up/led_inst/chosen_data_reg[10]_i_10/O
                         net (fo=1, routed)           0.027     3.752    led_top_up/led_inst/chosen_data_reg[10]_i_10_n_1
    SLICE_X19Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.842 r  led_top_up/led_inst/chosen_data_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.411     4.253    led_top_up/led_inst/chosen_data_reg_reg[10]_i_4_n_1
    SLICE_X21Y27         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.402 r  led_top_up/led_inst/chosen_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.058     4.460    led_top_up/collect_inst/D[10]
    SLICE_X21Y27         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.112     6.160    led_top_up/collect_inst/clk_out2
    SLICE_X21Y27         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[10]/C
                         clock pessimism             -0.532     5.628    
                         clock uncertainty           -0.057     5.571    
    SLICE_X21Y27         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.598    led_top_up/collect_inst/chosen_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/collect_inst/chosen_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.404ns (19.717%)  route 1.645ns (80.283%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 6.207 - 3.333 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.170ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     2.454    led_top_down/led_inst/clk_out2
    SLICE_X14Y39         FDRE                                         r  led_top_down/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.547 r  led_top_down/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.233     3.780    led_top_down/led_inst/addr[1]
    SLICE_X6Y31          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.896 r  led_top_down/led_inst/chosen_data_reg[2]_i_10__0/O
                         net (fo=1, routed)           0.010     3.906    led_top_down/led_inst/chosen_data_reg[2]_i_10__0_n_1
    SLICE_X6Y31          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.988 r  led_top_down/led_inst/chosen_data_reg_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.343     4.331    led_top_down/led_inst/chosen_data_reg_reg[2]_i_4__0_n_1
    SLICE_X10Y30         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.444 r  led_top_down/led_inst/chosen_data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.059     4.503    led_top_down/collect_inst/D[2]
    SLICE_X10Y30         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.159     6.207    led_top_down/collect_inst/clk_out2
    SLICE_X10Y30         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[2]/C
                         clock pessimism             -0.533     5.675    
                         clock uncertainty           -0.057     5.618    
    SLICE_X10Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     5.645    led_top_down/collect_inst/chosen_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.536ns (26.430%)  route 1.492ns (73.570%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.160 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.170ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.524 r  led_top_up/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.075     3.599    led_top_up/led_inst/addr[1]
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.773 r  led_top_up/led_inst/chosen_data_reg[1]_i_8/O
                         net (fo=1, routed)           0.027     3.800    led_top_up/led_inst/chosen_data_reg[1]_i_8_n_1
    SLICE_X20Y30         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.890 r  led_top_up/led_inst/chosen_data_reg_reg[1]_i_3/O
                         net (fo=1, routed)           0.331     4.221    led_top_up/led_inst/chosen_data_reg_reg[1]_i_3_n_1
    SLICE_X22Y29         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.395 r  led_top_up/led_inst/chosen_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.059     4.454    led_top_up/collect_inst/D[1]
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.112     6.160    led_top_up/collect_inst/clk_out2
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[1]/C
                         clock pessimism             -0.532     5.628    
                         clock uncertainty           -0.057     5.571    
    SLICE_X22Y29         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     5.598    led_top_up/collect_inst/chosen_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.469ns (23.264%)  route 1.547ns (76.736%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.164 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.170ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.519 r  led_top_up/led_inst/num_counter_reg[0]/Q
                         net (fo=200, routed)         1.119     3.638    led_top_up/led_inst/addr[0]
    SLICE_X23Y20         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     3.816 r  led_top_up/led_inst/chosen_data_reg[5]_i_11/O
                         net (fo=1, routed)           0.009     3.825    led_top_up/led_inst/chosen_data_reg[5]_i_11_n_1
    SLICE_X23Y20         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082     3.907 r  led_top_up/led_inst/chosen_data_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.359     4.266    led_top_up/led_inst/chosen_data_reg_reg[5]_i_4_n_1
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     4.382 r  led_top_up/led_inst/chosen_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.060     4.442    led_top_up/collect_inst/D[5]
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.116     6.164    led_top_up/collect_inst/clk_out2
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[5]/C
                         clock pessimism             -0.532     5.632    
                         clock uncertainty           -0.057     5.575    
    SLICE_X22Y29         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     5.602    led_top_up/collect_inst/chosen_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.312ns (15.608%)  route 1.687ns (84.392%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.160 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.170ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.524 r  led_top_up/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.135     3.659    led_top_up/led_inst/addr[1]
    SLICE_X19Y30         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     3.721 r  led_top_up/led_inst/chosen_data_reg[18]_i_9/O
                         net (fo=1, routed)           0.023     3.744    led_top_up/led_inst/chosen_data_reg[18]_i_9_n_1
    SLICE_X19Y30         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.833 r  led_top_up/led_inst/chosen_data_reg_reg[18]_i_3/O
                         net (fo=1, routed)           0.471     4.304    led_top_up/led_inst/chosen_data_reg_reg[18]_i_3_n_1
    SLICE_X22Y29         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.367 r  led_top_up/led_inst/chosen_data_reg[18]_i_1/O
                         net (fo=1, routed)           0.058     4.425    led_top_up/collect_inst/D[18]
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.112     6.160    led_top_up/collect_inst/clk_out2
    SLICE_X22Y29         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[18]/C
                         clock pessimism             -0.532     5.628    
                         clock uncertainty           -0.057     5.571    
    SLICE_X22Y29         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.598    led_top_up/collect_inst/chosen_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.360ns (18.154%)  route 1.623ns (81.846%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.160 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.170ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.524 r  led_top_up/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.166     3.690    led_top_up/led_inst/addr[1]
    SLICE_X21Y8          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.754 r  led_top_up/led_inst/chosen_data_reg[11]_i_6/O
                         net (fo=1, routed)           0.011     3.765    led_top_up/led_inst/chosen_data_reg[11]_i_6_n_1
    SLICE_X21Y8          MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.848 r  led_top_up/led_inst/chosen_data_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.388     4.236    led_top_up/led_inst/chosen_data_reg_reg[11]_i_2_n_1
    SLICE_X21Y27         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.351 r  led_top_up/led_inst/chosen_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.058     4.409    led_top_up/collect_inst/D[11]
    SLICE_X21Y27         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.112     6.160    led_top_up/collect_inst/clk_out2
    SLICE_X21Y27         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[11]/C
                         clock pessimism             -0.532     5.628    
                         clock uncertainty           -0.057     5.571    
    SLICE_X21Y27         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     5.598    led_top_up/collect_inst/chosen_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/collect_inst/chosen_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.438ns (22.077%)  route 1.546ns (77.923%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6.209 - 3.333 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.170ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     2.454    led_top_down/led_inst/clk_out2
    SLICE_X14Y39         FDRE                                         r  led_top_down/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.547 r  led_top_down/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.222     3.769    led_top_down/led_inst/addr[1]
    SLICE_X8Y32          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.885 r  led_top_down/led_inst/chosen_data_reg[18]_i_10__0/O
                         net (fo=1, routed)           0.010     3.895    led_top_down/led_inst/chosen_data_reg[18]_i_10__0_n_1
    SLICE_X8Y32          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.977 r  led_top_down/led_inst/chosen_data_reg_reg[18]_i_4__0/O
                         net (fo=1, routed)           0.256     4.233    led_top_down/led_inst/chosen_data_reg_reg[18]_i_4__0_n_1
    SLICE_X8Y29          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     4.380 r  led_top_down/led_inst/chosen_data_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.058     4.438    led_top_down/collect_inst/D[18]
    SLICE_X8Y29          FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.161     6.209    led_top_down/collect_inst/clk_out2
    SLICE_X8Y29          FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[18]/C
                         clock pessimism             -0.533     5.677    
                         clock uncertainty           -0.057     5.620    
    SLICE_X8Y29          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.647    led_top_down/collect_inst/chosen_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          5.647    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/num_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/collect_inst/chosen_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.389ns (19.979%)  route 1.558ns (80.021%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 6.150 - 3.333 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.316ns (routing 0.185ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.170ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.316     2.426    led_top_up/led_inst/clk_out2
    SLICE_X16Y39         FDRE                                         r  led_top_up/led_inst/num_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.519 r  led_top_up/led_inst/num_counter_reg[0]/Q
                         net (fo=200, routed)         1.140     3.659    led_top_up/led_inst/addr[0]
    SLICE_X23Y21         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     3.757 r  led_top_up/led_inst/chosen_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.011     3.768    led_top_up/led_inst/chosen_data_reg[3]_i_11_n_1
    SLICE_X23Y21         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.851 r  led_top_up/led_inst/chosen_data_reg_reg[3]_i_4/O
                         net (fo=1, routed)           0.349     4.200    led_top_up/led_inst/chosen_data_reg_reg[3]_i_4_n_1
    SLICE_X23Y30         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.315 r  led_top_up/led_inst/chosen_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.058     4.373    led_top_up/collect_inst/D[3]
    SLICE_X23Y30         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.102     6.150    led_top_up/collect_inst/clk_out2
    SLICE_X23Y30         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[3]/C
                         clock pessimism             -0.532     5.618    
                         clock uncertainty           -0.057     5.561    
    SLICE_X23Y30         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.588    led_top_up/collect_inst/chosen_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.588    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/num_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/collect_inst/chosen_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.440ns (22.301%)  route 1.533ns (77.699%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 6.207 - 3.333 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.170ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     2.454    led_top_down/led_inst/clk_out2
    SLICE_X14Y39         FDRE                                         r  led_top_down/led_inst/num_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.547 r  led_top_down/led_inst/num_counter_reg[1]/Q
                         net (fo=199, routed)         1.190     3.737    led_top_down/led_inst/addr[1]
    SLICE_X8Y31          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.853 r  led_top_down/led_inst/chosen_data_reg[5]_i_10__0/O
                         net (fo=1, routed)           0.010     3.863    led_top_down/led_inst/chosen_data_reg[5]_i_10__0_n_1
    SLICE_X8Y31          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.945 r  led_top_down/led_inst/chosen_data_reg_reg[5]_i_4__0/O
                         net (fo=1, routed)           0.275     4.220    led_top_down/led_inst/chosen_data_reg_reg[5]_i_4__0_n_1
    SLICE_X10Y30         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.369 r  led_top_down/led_inst/chosen_data_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.058     4.427    led_top_down/collect_inst/D[5]
    SLICE_X10Y30         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.159     6.207    led_top_down/collect_inst/clk_out2
    SLICE_X10Y30         FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[5]/C
                         clock pessimism             -0.533     5.675    
                         clock uncertainty           -0.057     5.618    
    SLICE_X10Y30         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.645    led_top_down/collect_inst/chosen_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 led_top_right/collect_inst/chosen_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/GRB_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      0.682ns (routing 0.097ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.682     1.553    led_top_right/collect_inst/clk_out2
    SLICE_X25Y75         FDRE                                         r  led_top_right/collect_inst/chosen_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.592 r  led_top_right/collect_inst/chosen_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.062     1.654    led_top_right/led_inst/D[15]
    SLICE_X25Y77         FDRE                                         r  led_top_right/led_inst/GRB_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.778     1.207    led_top_right/led_inst/clk_out2
    SLICE_X25Y77         FDRE                                         r  led_top_right/led_inst/GRB_buffer_reg[15]/C
                         clock pessimism              0.367     1.574    
    SLICE_X25Y77         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.621    led_top_right/led_inst/GRB_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/num_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/num_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.679ns (routing 0.097ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.679     1.550    led_top_right/led_inst/clk_out2
    SLICE_X26Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.589 r  led_top_right/led_inst/num_counter_reg[2]/Q
                         net (fo=54, routed)          0.056     1.645    led_top_right/led_inst/addr[2]
    SLICE_X25Y79         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.667 r  led_top_right/led_inst/num_counter[5]_i_3__2/O
                         net (fo=1, routed)           0.016     1.683    led_top_right/led_inst/num_counter[5]_i_3__2_n_1
    SLICE_X25Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.777     1.206    led_top_right/led_inst/clk_out2
    SLICE_X25Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[5]/C
                         clock pessimism              0.397     1.603    
    SLICE_X25Y79         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.649    led_top_right/led_inst/num_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 led_top_up/collect_inst/chosen_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/GRB_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      0.660ns (routing 0.097ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.660     1.531    led_top_up/collect_inst/clk_out2
    SLICE_X21Y27         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.570 r  led_top_up/collect_inst/chosen_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.057     1.627    led_top_up/led_inst/D[11]
    SLICE_X21Y27         FDRE                                         r  led_top_up/led_inst/GRB_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.754     1.183    led_top_up/led_inst/clk_out2
    SLICE_X21Y27         FDRE                                         r  led_top_up/led_inst/GRB_buffer_reg[11]/C
                         clock pessimism              0.363     1.546    
    SLICE_X21Y27         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.593    led_top_up/led_inst/GRB_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 led_top_up/collect_inst/chosen_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/GRB_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Net Delay (Source):      0.655ns (routing 0.097ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.655     1.526    led_top_up/collect_inst/clk_out2
    SLICE_X22Y31         FDRE                                         r  led_top_up/collect_inst/chosen_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.565 r  led_top_up/collect_inst/chosen_data_reg_reg[22]/Q
                         net (fo=1, routed)           0.060     1.625    led_top_up/led_inst/D[22]
    SLICE_X22Y31         FDRE                                         r  led_top_up/led_inst/GRB_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.748     1.177    led_top_up/led_inst/clk_out2
    SLICE_X22Y31         FDRE                                         r  led_top_up/led_inst/GRB_buffer_reg[22]/C
                         clock pessimism              0.364     1.541    
    SLICE_X22Y31         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.587    led_top_up/led_inst/GRB_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/small_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/small_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.588 r  led_top_down/led_inst/small_counter_reg[2]/Q
                         net (fo=5, routed)           0.025     1.613    led_top_down/led_inst/small_counter_reg_n_1_[2]
    SLICE_X15Y38         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.634 r  led_top_down/led_inst/small_counter[4]_i_3__0/O
                         net (fo=1, routed)           0.007     1.641    led_top_down/led_inst/small_counter[4]_i_3__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.768     1.197    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[4]/C
                         clock pessimism              0.358     1.555    
    SLICE_X15Y38         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.602    led_top_down/led_inst/small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 led_top_left/collect_inst/chosen_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/GRB_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.159%)  route 0.137ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Net Delay (Source):      0.629ns (routing 0.097ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.629     1.500    led_top_left/collect_inst/clk_out2
    SLICE_X29Y52         FDRE                                         r  led_top_left/collect_inst/chosen_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.539 r  led_top_left/collect_inst/chosen_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.137     1.676    led_top_left/led_inst/D[1]
    SLICE_X26Y58         FDRE                                         r  led_top_left/led_inst/GRB_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.753     1.182    led_top_left/led_inst/clk_out2
    SLICE_X26Y58         FDRE                                         r  led_top_left/led_inst/GRB_buffer_reg[1]/C
                         clock pessimism              0.405     1.587    
    SLICE_X26Y58         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.634    led_top_left/led_inst/GRB_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 led_top_down/collect_inst/chosen_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/GRB_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.070ns (32.110%)  route 0.148ns (67.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Net Delay (Source):      1.171ns (routing 0.170ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.185ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     0.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     1.691    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.715 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.171     2.886    led_top_down/collect_inst/clk_out2
    SLICE_X9Y35          FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     2.956 r  led_top_down/collect_inst/chosen_data_reg_reg[22]/Q
                         net (fo=1, routed)           0.148     3.104    led_top_down/led_inst/D[22]
    SLICE_X7Y38          FDRE                                         r  led_top_down/led_inst/GRB_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.082    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.363     2.473    led_top_down/led_inst/clk_out2
    SLICE_X7Y38          FDRE                                         r  led_top_down/led_inst/GRB_buffer_reg[22]/C
                         clock pessimism              0.533     3.006    
    SLICE_X7Y38          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.061    led_top_down/led_inst/GRB_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/small_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/small_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      0.686ns (routing 0.097ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.686     1.557    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.595 r  led_top_right/led_inst/small_counter_reg[2]/Q
                         net (fo=5, routed)           0.029     1.624    led_top_right/led_inst/small_counter_reg_n_1_[2]
    SLICE_X24Y79         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.646 r  led_top_right/led_inst/small_counter[4]_i_3__2/O
                         net (fo=1, routed)           0.008     1.654    led_top_right/led_inst/small_counter[4]_i_3__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.782     1.211    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[4]/C
                         clock pessimism              0.352     1.563    
    SLICE_X24Y79         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.610    led_top_right/led_inst/small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 led_top_down/collect_inst/chosen_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/GRB_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      0.690ns (routing 0.097ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.690     1.561    led_top_down/collect_inst/clk_out2
    SLICE_X8Y36          FDRE                                         r  led_top_down/collect_inst/chosen_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.600 r  led_top_down/collect_inst/chosen_data_reg_reg[8]/Q
                         net (fo=1, routed)           0.086     1.686    led_top_down/led_inst/D[8]
    SLICE_X8Y38          FDRE                                         r  led_top_down/led_inst/GRB_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.795     1.224    led_top_down/led_inst/clk_out2
    SLICE_X8Y38          FDRE                                         r  led_top_down/led_inst/GRB_buffer_reg[8]/C
                         clock pessimism              0.367     1.591    
    SLICE_X8Y38          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.637    led_top_down/led_inst/GRB_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/small_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/small_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.588 r  led_top_down/led_inst/small_counter_reg[2]/Q
                         net (fo=5, routed)           0.025     1.613    led_top_down/led_inst/small_counter_reg_n_1_[2]
    SLICE_X15Y38         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.636 r  led_top_down/led_inst/small_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.015     1.651    led_top_down/led_inst/small_counter[2]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.768     1.197    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/C
                         clock pessimism              0.358     1.555    
    SLICE_X15Y38         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.601    led_top_down/led_inst/small_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { led_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         3.333       1.834      BUFGCE_X0Y11  led_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         3.333       2.083      MMCM_X0Y0     led_clk/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X10Y30  led_top_down/collect_inst/chosen_data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X9Y36   led_top_down/collect_inst/chosen_data_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X8Y36   led_top_down/collect_inst/chosen_data_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X8Y38   led_top_down/collect_inst/chosen_data_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X8Y38   led_top_down/collect_inst/chosen_data_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X9Y33   led_top_down/collect_inst/chosen_data_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y30  led_top_down/collect_inst/chosen_data_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y30  led_top_down/collect_inst/chosen_data_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y36   led_top_down/collect_inst/chosen_data_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y36   led_top_down/collect_inst/chosen_data_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X8Y36   led_top_down/collect_inst/chosen_data_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X8Y36   led_top_down/collect_inst/chosen_data_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y30  led_top_down/collect_inst/chosen_data_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y30  led_top_down/collect_inst/chosen_data_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y36   led_top_down/collect_inst/chosen_data_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y36   led_top_down/collect_inst/chosen_data_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X8Y36   led_top_down/collect_inst/chosen_data_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X8Y36   led_top_down/collect_inst/chosen_data_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X9Y37   led_top_down/collect_inst/chosen_data_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       17.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.777ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.587ns (28.803%)  route 1.451ns (71.197%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 24.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.975ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.383     5.728    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.779    24.047    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[13]/C
                         clock pessimism             -0.397    23.649    
                         clock uncertainty           -0.073    23.576    
    SLICE_X20Y96         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    23.504    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                 17.777    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 24.042 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.975ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.774    24.042    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[3]/C
                         clock pessimism             -0.397    23.644    
                         clock uncertainty           -0.073    23.572    
    SLICE_X21Y96         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    23.500    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 24.042 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.975ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.774    24.042    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/C
                         clock pessimism             -0.397    23.644    
                         clock uncertainty           -0.073    23.572    
    SLICE_X21Y96         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072    23.500    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 24.042 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.975ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.774    24.042    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
                         clock pessimism             -0.397    23.644    
                         clock uncertainty           -0.073    23.572    
    SLICE_X21Y96         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    23.500    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 24.042 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.975ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.774    24.042    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/C
                         clock pessimism             -0.397    23.644    
                         clock uncertainty           -0.073    23.572    
    SLICE_X21Y96         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    23.500    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.791ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 24.046 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.975ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.778    24.046    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/C
                         clock pessimism             -0.397    23.648    
                         clock uncertainty           -0.073    23.575    
    SLICE_X21Y96         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    23.503    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.791    

Slack (MET) :             17.791ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.587ns (29.016%)  route 1.436ns (70.984%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 24.046 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.975ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.368     5.713    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.778    24.046    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism             -0.397    23.648    
                         clock uncertainty           -0.073    23.575    
    SLICE_X21Y96         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    23.503    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 17.791    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.587ns (28.775%)  route 1.453ns (71.225%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 24.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.975ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.385     5.730    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.779    24.047    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[11]/C
                         clock pessimism             -0.368    23.679    
                         clock uncertainty           -0.073    23.606    
    SLICE_X20Y96         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    23.534    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.587ns (28.775%)  route 1.453ns (71.225%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 24.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.975ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.385     5.730    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.779    24.047    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                         clock pessimism             -0.368    23.679    
                         clock uncertainty           -0.073    23.606    
    SLICE_X20Y96         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    23.534    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.587ns (28.775%)  route 1.453ns (71.225%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 24.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.071ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.975ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.450     1.375 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     1.634    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.662 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          2.028     3.690    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.787 f  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[12]/Q
                         net (fo=5, routed)           0.242     4.029    datarecieve_inst/uart_rx_inst/cycle_cnt[12]
    SLICE_X20Y96         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.111 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.217     4.328    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_3_n_1
    SLICE_X22Y96         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.121     4.449 f  datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.273     4.722    datarecieve_inst/uart_rx_inst/FSM_onehot_state[4]_i_2_n_1
    SLICE_X22Y96         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     4.860 r  datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4/O
                         net (fo=3, routed)           0.336     5.196    datarecieve_inst/uart_rx_inst/cycle_cnt[0]_i_4_n_1
    SLICE_X22Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=15, routed)          0.385     5.730    datarecieve_inst/uart_rx_inst/cycle_cnt[15]_i_1_n_1
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    20.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    20.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.200    22.014 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    22.244    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.268 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.779    24.047    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X20Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.368    23.679    
                         clock uncertainty           -0.073    23.606    
    SLICE_X20Y96         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    23.534    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 17.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.077ns (68.142%)  route 0.036ns (31.858%))
  Logic Levels:           1  (LUT3=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.017ns (routing 0.540ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.599ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.017     2.442    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.481 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.030     2.511    datarecieve_inst/uart_rx_inst/cycle_cnt[9]
    SLICE_X21Y96         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     2.549 r  datarecieve_inst/uart_rx_inst/cycle_cnt[10]_i_1/O
                         net (fo=1, routed)           0.006     2.555    datarecieve_inst/uart_rx_inst/cycle_cnt0[10]
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.151     2.133    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]/C
                         clock pessimism              0.326     2.459    
    SLICE_X21Y96         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.506    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      1.020ns (routing 0.540ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.599ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.020     2.445    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.484 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/Q
                         net (fo=9, routed)           0.030     2.514    datarecieve_inst/uart_rx_inst/cycle_cnt[1]
    SLICE_X21Y96         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.536 r  datarecieve_inst/uart_rx_inst/cycle_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     2.552    datarecieve_inst/uart_rx_inst/cycle_cnt0[1]
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.151     2.133    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism              0.318     2.451    
    SLICE_X21Y96         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.497    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      1.017ns (routing 0.540ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.599ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.017     2.442    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.481 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/Q
                         net (fo=6, routed)           0.032     2.513    datarecieve_inst/uart_rx_inst/cycle_cnt[6]
    SLICE_X21Y96         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.536 r  datarecieve_inst/uart_rx_inst/cycle_cnt[6]_i_1/O
                         net (fo=1, routed)           0.015     2.551    datarecieve_inst/uart_rx_inst/cycle_cnt0[6]
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.147     2.129    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
                         clock pessimism              0.319     2.448    
    SLICE_X21Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.494    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.061ns (55.963%)  route 0.048ns (44.037%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      1.013ns (routing 0.540ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.599ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.013     2.438    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.477 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=7, routed)           0.032     2.509    datarecieve_inst/uart_rx_inst/cycle_cnt[5]
    SLICE_X21Y95         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     2.531 r  datarecieve_inst/uart_rx_inst/cycle_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     2.547    datarecieve_inst/uart_rx_inst/cycle_cnt0[5]
    SLICE_X21Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.141     2.123    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]/C
                         clock pessimism              0.321     2.444    
    SLICE_X21Y95         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.490    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.455%)  route 0.049ns (44.545%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      1.017ns (routing 0.540ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.599ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.017     2.442    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.481 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[6]/Q
                         net (fo=6, routed)           0.033     2.514    datarecieve_inst/uart_rx_inst/cycle_cnt[6]
    SLICE_X21Y96         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     2.536 r  datarecieve_inst/uart_rx_inst/cycle_cnt[9]_i_1/O
                         net (fo=1, routed)           0.016     2.552    datarecieve_inst/uart_rx_inst/cycle_cnt0[9]
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.147     2.129    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]/C
                         clock pessimism              0.319     2.448    
    SLICE_X21Y96         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.494    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      1.009ns (routing 0.540ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.599ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.009     2.434    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.473 r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.031     2.504    datarecieve_inst/uart_rx_inst/p_0_in_0
    SLICE_X22Y96         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.527 r  datarecieve_inst/uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.017     2.544    datarecieve_inst/uart_rx_inst/FSM_onehot_state[3]_i_1_n_1
    SLICE_X22Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.139     2.121    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.319     2.440    
    SLICE_X22Y96         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.486    datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.062ns (38.037%)  route 0.101ns (61.963%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      1.005ns (routing 0.540ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.599ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.005     2.430    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y94         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.470 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[0]/Q
                         net (fo=14, routed)          0.084     2.554    datarecieve_inst/uart_rx_inst/cycle_cnt[0]
    SLICE_X21Y95         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.576 r  datarecieve_inst/uart_rx_inst/cycle_cnt[8]_i_1/O
                         net (fo=1, routed)           0.017     2.593    datarecieve_inst/uart_rx_inst/cycle_cnt0[8]
    SLICE_X21Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.141     2.123    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[8]/C
                         clock pessimism              0.362     2.485    
    SLICE_X21Y95         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.531    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      1.006ns (routing 0.540ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.599ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.006     2.431    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.470 r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.029     2.499    datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg_n_1_[0]
    SLICE_X22Y95         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.534 r  datarecieve_inst/uart_rx_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.016     2.550    datarecieve_inst/uart_rx_inst/FSM_onehot_state[0]_i_1_n_1
    SLICE_X22Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.134     2.116    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y95         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.321     2.437    
    SLICE_X22Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.483    datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.072ns (54.135%)  route 0.061ns (45.865%))
  Logic Levels:           1  (LUT5=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.020ns (routing 0.540ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.599ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.020     2.445    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.484 r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[1]/Q
                         net (fo=9, routed)           0.055     2.539    datarecieve_inst/uart_rx_inst/cycle_cnt[1]
    SLICE_X21Y96         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     2.572 r  datarecieve_inst/uart_rx_inst/cycle_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.578    datarecieve_inst/uart_rx_inst/cycle_cnt0[4]
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.147     2.129    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X21Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]/C
                         clock pessimism              0.326     2.455    
    SLICE_X21Y96         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.502    datarecieve_inst/uart_rx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datarecieve_inst/uart_rx_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.078ns (56.115%)  route 0.061ns (43.885%))
  Logic Levels:           1  (LUT2=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.556ns
    Destination Clock:    0.556ns
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      1.009ns (routing 0.540ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.599ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.786     1.261 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.408    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.425 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.009     2.434    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y96         FDRE                                         r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.473 r  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.055     2.528    datarecieve_inst/uart_rx_inst/p_0_in_0
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     2.567 r  datarecieve_inst/uart_rx_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.006     2.573    datarecieve_inst/uart_rx_inst/bit_cnt[0]_i_1_n_1
    SLICE_X22Y97         FDRE                                         r  datarecieve_inst/uart_rx_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.261     0.796 r  led_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.963    led_clk/inst/clk_out3_clk_wiz_2
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.982 r  led_clk/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27, routed)          1.136     2.118    datarecieve_inst/uart_rx_inst/clk_out3
    SLICE_X22Y97         FDRE                                         r  datarecieve_inst/uart_rx_inst/bit_cnt_reg[0]/C
                         clock pessimism              0.331     2.448    
    SLICE_X22Y97         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.495    datarecieve_inst/uart_rx_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { led_clk/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_X0Y1   led_clk/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         20.000      18.750     MMCM_X0Y0     led_clk/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y97  datarecieve_inst/uart_rx_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y96  datarecieve_inst/uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X22Y96  datarecieve_inst/uart_rx_inst/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y94  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X22Y96  datarecieve_inst/uart_rx_inst/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 led_top_right/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.902ns  (logic 0.161ns (8.465%)  route 1.741ns (91.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 13.127 - 10.000 ) 
    Source Clock Delay      (SCD):    2.440ns = ( 9.107 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.330ns (routing 0.185ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.619ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.330     9.107    led_top_right/led_inst/clk_out2
    SLICE_X25Y80         FDRE                                         r  led_top_right/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     9.204 r  led_top_right/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.170    10.374    led_top_right/led_inst/outputdata_inst/finish_reg_0
    SLICE_X25Y83         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.438 r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3/O
                         net (fo=3, routed)           0.571    11.009    led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3_n_1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.417    13.127    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.639    12.488    
                         clock uncertainty           -0.186    12.302    
    SLICE_X25Y83         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    12.260    led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 led_top_right/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.902ns  (logic 0.161ns (8.465%)  route 1.741ns (91.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 13.127 - 10.000 ) 
    Source Clock Delay      (SCD):    2.440ns = ( 9.107 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.330ns (routing 0.185ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.619ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.330     9.107    led_top_right/led_inst/clk_out2
    SLICE_X25Y80         FDRE                                         r  led_top_right/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     9.204 r  led_top_right/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.170    10.374    led_top_right/led_inst/outputdata_inst/finish_reg_0
    SLICE_X25Y83         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.438 r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3/O
                         net (fo=3, routed)           0.571    11.009    led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3_n_1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.417    13.127    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.639    12.488    
                         clock uncertainty           -0.186    12.302    
    SLICE_X25Y83         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    12.260    led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 led_top_right/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.901ns  (logic 0.161ns (8.469%)  route 1.740ns (91.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 13.127 - 10.000 ) 
    Source Clock Delay      (SCD):    2.440ns = ( 9.107 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.330ns (routing 0.185ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.619ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.330     9.107    led_top_right/led_inst/clk_out2
    SLICE_X25Y80         FDRE                                         r  led_top_right/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     9.204 r  led_top_right/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.170    10.374    led_top_right/led_inst/outputdata_inst/finish_reg_0
    SLICE_X25Y83         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.438 r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3/O
                         net (fo=3, routed)           0.570    11.008    led_top_right/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__3_n_1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.417    13.127    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y83         FDRE                                         r  led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.639    12.488    
                         clock uncertainty           -0.186    12.302    
    SLICE_X25Y83         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    12.260    led_top_right/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.672ns  (logic 0.196ns (11.722%)  route 1.476ns (88.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 9.094 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.317ns (routing 0.185ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.317     9.094    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     9.190 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.027    10.217    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100    10.317 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.449    10.766    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.639    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X18Y43         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    12.230    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.672ns  (logic 0.196ns (11.722%)  route 1.476ns (88.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 9.094 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.317ns (routing 0.185ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.317     9.094    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     9.190 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.027    10.217    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100    10.317 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.449    10.766    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.639    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X18Y43         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    12.230    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.671ns  (logic 0.196ns (11.730%)  route 1.475ns (88.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 13.097 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 9.094 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.317ns (routing 0.185ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.619ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.317     9.094    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     9.190 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           1.027    10.217    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100    10.317 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.448    10.765    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.387    13.097    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.639    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X18Y43         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    12.230    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.650ns  (logic 0.271ns (16.424%)  route 1.379ns (83.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 9.121 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     9.121    led_top_down/led_inst/clk_out2
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     9.215 r  led_top_down/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.798    10.013    led_top_down/led_inst/outputdata_inst/finish_reg_0
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177    10.190 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581    10.771    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.639    12.491    
                         clock uncertainty           -0.186    12.305    
    SLICE_X14Y43         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    12.261    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.650ns  (logic 0.271ns (16.424%)  route 1.379ns (83.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 9.121 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     9.121    led_top_down/led_inst/clk_out2
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     9.215 r  led_top_down/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.798    10.013    led_top_down/led_inst/outputdata_inst/finish_reg_0
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177    10.190 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581    10.771    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.639    12.491    
                         clock uncertainty           -0.186    12.305    
    SLICE_X14Y43         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    12.262    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.650ns  (logic 0.271ns (16.424%)  route 1.379ns (83.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 9.121 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.344ns (routing 0.185ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.619ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.344     9.121    led_top_down/led_inst/clk_out2
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     9.215 r  led_top_down/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.798    10.013    led_top_down/led_inst/outputdata_inst/finish_reg_0
    SLICE_X14Y43         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177    10.190 r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1/O
                         net (fo=3, routed)           0.581    10.771    led_top_down/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__1_n_1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.420    13.130    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.639    12.491    
                         clock uncertainty           -0.186    12.305    
    SLICE_X14Y43         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    12.262    led_top_down/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_2 rise@10.000ns - clk_out2_clk_wiz_2 rise@6.667ns)
  Data Path Delay:        1.508ns  (logic 0.212ns (14.058%)  route 1.296ns (85.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 13.139 - 10.000 ) 
    Source Clock Delay      (SCD):    2.440ns = ( 9.107 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.330ns (routing 0.185ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.619ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     6.667 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     7.592    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     7.486 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     7.749    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.777 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.330     9.107    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     9.203 r  led_top_left/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.643     9.846    led_top_left/led_inst/outputdata_inst/finish_reg_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.962 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.653    10.615    led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2_n_1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000    10.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814    10.814    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.458 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.686    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.710 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.429    13.139    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.639    12.500    
                         clock uncertainty           -0.186    12.314    
    SLICE_X22Y82         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    12.272    led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_down/led_inst/outputdata_inst/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.054ns (9.524%)  route 0.513ns (90.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.097ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.375ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.693     1.564    led_top_down/led_inst/clk_out2
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.603 f  led_top_down/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.498     2.101    led_top_down/led_inst/outputdata_inst/finish_reg_0
    SLICE_X15Y43         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.116 r  led_top_down/led_inst/outputdata_inst/finish_i_1__0/O
                         net (fo=1, routed)           0.015     2.131    led_top_down/led_inst/outputdata_inst/finish_i_1__0_n_1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.908     1.333    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
                         clock pessimism              0.465     1.798    
                         clock uncertainty            0.186     1.984    
    SLICE_X15Y43         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.030    led_top_down/led_inst/outputdata_inst/finish_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.080ns (13.093%)  route 0.531ns (86.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.375ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.588 f  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.505     2.093    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X16Y41         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     2.134 r  led_top_up/led_inst/outputdata_inst/finish_i_1/O
                         net (fo=1, routed)           0.026     2.160    led_top_up/led_inst/outputdata_inst/finish_i_1_n_1
    SLICE_X16Y41         FDRE                                         r  led_top_up/led_inst/outputdata_inst/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.909     1.334    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X16Y41         FDRE                                         r  led_top_up/led_inst/outputdata_inst/finish_reg/C
                         clock pessimism              0.465     1.799    
                         clock uncertainty            0.186     1.985    
    SLICE_X16Y41         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.031    led_top_up/led_inst/outputdata_inst/finish_reg
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/outputdata_inst/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.054ns (8.640%)  route 0.571ns (91.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.097ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.375ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.682     1.553    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.592 f  led_top_left/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.556     2.148    led_top_left/led_inst/outputdata_inst/finish_reg_0
    SLICE_X22Y79         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.163 r  led_top_left/led_inst/outputdata_inst/finish_i_1__1/O
                         net (fo=1, routed)           0.015     2.178    led_top_left/led_inst/outputdata_inst/finish_i_1__1_n_1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.924     1.349    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
                         clock pessimism              0.465     1.814    
                         clock uncertainty            0.186     2.000    
    SLICE_X22Y79         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.046    led_top_left/led_inst/outputdata_inst/finish_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_right/led_inst/outputdata_inst/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.079ns (11.934%)  route 0.583ns (88.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.683ns (routing 0.097ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.375ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.683     1.554    led_top_right/led_inst/clk_out2
    SLICE_X25Y80         FDRE                                         r  led_top_right/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.593 f  led_top_right/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.566     2.159    led_top_right/led_inst/outputdata_inst/finish_reg_0
    SLICE_X25Y82         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     2.199 r  led_top_right/led_inst/outputdata_inst/finish_i_1__2/O
                         net (fo=1, routed)           0.017     2.216    led_top_right/led_inst/outputdata_inst/finish_i_1__2_n_1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.917     1.342    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
                         clock pessimism              0.465     1.807    
                         clock uncertainty            0.186     1.993    
    SLICE_X25Y82         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.039    led_top_right/led_inst/outputdata_inst/finish_reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.080ns (12.719%)  route 0.549ns (87.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.097ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.375ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.682     1.553    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.592 r  led_top_left/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.284     1.876    led_top_left/led_inst/outputdata_inst/finish_reg_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     1.917 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.265     2.182    led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2_n_1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.926     1.351    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.465     1.816    
                         clock uncertainty            0.186     2.002    
    SLICE_X22Y82         FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.995    led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.080ns (12.719%)  route 0.549ns (87.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.097ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.375ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.682     1.553    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.592 r  led_top_left/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.284     1.876    led_top_left/led_inst/outputdata_inst/finish_reg_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     1.917 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.265     2.182    led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2_n_1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.926     1.351    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.465     1.816    
                         clock uncertainty            0.186     2.002    
    SLICE_X22Y82         FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.995    led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.080ns (12.719%)  route 0.549ns (87.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.682ns (routing 0.097ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.375ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.682     1.553    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.592 r  led_top_left/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.284     1.876    led_top_left/led_inst/outputdata_inst/finish_reg_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     1.917 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.265     2.182    led_top_left/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__2_n_1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.926     1.351    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y82         FDRE                                         r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.465     1.816    
                         clock uncertainty            0.186     2.002    
    SLICE_X22Y82         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.994    led_top_left/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.074ns (10.979%)  route 0.600ns (89.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.375ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.588 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.423     2.011    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     2.046 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.177     2.223    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.897     1.322    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.465     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X18Y43         FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.966    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.074ns (10.979%)  route 0.600ns (89.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.375ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.588 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.423     2.011    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     2.046 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.177     2.223    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.897     1.322    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.465     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X18Y43         FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.966    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 led_top_up/led_inst/pixel_out_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.074ns (10.979%)  route 0.600ns (89.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.678ns (routing 0.097ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.375ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.678     1.549    led_top_up/led_inst/clk_out2
    SLICE_X16Y40         FDRE                                         r  led_top_up/led_inst/pixel_out_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.588 r  led_top_up/led_inst/pixel_out_on_reg/Q
                         net (fo=3, routed)           0.423     2.011    led_top_up/led_inst/outputdata_inst/finish_reg_0
    SLICE_X18Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     2.046 r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.177     2.223    led_top_up/led_inst/outputdata_inst/FSM_sequential_state[2]_i_1__0_n_1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.406    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.425 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.897     1.322    led_top_up/led_inst/outputdata_inst/clk_out1
    SLICE_X18Y43         FDRE                                         r  led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.465     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X18Y43         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.965    led_top_up/led_inst/outputdata_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/small_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.212ns (15.964%)  route 1.116ns (84.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 6.204 - 3.333 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.680ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.170ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.631     2.735    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.831 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.653     3.484    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.600 r  led_top_left/led_inst/outputdata_inst/small_counter[4]_i_2__1/O
                         net (fo=5, routed)           0.463     4.063    led_top_left/led_inst/small_counter
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.156     6.204    led_top_left/led_inst/clk_out2
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[3]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.186     5.380    
    SLICE_X21Y78         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     5.338    led_top_left/led_inst/small_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/small_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.212ns (15.964%)  route 1.116ns (84.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 6.204 - 3.333 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.680ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.170ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.631     2.735    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.831 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.653     3.484    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.600 r  led_top_left/led_inst/outputdata_inst/small_counter[4]_i_2__1/O
                         net (fo=5, routed)           0.463     4.063    led_top_left/led_inst/small_counter
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.156     6.204    led_top_left/led_inst/clk_out2
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[4]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.186     5.380    
    SLICE_X21Y78         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042     5.338    led_top_left/led_inst/small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/small_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.212ns (15.976%)  route 1.115ns (84.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 6.204 - 3.333 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.680ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.170ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.631     2.735    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.831 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.653     3.484    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.600 r  led_top_left/led_inst/outputdata_inst/small_counter[4]_i_2__1/O
                         net (fo=5, routed)           0.462     4.062    led_top_left/led_inst/small_counter
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.156     6.204    led_top_left/led_inst/clk_out2
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[0]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.186     5.380    
    SLICE_X21Y78         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     5.338    led_top_left/led_inst/small_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/small_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.212ns (15.976%)  route 1.115ns (84.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 6.204 - 3.333 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.680ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.170ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.631     2.735    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.831 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.653     3.484    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.600 r  led_top_left/led_inst/outputdata_inst/small_counter[4]_i_2__1/O
                         net (fo=5, routed)           0.462     4.062    led_top_left/led_inst/small_counter
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.156     6.204    led_top_left/led_inst/clk_out2
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[2]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.186     5.380    
    SLICE_X21Y78         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     5.338    led_top_left/led_inst/small_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/small_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.196ns (15.008%)  route 1.110ns (84.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.188 - 3.333 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.604ns (routing 0.680ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.170ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.604     2.708    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.804 r  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.714     3.518    led_top_down/led_inst/finisho
    SLICE_X14Y38         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.618 r  led_top_down/led_inst/small_counter[4]_i_1__0/O
                         net (fo=5, routed)           0.396     4.014    led_top_down/led_inst/small_counter[4]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.140     6.188    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[0]/C
                         clock pessimism             -0.639     5.549    
                         clock uncertainty           -0.186     5.364    
    SLICE_X15Y38         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     5.292    led_top_down/led_inst/small_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/small_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.196ns (15.008%)  route 1.110ns (84.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.188 - 3.333 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.604ns (routing 0.680ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.170ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.604     2.708    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.804 r  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.714     3.518    led_top_down/led_inst/finisho
    SLICE_X14Y38         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.618 r  led_top_down/led_inst/small_counter[4]_i_1__0/O
                         net (fo=5, routed)           0.396     4.014    led_top_down/led_inst/small_counter[4]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.140     6.188    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[2]/C
                         clock pessimism             -0.639     5.549    
                         clock uncertainty           -0.186     5.364    
    SLICE_X15Y38         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     5.292    led_top_down/led_inst/small_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/small_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.196ns (15.008%)  route 1.110ns (84.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.188 - 3.333 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.604ns (routing 0.680ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.170ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.604     2.708    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.804 r  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.714     3.518    led_top_down/led_inst/finisho
    SLICE_X14Y38         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.618 r  led_top_down/led_inst/small_counter[4]_i_1__0/O
                         net (fo=5, routed)           0.396     4.014    led_top_down/led_inst/small_counter[4]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.140     6.188    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[3]/C
                         clock pessimism             -0.639     5.549    
                         clock uncertainty           -0.186     5.364    
    SLICE_X15Y38         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072     5.292    led_top_down/led_inst/small_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/small_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.196ns (15.008%)  route 1.110ns (84.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.188 - 3.333 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.604ns (routing 0.680ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.170ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.604     2.708    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.804 r  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.714     3.518    led_top_down/led_inst/finisho
    SLICE_X14Y38         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.618 r  led_top_down/led_inst/small_counter[4]_i_1__0/O
                         net (fo=5, routed)           0.396     4.014    led_top_down/led_inst/small_counter[4]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.140     6.188    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[4]/C
                         clock pessimism             -0.639     5.549    
                         clock uncertainty           -0.186     5.364    
    SLICE_X15Y38         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072     5.292    led_top_down/led_inst/small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/small_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.196ns (15.008%)  route 1.110ns (84.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 6.192 - 3.333 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.604ns (routing 0.680ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.170ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.604     2.708    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.804 r  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.714     3.518    led_top_down/led_inst/finisho
    SLICE_X14Y38         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.618 r  led_top_down/led_inst/small_counter[4]_i_1__0/O
                         net (fo=5, routed)           0.396     4.014    led_top_down/led_inst/small_counter[4]_i_1__0_n_1
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.144     6.192    led_top_down/led_inst/clk_out2
    SLICE_X15Y38         FDRE                                         r  led_top_down/led_inst/small_counter_reg[1]/C
                         clock pessimism             -0.639     5.553    
                         clock uncertainty           -0.186     5.368    
    SLICE_X15Y38         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     5.296    led_top_down/led_inst/small_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.296    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/small_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_2 rise@3.333ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.212ns (16.258%)  route 1.092ns (83.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 6.208 - 3.333 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.680ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.170ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.925     0.925    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.819 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.076    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         1.631     2.735    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.831 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.653     3.484    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.600 r  led_top_left/led_inst/outputdata_inst/small_counter[4]_i_2__1/O
                         net (fo=5, routed)           0.439     4.039    led_top_left/led_inst/small_counter
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     3.333 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.814     4.147    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     4.791 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.024    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.048 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         1.160     6.208    led_top_left/led_inst/clk_out2
    SLICE_X21Y78         FDRE                                         r  led_top_left/led_inst/small_counter_reg[1]/C
                         clock pessimism             -0.639     5.569    
                         clock uncertainty           -0.186     5.384    
    SLICE_X21Y78         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     5.341    led_top_left/led_inst/small_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.341    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/judge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.078ns (21.024%)  route 0.293ns (78.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.817ns (routing 0.340ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.817     1.685    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.724 f  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.287     2.011    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.039     2.050 r  led_top_left/led_inst/outputdata_inst/judge_i_1__1/O
                         net (fo=1, routed)           0.006     2.056    led_top_left/led_inst/outputdata_inst_n_4
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/judge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.774     1.203    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/judge_reg/C
                         clock pessimism              0.465     1.668    
                         clock uncertainty            0.186     1.854    
    SLICE_X22Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.901    led_top_left/led_inst/judge_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/num_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.072ns (21.239%)  route 0.267ns (78.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/outputdata_inst/finisho
    SLICE_X25Y80         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.033     1.902 r  led_top_right/led_inst/outputdata_inst/num_counter[5]_i_2__2/O
                         net (fo=6, routed)           0.116     2.018    led_top_right/led_inst/num_counter
    SLICE_X25Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.777     1.206    led_top_right/led_inst/clk_out2
    SLICE_X25Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[5]/C
                         clock pessimism              0.465     1.671    
                         clock uncertainty            0.186     1.857    
    SLICE_X25Y79         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     1.849    led_top_right/led_inst/num_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/small_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.075ns (21.739%)  route 0.270ns (78.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/finisho
    SLICE_X25Y80         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.905 r  led_top_right/led_inst/small_counter[4]_i_1__2/O
                         net (fo=5, routed)           0.119     2.024    led_top_right/led_inst/small_counter[4]_i_1__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.782     1.211    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[0]/C
                         clock pessimism              0.465     1.676    
                         clock uncertainty            0.186     1.862    
    SLICE_X24Y79         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.010     1.852    led_top_right/led_inst/small_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/small_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.075ns (21.739%)  route 0.270ns (78.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/finisho
    SLICE_X25Y80         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.905 r  led_top_right/led_inst/small_counter[4]_i_1__2/O
                         net (fo=5, routed)           0.119     2.024    led_top_right/led_inst/small_counter[4]_i_1__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.782     1.211    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[2]/C
                         clock pessimism              0.465     1.676    
                         clock uncertainty            0.186     1.862    
    SLICE_X24Y79         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.010     1.852    led_top_right/led_inst/small_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/small_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.075ns (21.739%)  route 0.270ns (78.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/finisho
    SLICE_X25Y80         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.905 r  led_top_right/led_inst/small_counter[4]_i_1__2/O
                         net (fo=5, routed)           0.119     2.024    led_top_right/led_inst/small_counter[4]_i_1__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.782     1.211    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[3]/C
                         clock pessimism              0.465     1.676    
                         clock uncertainty            0.186     1.862    
    SLICE_X24Y79         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.010     1.852    led_top_right/led_inst/small_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/small_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.075ns (21.739%)  route 0.270ns (78.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/finisho
    SLICE_X25Y80         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.905 r  led_top_right/led_inst/small_counter[4]_i_1__2/O
                         net (fo=5, routed)           0.119     2.024    led_top_right/led_inst/small_counter[4]_i_1__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.782     1.211    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[4]/C
                         clock pessimism              0.465     1.676    
                         clock uncertainty            0.186     1.862    
    SLICE_X24Y79         FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.010     1.852    led_top_right/led_inst/small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/small_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.075ns (21.802%)  route 0.269ns (78.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.108ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/finisho
    SLICE_X25Y80         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.905 r  led_top_right/led_inst/small_counter[4]_i_1__2/O
                         net (fo=5, routed)           0.118     2.023    led_top_right/led_inst/small_counter[4]_i_1__2_n_1
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.780     1.209    led_top_right/led_inst/clk_out2
    SLICE_X24Y79         FDRE                                         r  led_top_right/led_inst/small_counter_reg[1]/C
                         clock pessimism              0.465     1.674    
                         clock uncertainty            0.186     1.860    
    SLICE_X24Y79         FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.010     1.850    led_top_right/led_inst/small_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 led_top_left/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_left/led_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.089ns (22.646%)  route 0.304ns (77.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.817ns (routing 0.340ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.817     1.685    led_top_left/led_inst/outputdata_inst/clk_out1
    SLICE_X22Y79         FDRE                                         r  led_top_left/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.724 r  led_top_left/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.150     1.874    led_top_left/led_inst/outputdata_inst/finisho
    SLICE_X22Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.909 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[1]_i_3__1/O
                         net (fo=1, routed)           0.137     2.046    led_top_left/led_inst/outputdata_inst/FSM_sequential_state[1]_i_3__1_n_1
    SLICE_X22Y78         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     2.061 r  led_top_left/led_inst/outputdata_inst/FSM_sequential_state[1]_i_1__6/O
                         net (fo=1, routed)           0.017     2.078    led_top_left/led_inst/outputdata_inst_n_3
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.778     1.207    led_top_left/led_inst/clk_out2
    SLICE_X22Y78         FDRE                                         r  led_top_left/led_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.465     1.672    
                         clock uncertainty            0.186     1.858    
    SLICE_X22Y78         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.904    led_top_left/led_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 led_top_down/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_down/led_inst/judge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.080ns (19.324%)  route 0.334ns (80.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.804ns (routing 0.340ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.804     1.672    led_top_down/led_inst/outputdata_inst/clk_out1
    SLICE_X15Y43         FDRE                                         r  led_top_down/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.711 f  led_top_down/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.199     1.910    led_top_down/led_inst/outputdata_inst/finisho
    SLICE_X14Y38         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.951 r  led_top_down/led_inst/outputdata_inst/judge_i_1__0/O
                         net (fo=1, routed)           0.135     2.086    led_top_down/led_inst/outputdata_inst_n_4
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/judge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.784     1.213    led_top_down/led_inst/clk_out2
    SLICE_X14Y38         FDRE                                         r  led_top_down/led_inst/judge_reg/C
                         clock pessimism              0.465     1.678    
                         clock uncertainty            0.186     1.864    
    SLICE_X14Y38         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.910    led_top_down/led_inst/judge_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 led_top_right/led_inst/outputdata_inst/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_top_right/led_inst/num_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.072ns (19.565%)  route 0.296ns (80.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.475     0.475    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.705 r  led_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.851    led_clk/inst/clk_out1_clk_wiz_2
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.868 r  led_clk/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=132, routed)         0.811     1.679    led_top_right/led_inst/outputdata_inst/clk_out1
    SLICE_X25Y82         FDRE                                         r  led_top_right/led_inst/outputdata_inst/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.718 r  led_top_right/led_inst/outputdata_inst/finish_reg/Q
                         net (fo=6, routed)           0.151     1.869    led_top_right/led_inst/outputdata_inst/finisho
    SLICE_X25Y80         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.033     1.902 r  led_top_right/led_inst/outputdata_inst/num_counter[5]_i_2__2/O
                         net (fo=6, routed)           0.145     2.047    led_top_right/led_inst/num_counter
    SLICE_X26Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y8          BUFGCE                       0.000     0.000 r  sys_clk_BUFG_inst/O
                         net (fo=16, routed)          0.535     0.535    led_clk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.240 r  led_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.410    led_clk/inst/clk_out2_clk_wiz_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.429 r  led_clk/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=252, routed)         0.771     1.200    led_top_right/led_inst/clk_out2
    SLICE_X26Y79         FDRE                                         r  led_top_right/led_inst/num_counter_reg[4]/C
                         clock pessimism              0.465     1.665    
                         clock uncertainty            0.186     1.851    
    SLICE_X26Y79         FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.844    led_top_right/led_inst/num_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.203    





