DECL|CY_PROT_ADDR_SHIFT|macro|CY_PROT_ADDR_SHIFT
DECL|CY_PROT_ATT_PC_MAX|macro|CY_PROT_ATT_PC_MAX
DECL|CY_PROT_ATT_PERI_PERM_MASK|macro|CY_PROT_ATT_PERI_PERM_MASK
DECL|CY_PROT_ATT_PERI_PRIV_PERM_Msk|macro|CY_PROT_ATT_PERI_PRIV_PERM_Msk
DECL|CY_PROT_ATT_PERI_PRIV_PERM_Pos|macro|CY_PROT_ATT_PERI_PRIV_PERM_Pos
DECL|CY_PROT_ATT_PERI_PRIV_PERM_SHIFT|macro|CY_PROT_ATT_PERI_PRIV_PERM_SHIFT
DECL|CY_PROT_ATT_PERI_USER_PERM_Msk|macro|CY_PROT_ATT_PERI_USER_PERM_Msk
DECL|CY_PROT_ATT_PERI_USER_PERM_Pos|macro|CY_PROT_ATT_PERI_USER_PERM_Pos
DECL|CY_PROT_ATT_PERMISSION_MASK|macro|CY_PROT_ATT_PERMISSION_MASK
DECL|CY_PROT_ATT_PRIV_PERMISSION_SHIFT|macro|CY_PROT_ATT_PRIV_PERMISSION_SHIFT
DECL|CY_PROT_BAD_PARAM|enumerator|CY_PROT_BAD_PARAM = CY_PROT_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< Bad parameter was passed */
DECL|CY_PROT_BUS_MASTER_FIELD|macro|CY_PROT_BUS_MASTER_FIELD
DECL|CY_PROT_DRV_VERSION_MAJOR|macro|CY_PROT_DRV_VERSION_MAJOR
DECL|CY_PROT_DRV_VERSION_MINOR|macro|CY_PROT_DRV_VERSION_MINOR
DECL|CY_PROT_FAILURE|enumerator|CY_PROT_FAILURE = CY_PROT_ID | CY_PDL_STATUS_ERROR | 0x03u /**< The resource is locked */
DECL|CY_PROT_ID|macro|CY_PROT_ID
DECL|CY_PROT_IS_BUS_MASTER_VALID|macro|CY_PROT_IS_BUS_MASTER_VALID
DECL|CY_PROT_IS_FIXED_MS_PERM_VALID|macro|CY_PROT_IS_FIXED_MS_PERM_VALID
DECL|CY_PROT_IS_FIXED_SL_PERM_VALID|macro|CY_PROT_IS_FIXED_SL_PERM_VALID
DECL|CY_PROT_IS_MPU_PERM_VALID|macro|CY_PROT_IS_MPU_PERM_VALID
DECL|CY_PROT_IS_PPU_V2_SIZE_VALID|macro|CY_PROT_IS_PPU_V2_SIZE_VALID
DECL|CY_PROT_IS_PROG_MS_PERM_VALID|macro|CY_PROT_IS_PROG_MS_PERM_VALID
DECL|CY_PROT_IS_PROG_SL_PERM_VALID|macro|CY_PROT_IS_PROG_SL_PERM_VALID
DECL|CY_PROT_IS_REGION_SIZE_VALID|macro|CY_PROT_IS_REGION_SIZE_VALID
DECL|CY_PROT_IS_SMPU_MS_PERM_VALID|macro|CY_PROT_IS_SMPU_MS_PERM_VALID
DECL|CY_PROT_IS_SMPU_SL_PERM_VALID|macro|CY_PROT_IS_SMPU_SL_PERM_VALID
DECL|CY_PROT_MSX_CTL_SHIFT|macro|CY_PROT_MSX_CTL_SHIFT
DECL|CY_PROT_PC10|enumerator|CY_PROT_PC10 = 10u, /**< PC = 10 */
DECL|CY_PROT_PC11|enumerator|CY_PROT_PC11 = 11u, /**< PC = 11 */
DECL|CY_PROT_PC12|enumerator|CY_PROT_PC12 = 12u, /**< PC = 12 */
DECL|CY_PROT_PC13|enumerator|CY_PROT_PC13 = 13u, /**< PC = 13 */
DECL|CY_PROT_PC14|enumerator|CY_PROT_PC14 = 14u, /**< PC = 14 */
DECL|CY_PROT_PC15|enumerator|CY_PROT_PC15 = 15u /**< PC = 15 */
DECL|CY_PROT_PC1|enumerator|CY_PROT_PC1 = 1u, /**< PC = 1 */
DECL|CY_PROT_PC2|enumerator|CY_PROT_PC2 = 2u, /**< PC = 2 */
DECL|CY_PROT_PC3|enumerator|CY_PROT_PC3 = 3u, /**< PC = 3 */
DECL|CY_PROT_PC4|enumerator|CY_PROT_PC4 = 4u, /**< PC = 4 */
DECL|CY_PROT_PC5|enumerator|CY_PROT_PC5 = 5u, /**< PC = 5 */
DECL|CY_PROT_PC6|enumerator|CY_PROT_PC6 = 6u, /**< PC = 6 */
DECL|CY_PROT_PC7|enumerator|CY_PROT_PC7 = 7u, /**< PC = 7 */
DECL|CY_PROT_PC8|enumerator|CY_PROT_PC8 = 8u, /**< PC = 8 */
DECL|CY_PROT_PC9|enumerator|CY_PROT_PC9 = 9u, /**< PC = 9 */
DECL|CY_PROT_PCMASK10|enumerator|CY_PROT_PCMASK10 = 0x0200u, /**< Mask to allow PC = 10 */
DECL|CY_PROT_PCMASK11|enumerator|CY_PROT_PCMASK11 = 0x0400u, /**< Mask to allow PC = 11 */
DECL|CY_PROT_PCMASK12|enumerator|CY_PROT_PCMASK12 = 0x0800u, /**< Mask to allow PC = 12 */
DECL|CY_PROT_PCMASK13|enumerator|CY_PROT_PCMASK13 = 0x1000u, /**< Mask to allow PC = 13 */
DECL|CY_PROT_PCMASK14|enumerator|CY_PROT_PCMASK14 = 0x2000u, /**< Mask to allow PC = 14 */
DECL|CY_PROT_PCMASK15|enumerator|CY_PROT_PCMASK15 = 0x4000u /**< Mask to allow PC = 15 */
DECL|CY_PROT_PCMASK1|enumerator|CY_PROT_PCMASK1 = 0x0001u, /**< Mask to allow PC = 1 */
DECL|CY_PROT_PCMASK2|enumerator|CY_PROT_PCMASK2 = 0x0002u, /**< Mask to allow PC = 2 */
DECL|CY_PROT_PCMASK3|enumerator|CY_PROT_PCMASK3 = 0x0004u, /**< Mask to allow PC = 3 */
DECL|CY_PROT_PCMASK4|enumerator|CY_PROT_PCMASK4 = 0x0008u, /**< Mask to allow PC = 4 */
DECL|CY_PROT_PCMASK5|enumerator|CY_PROT_PCMASK5 = 0x0010u, /**< Mask to allow PC = 5 */
DECL|CY_PROT_PCMASK6|enumerator|CY_PROT_PCMASK6 = 0x0020u, /**< Mask to allow PC = 6 */
DECL|CY_PROT_PCMASK7|enumerator|CY_PROT_PCMASK7 = 0x0040u, /**< Mask to allow PC = 7 */
DECL|CY_PROT_PCMASK8|enumerator|CY_PROT_PCMASK8 = 0x0080u, /**< Mask to allow PC = 8 */
DECL|CY_PROT_PCMASK9|enumerator|CY_PROT_PCMASK9 = 0x0100u, /**< Mask to allow PC = 9 */
DECL|CY_PROT_PCMASK_CHECK|macro|CY_PROT_PCMASK_CHECK
DECL|CY_PROT_PC_MAX|macro|CY_PROT_PC_MAX
DECL|CY_PROT_PERM_DISABLED|enumerator|CY_PROT_PERM_DISABLED = 0x00u, /**< Read, Write and Execute disabled */
DECL|CY_PROT_PERM_RWX|enumerator|CY_PROT_PERM_RWX = 0x07u /**< Read, Write and Execute enabled */
DECL|CY_PROT_PERM_RW|enumerator|CY_PROT_PERM_RW = 0x03u, /**< Read and Write enabled */
DECL|CY_PROT_PERM_RX|enumerator|CY_PROT_PERM_RX = 0x05u, /**< Read and Execute enabled */
DECL|CY_PROT_PERM_R|enumerator|CY_PROT_PERM_R = 0x01u, /**< Read enabled */
DECL|CY_PROT_PERM_WX|enumerator|CY_PROT_PERM_WX = 0x06u, /**< Write and Execute enabled */
DECL|CY_PROT_PERM_W|enumerator|CY_PROT_PERM_W = 0x02u, /**< Write enabled */
DECL|CY_PROT_PERM_X|enumerator|CY_PROT_PERM_X = 0x04u, /**< Execute enabled */
DECL|CY_PROT_PPU_FIXED_PC_LIMIT_MASK|macro|CY_PROT_PPU_FIXED_PC_LIMIT_MASK
DECL|CY_PROT_PPU_GR_ATT0_MASK|macro|CY_PROT_PPU_GR_ATT0_MASK
DECL|CY_PROT_PPU_GR_ATT1_MASK|macro|CY_PROT_PPU_GR_ATT1_MASK
DECL|CY_PROT_PPU_PROG_ATT0_MASK|macro|CY_PROT_PPU_PROG_ATT0_MASK
DECL|CY_PROT_PPU_PROG_ATT1_MASK|macro|CY_PROT_PPU_PROG_ATT1_MASK
DECL|CY_PROT_PPU_PROG_PC_LIMIT_MASK|macro|CY_PROT_PPU_PROG_PC_LIMIT_MASK
DECL|CY_PROT_PPU_RG_ATT0_MASK|macro|CY_PROT_PPU_RG_ATT0_MASK
DECL|CY_PROT_PPU_RG_ATT1_MASK|macro|CY_PROT_PPU_RG_ATT1_MASK
DECL|CY_PROT_PPU_SL_ATT0_MASK|macro|CY_PROT_PPU_SL_ATT0_MASK
DECL|CY_PROT_PPU_SL_ATT1_MASK|macro|CY_PROT_PPU_SL_ATT1_MASK
DECL|CY_PROT_SIZE_128B|enumerator|CY_PROT_SIZE_128B = 6u, /**< 128 bytes */
DECL|CY_PROT_SIZE_128KB|enumerator|CY_PROT_SIZE_128KB = 16u, /**< 128 Kilobytes */
DECL|CY_PROT_SIZE_128MB|enumerator|CY_PROT_SIZE_128MB = 26u, /**< 128 Megabytes */
DECL|CY_PROT_SIZE_16B|enumerator|CY_PROT_SIZE_16B = 3u, /**< 16 bytes */
DECL|CY_PROT_SIZE_16KB|enumerator|CY_PROT_SIZE_16KB = 13u, /**< 16 Kilobytes */
DECL|CY_PROT_SIZE_16MB|enumerator|CY_PROT_SIZE_16MB = 23u, /**< 16 Megabytes */
DECL|CY_PROT_SIZE_1GB|enumerator|CY_PROT_SIZE_1GB = 29u, /**< 1 Gigabyte */
DECL|CY_PROT_SIZE_1KB|enumerator|CY_PROT_SIZE_1KB = 9u, /**< 1 Kilobyte */
DECL|CY_PROT_SIZE_1MB|enumerator|CY_PROT_SIZE_1MB = 19u, /**< 1 Megabyte */
DECL|CY_PROT_SIZE_256B|enumerator|CY_PROT_SIZE_256B = 7u, /**< 256 bytes */
DECL|CY_PROT_SIZE_256KB|enumerator|CY_PROT_SIZE_256KB = 17u, /**< 256 Kilobytes */
DECL|CY_PROT_SIZE_256MB|enumerator|CY_PROT_SIZE_256MB = 27u, /**< 256 Megabytes */
DECL|CY_PROT_SIZE_2GB|enumerator|CY_PROT_SIZE_2GB = 30u, /**< 2 Gigabytes */
DECL|CY_PROT_SIZE_2KB|enumerator|CY_PROT_SIZE_2KB = 10u, /**< 2 Kilobytes */
DECL|CY_PROT_SIZE_2MB|enumerator|CY_PROT_SIZE_2MB = 20u, /**< 2 Megabytes */
DECL|CY_PROT_SIZE_32B|enumerator|CY_PROT_SIZE_32B = 4u, /**< 32 bytes */
DECL|CY_PROT_SIZE_32KB|enumerator|CY_PROT_SIZE_32KB = 14u, /**< 32 Kilobytes */
DECL|CY_PROT_SIZE_32MB|enumerator|CY_PROT_SIZE_32MB = 24u, /**< 32 Megabytes */
DECL|CY_PROT_SIZE_4B|enumerator|CY_PROT_SIZE_4B = 1u, /**< 4 bytes */
DECL|CY_PROT_SIZE_4GB|enumerator|CY_PROT_SIZE_4GB = 31u /**< 4 Gigabytes */
DECL|CY_PROT_SIZE_4KB|enumerator|CY_PROT_SIZE_4KB = 11u, /**< 4 Kilobytes */
DECL|CY_PROT_SIZE_4MB|enumerator|CY_PROT_SIZE_4MB = 21u, /**< 4 Megabytes */
DECL|CY_PROT_SIZE_512B|enumerator|CY_PROT_SIZE_512B = 8u, /**< 512 bytes */
DECL|CY_PROT_SIZE_512KB|enumerator|CY_PROT_SIZE_512KB = 18u, /**< 512 Kilobytes */
DECL|CY_PROT_SIZE_512MB|enumerator|CY_PROT_SIZE_512MB = 28u, /**< 512 Megabytes */
DECL|CY_PROT_SIZE_64B|enumerator|CY_PROT_SIZE_64B = 5u, /**< 64 bytes */
DECL|CY_PROT_SIZE_64KB|enumerator|CY_PROT_SIZE_64KB = 15u, /**< 64 Kilobytes */
DECL|CY_PROT_SIZE_64MB|enumerator|CY_PROT_SIZE_64MB = 25u, /**< 64 Megabytes */
DECL|CY_PROT_SIZE_8B|enumerator|CY_PROT_SIZE_8B = 2u, /**< 8 bytes */
DECL|CY_PROT_SIZE_8KB|enumerator|CY_PROT_SIZE_8KB = 12u, /**< 8 Kilobytes */
DECL|CY_PROT_SIZE_8MB|enumerator|CY_PROT_SIZE_8MB = 22u, /**< 8 Megabytes */
DECL|CY_PROT_SMPU_ATT0_MASK|macro|CY_PROT_SMPU_ATT0_MASK
DECL|CY_PROT_SMPU_ATT1_MASK|macro|CY_PROT_SMPU_ATT1_MASK
DECL|CY_PROT_SMPU_PC_LIMIT_MASK|macro|CY_PROT_SMPU_PC_LIMIT_MASK
DECL|CY_PROT_STRUCT_DISABLE|macro|CY_PROT_STRUCT_DISABLE
DECL|CY_PROT_STRUCT_ENABLE|macro|CY_PROT_STRUCT_ENABLE
DECL|CY_PROT_SUBREGION_DIS0|enumerator|CY_PROT_SUBREGION_DIS0 = 0x01u, /**< Disable subregion 0 */
DECL|CY_PROT_SUBREGION_DIS1|enumerator|CY_PROT_SUBREGION_DIS1 = 0x02u, /**< Disable subregion 1 */
DECL|CY_PROT_SUBREGION_DIS2|enumerator|CY_PROT_SUBREGION_DIS2 = 0x04u, /**< Disable subregion 2 */
DECL|CY_PROT_SUBREGION_DIS3|enumerator|CY_PROT_SUBREGION_DIS3 = 0x08u, /**< Disable subregion 3 */
DECL|CY_PROT_SUBREGION_DIS4|enumerator|CY_PROT_SUBREGION_DIS4 = 0x10u, /**< Disable subregion 4 */
DECL|CY_PROT_SUBREGION_DIS5|enumerator|CY_PROT_SUBREGION_DIS5 = 0x20u, /**< Disable subregion 5 */
DECL|CY_PROT_SUBREGION_DIS6|enumerator|CY_PROT_SUBREGION_DIS6 = 0x40u, /**< Disable subregion 6 */
DECL|CY_PROT_SUBREGION_DIS7|enumerator|CY_PROT_SUBREGION_DIS7 = 0x80u /**< Disable subregion 7 */
DECL|CY_PROT_SUCCESS|enumerator|CY_PROT_SUCCESS = 0x00u, /**< Returned successful */
DECL|PERI_GR_PPU_RG_Type|typedef|typedef PERI_GR_PPU_RG_V1_Type PERI_GR_PPU_RG_Type;
DECL|PERI_GR_PPU_SL_Type|typedef|typedef PERI_GR_PPU_SL_V1_Type PERI_GR_PPU_SL_Type;
DECL|PERI_MS_PPU_FX_Type|typedef|typedef PERI_MS_PPU_FX_V2_Type PERI_MS_PPU_FX_Type;
DECL|PERI_MS_PPU_PR_Type|typedef|typedef PERI_MS_PPU_PR_V2_Type PERI_MS_PPU_PR_Type;
DECL|PERI_PPU_GR_Type|typedef|typedef PERI_PPU_GR_V1_Type PERI_PPU_GR_Type;
DECL|PERI_PPU_PR_Type|typedef|typedef PERI_PPU_PR_V1_Type PERI_PPU_PR_Type;
DECL|__CY_PROT_H__|macro|__CY_PROT_H__
DECL|address|member|uint32_t* address; /**< Base address of the memory region (Only applicable to slave) */
DECL|address|member|uint32_t* address; /**< Base address of the memory region (Only applicable to slave) */
DECL|address|member|uint32_t* address; /**< Base address of the memory region */
DECL|cy_en_prot_pc_t|enum|enum cy_en_prot_pc_t
DECL|cy_en_prot_pcmask_t|enum|enum cy_en_prot_pcmask_t
DECL|cy_en_prot_perm_t|typedef|}cy_en_prot_perm_t;
DECL|cy_en_prot_size_t|typedef|}cy_en_prot_size_t;
DECL|cy_en_prot_status_t|typedef|} cy_en_prot_status_t;
DECL|cy_en_prot_subreg_t|enum|enum cy_en_prot_subreg_t
DECL|cy_stc_mpu_cfg_t|typedef|} cy_stc_mpu_cfg_t;
DECL|cy_stc_ppu_gr_cfg_t|typedef|} cy_stc_ppu_gr_cfg_t;
DECL|cy_stc_ppu_prog_cfg_t|typedef|} cy_stc_ppu_prog_cfg_t;
DECL|cy_stc_ppu_rg_cfg_t|typedef|} cy_stc_ppu_rg_cfg_t;
DECL|cy_stc_ppu_sl_cfg_t|typedef|} cy_stc_ppu_sl_cfg_t;
DECL|cy_stc_smpu_cfg_t|typedef|} cy_stc_smpu_cfg_t;
DECL|pcMask|member|uint16_t pcMask; /**< Mask of allowed protection context(s) */
DECL|pcMask|member|uint16_t pcMask; /**< Mask of allowed protection context(s) */
DECL|pcMask|member|uint16_t pcMask; /**< Mask of allowed protection context(s) */
DECL|pcMask|member|uint16_t pcMask; /**< Mask of allowed protection context(s) */
DECL|pcMask|member|uint16_t pcMask; /**< Mask of allowed protection context(s) */
DECL|pcMatch|member|bool pcMatch; /**< Access evaluation = 0, Matching = 1 */
DECL|pcMatch|member|bool pcMatch; /**< Access evaluation = 0, Matching = 1 */
DECL|pcMatch|member|bool pcMatch; /**< Access evaluation = 0, Matching = 1 */
DECL|pcMatch|member|bool pcMatch; /**< Access evaluation = 0, Matching = 1 */
DECL|pcMatch|member|bool pcMatch; /**< Access evaluation = 0, Matching = 1 */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|privPermission|member|cy_en_prot_perm_t privPermission; /**< Privileged permissions for the region */
DECL|regionSize|member|cy_en_prot_size_t regionSize; /**< Size of the memory region (Only applicable to slave) */
DECL|regionSize|member|cy_en_prot_size_t regionSize; /**< Size of the memory region (Only applicable to slave) */
DECL|regionSize|member|cy_en_prot_size_t regionSize; /**< Size of the memory region */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|secure|member|bool secure; /**< Non Secure = 0, Secure = 1 */
DECL|subregions|member|uint8_t subregions; /**< Mask of the 8 subregions to disable (Only applicable to slave) */
DECL|subregions|member|uint8_t subregions; /**< Mask of the 8 subregions to disable (Only applicable to slave) */
DECL|subregions|member|uint8_t subregions; /**< Mask of the 8 subregions to disable */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
DECL|userPermission|member|cy_en_prot_perm_t userPermission; /**< User permissions for the region */
