
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Index &mdash; VHDL-extras 1.0 documentation</title>
    
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '1.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_CHTML"></script>
    <link rel="top" title="VHDL-extras 1.0 documentation" href="index.html" />
   
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">

  </head>
  <body>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            

<h1 id="index">Index</h1>

<div class="genindex-jumpbox">
 <a href="#Symbols"><strong>Symbols</strong></a>
 | <a href="#A"><strong>A</strong></a>
 | <a href="#B"><strong>B</strong></a>
 | <a href="#C"><strong>C</strong></a>
 | <a href="#D"><strong>D</strong></a>
 | <a href="#E"><strong>E</strong></a>
 | <a href="#F"><strong>F</strong></a>
 | <a href="#G"><strong>G</strong></a>
 | <a href="#H"><strong>H</strong></a>
 | <a href="#I"><strong>I</strong></a>
 | <a href="#L"><strong>L</strong></a>
 | <a href="#M"><strong>M</strong></a>
 | <a href="#N"><strong>N</strong></a>
 | <a href="#O"><strong>O</strong></a>
 | <a href="#P"><strong>P</strong></a>
 | <a href="#Q"><strong>Q</strong></a>
 | <a href="#R"><strong>R</strong></a>
 | <a href="#S"><strong>S</strong></a>
 | <a href="#T"><strong>T</strong></a>
 | <a href="#U"><strong>U</strong></a>
 | <a href="#V"><strong>V</strong></a>
 | <a href="#W"><strong>W</strong></a>
 | <a href="#Y"><strong>Y</strong></a>
 
</div>
<h2 id="Symbols">Symbols</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[bounded_string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,character return bounded_string]"><strong>&#34;&amp;&#34;[bounded_string,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,string return bounded_string]"><strong>&#34;&amp;&#34;[bounded_string,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[character,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[character,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[string,bounded_string return bounded_string]"><strong>&#34;&amp;&#34;[string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,bounded_string return bounded_string]"><strong>&#34;*&#34;[natural,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,character return bounded_string]"><strong>&#34;*&#34;[natural,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed."*"[natural,character return string]"><strong>&#34;*&#34;[natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,string return bounded_string]"><strong>&#34;*&#34;[natural,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed."*"[natural,string return string]"><strong>&#34;*&#34;[natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps."-"[character_set,character_set return character_set]"><strong>&#34;-&#34;[character_set,character_set return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[bounded_string,bounded_string return boolean]"><strong>&#34;&lt;&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[bounded_string,string return boolean]"><strong>&#34;&lt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[string,bounded_string return boolean]"><strong>&#34;&lt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[bounded_string,bounded_string return boolean]"><strong>&#34;&lt;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[bounded_string,string return boolean]"><strong>&#34;&lt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[string,bounded_string return boolean]"><strong>&#34;&lt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[bounded_string,bounded_string return boolean]"><strong>&#34;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[bounded_string,string return boolean]"><strong>&#34;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[string,bounded_string return boolean]"><strong>&#34;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[bounded_string,bounded_string return boolean]"><strong>&#34;&gt;&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[bounded_string,string return boolean]"><strong>&#34;&gt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[string,bounded_string return boolean]"><strong>&#34;&gt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[bounded_string,bounded_string return boolean]"><strong>&#34;&gt;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[bounded_string,string return boolean]"><strong>&#34;&gt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[string,bounded_string return boolean]"><strong>&#34;&gt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="A">A</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Acute"><strong>Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.adjust_angle[signed,signed,signed,signed,signed,signed]"><strong>adjust_angle[signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.alignment"><strong>alignment (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.ALPHANUMERIC_SET"><strong>ALPHANUMERIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Ampersand"><strong>Ampersand (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Apostrophe"><strong>Apostrophe (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation return bounded_string]"><strong>append[bounded_string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation]"><strong>append[bounded_string,bounded_string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,character,truncation return bounded_string]"><strong>append[bounded_string,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,character,truncation]"><strong>append[bounded_string,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,string,truncation return bounded_string]"><strong>append[bounded_string,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,string,truncation]"><strong>append[bounded_string,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[character,bounded_string,truncation return bounded_string]"><strong>append[character,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[string,bounded_string,truncation return bounded_string]"><strong>append[string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append[string,text_buffer]"><strong>append[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,character]"><strong>append[unbounded_string,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,string]"><strong>append[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append[unbounded_string,text_buffer]"><strong>append[unbounded_string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,unbounded_string]"><strong>append[unbounded_string,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append_file[string,text_buffer]"><strong>append_file[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append_file[text,text_buffer]"><strong>append_file[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.array_glitch_filter"><strong>array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Asterisk"><strong>Asterisk (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuate"><strong>attenuate (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuation_factor"><strong>attenuation_factor (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuation_gain[attenuation_factor,positive return signed]"><strong>attenuation_gain[attenuation_factor,positive return signed] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="B">B</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.BASIC_MAP"><strong>BASIC_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.BASIC_SET"><strong>BASIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.bcd_to_binary"><strong>bcd_to_binary (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.binary_to_bcd"><strong>binary_to_bcd (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.bit_size[natural return natural]"><strong>bit_size[natural return natural] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.bit_synchronizer"><strong>bit_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.bounded_string"><strong>bounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Broken_Bar"><strong>Broken_Bar (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.buffer_line"><strong>buffer_line (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.buffer_line_acc"><strong>buffer_line_acc (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="C">C</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Cedilla"><strong>Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.ceil_log2[positive return natural]"><strong>ceil_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.ceil_log[positive,positive return natural]"><strong>ceil_log[positive,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Cent_Sign"><strong>Cent_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_mapping"><strong>character_mapping (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_range"><strong>character_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_ranges"><strong>character_ranges (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_sequence"><strong>character_sequence (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_set"><strong>character_set (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean]"><strong>check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Circumflex"><strong>Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_cycles"><strong>clock_cycles (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle]"><strong>clock_gen[std_ulogic,boolean,delay_length,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle]"><strong>clock_gen[std_ulogic,boolean,frequency,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.CODEC_DECODE"><strong>CODEC_DECODE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.CODEC_ENCODE"><strong>CODEC_ENCODE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Colon"><strong>Colon (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Comma"><strong>Comma (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Commercial_At"><strong>Commercial_At (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.CONTROL_SET"><strong>CONTROL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.copy[string,unbounded_string,integer]"><strong>copy[string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.copy[unbounded_string,unbounded_string,integer]"><strong>copy[unbounded_string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Copyright_Sign"><strong>Copyright_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_flex_pipelined"><strong>cordic_flex_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_gain[positive return real]"><strong>cordic_gain[positive return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_mode"><strong>cordic_mode (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_pipelined"><strong>cordic_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_sequential"><strong>cordic_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.count[bounded_string,character_set return natural]"><strong>count[bounded_string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.count[bounded_string,string,character_mapping return natural]"><strong>count[bounded_string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.count[string,character_set return natural]"><strong>count[string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.count[string,string,character_mapping return natural]"><strong>count[string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.count[unbounded_string,string,natural]"><strong>count[unbounded_string,string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones"><strong>count_ones (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones_chunked"><strong>count_ones_chunked (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones_sequential"><strong>count_ones_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.crc"><strong>crc (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Currency_Sign"><strong>Currency_Sign (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="D">D</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs"><strong>ddfs (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural]"><strong>ddfs_dynamic_factor[real,natural,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned]"><strong>ddfs_dynamic_inc[natural,natural,unsigned,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_error[real,real,natural return real]"><strong>ddfs_error[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_frequency[real,real,natural return real]"><strong>ddfs_frequency[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_increment[real,real,natural return natural]"><strong>ddfs_increment[real,real,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_increment[real,real,natural return unsigned]"><strong>ddfs_increment[real,real,natural return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_pipelined"><strong>ddfs_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_size[real,real,real return natural]"><strong>ddfs_size[real,real,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_tolerance[real,real,natural return real]"><strong>ddfs_tolerance[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.DECIMAL_DIGIT_SET"><strong>DECIMAL_DIGIT_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.decimal_size[natural return natural]"><strong>decimal_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.decode[unsigned return std_ulogic_vector]"><strong>decode[unsigned return std_ulogic_vector] (VHDL function)</strong></a>, <a href="rst/modules/muxing.html#extras_2008.muxing.decode[unsigned return std_ulogic_vector]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>decode[unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>, <a href="rst/modules/muxing.html#extras_2008.muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Degree_Sign"><strong>Degree_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.degrees_to_phase[real,positive return unsigned]"><strong>degrees_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.delete[bounded_string,positive,natural return bounded_string]"><strong>delete[bounded_string,positive,natural return bounded_string] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.delete[bounded_string,positive,natural]"><strong>delete[bounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.delete[string,positive,natural return string]"><strong>delete[string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.delete[string,positive,natural,alignment,character]"><strong>delete[string,positive,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.delete[unbounded_string,positive,natural]"><strong>delete[unbounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>demux[std_ulogic,unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>, <a href="rst/modules/muxing.html#extras_2008.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Diaeresis"><strong>Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.direction"><strong>direction (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Division_Sign"><strong>Division_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Dollar_Sign"><strong>Dollar_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.dual_port_ram"><strong>dual_port_ram (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.duty_cycle"><strong>duty_cycle (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.dynamic_array_glitch_filter"><strong>dynamic_array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_signed"><strong>dynamic_delay_line_signed (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_sulv"><strong>dynamic_delay_line_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_unsigned"><strong>dynamic_delay_line_unsigned (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.dynamic_glitch_filter"><strong>dynamic_glitch_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="E">E</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.ecc_range"><strong>ecc_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.ecc_vector"><strong>ecc_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.effective_fractional_bits[positive,positive return real]"><strong>effective_fractional_bits[positive,positive return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.element[bounded_string,positive return character]"><strong>element[bounded_string,positive return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.element[unbounded_string,positive,character]"><strong>element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.encoding_size[positive return natural]"><strong>encoding_size[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector]"><strong>end_crc[bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.endbuffer[text_buffer,boolean]"><strong>endbuffer[text_buffer,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.endianness"><strong>endianness (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.eq[unbounded_string,string,boolean]"><strong>eq[unbounded_string,string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.eq[unbounded_string,unbounded_string,boolean]"><strong>eq[unbounded_string,unbounded_string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Equals_Sign"><strong>Equals_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Exclamation"><strong>Exclamation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/arithmetic.html#package-extras.arithmetic"><strong>extras.arithmetic (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/arithmetic.html#extras.arithmetic.pipelined_adder"><strong>extras.arithmetic.pipelined_adder (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#package-extras.bcd_conversion"><strong>extras.bcd_conversion (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.bcd_to_binary"><strong>extras.bcd_conversion.bcd_to_binary (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.binary_to_bcd"><strong>extras.bcd_conversion.binary_to_bcd (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.decimal_size[natural return natural]"><strong>extras.bcd_conversion.decimal_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.to_bcd[unsigned return unsigned]"><strong>extras.bcd_conversion.to_bcd[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.to_binary[unsigned return unsigned]"><strong>extras.bcd_conversion.to_binary[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#package-extras.binaryio"><strong>extras.binaryio (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.endianness"><strong>extras.binaryio.endianness (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.octet_file"><strong>extras.binaryio.octet_file (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.read[octet_file,endianness,signed]"><strong>extras.binaryio.read[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.read[octet_file,endianness,unsigned]"><strong>extras.binaryio.read[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.write[octet_file,endianness,signed]"><strong>extras.binaryio.write[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.write[octet_file,endianness,unsigned]"><strong>extras.binaryio.write[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#package-extras.bit_ops"><strong>extras.bit_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones"><strong>extras.bit_ops.count_ones (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones_chunked"><strong>extras.bit_ops.count_ones_chunked (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.count_ones_sequential"><strong>extras.bit_ops.count_ones_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.gen_count_ones_table[positive return natural_vector]"><strong>extras.bit_ops.gen_count_ones_table[positive return natural_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.natural_vector"><strong>extras.bit_ops.natural_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#package-extras.characters_handling"><strong>extras.characters_handling (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Alphanumeric[character return boolean]"><strong>extras.characters_handling.Is_Alphanumeric[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Basic[character return boolean]"><strong>extras.characters_handling.Is_Basic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Control[character return boolean]"><strong>extras.characters_handling.Is_Control[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Digit[character return boolean]"><strong>extras.characters_handling.Is_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Graphic[character return boolean]"><strong>extras.characters_handling.Is_Graphic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Hexadecimal_Digit[character return boolean]"><strong>extras.characters_handling.Is_Hexadecimal_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Letter[character return boolean]"><strong>extras.characters_handling.Is_Letter[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Lower[character return boolean]"><strong>extras.characters_handling.Is_Lower[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Special[character return boolean]"><strong>extras.characters_handling.Is_Special[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Upper[character return boolean]"><strong>extras.characters_handling.Is_Upper[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Basic[character return character]"><strong>extras.characters_handling.To_Basic[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Basic[string return string]"><strong>extras.characters_handling.To_Basic[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Lower[character return character]"><strong>extras.characters_handling.To_Lower[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Lower[string return string]"><strong>extras.characters_handling.To_Lower[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Upper[character return character]"><strong>extras.characters_handling.To_Upper[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Upper[string return string]"><strong>extras.characters_handling.To_Upper[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#package-extras.characters_latin_1"><strong>extras.characters_latin_1 (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Acute"><strong>extras.characters_latin_1.Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Ampersand"><strong>extras.characters_latin_1.Ampersand (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Apostrophe"><strong>extras.characters_latin_1.Apostrophe (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Asterisk"><strong>extras.characters_latin_1.Asterisk (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Broken_Bar"><strong>extras.characters_latin_1.Broken_Bar (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Cedilla"><strong>extras.characters_latin_1.Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Cent_Sign"><strong>extras.characters_latin_1.Cent_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Circumflex"><strong>extras.characters_latin_1.Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Colon"><strong>extras.characters_latin_1.Colon (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Comma"><strong>extras.characters_latin_1.Comma (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Commercial_At"><strong>extras.characters_latin_1.Commercial_At (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Copyright_Sign"><strong>extras.characters_latin_1.Copyright_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Currency_Sign"><strong>extras.characters_latin_1.Currency_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Degree_Sign"><strong>extras.characters_latin_1.Degree_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Diaeresis"><strong>extras.characters_latin_1.Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Division_Sign"><strong>extras.characters_latin_1.Division_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Dollar_Sign"><strong>extras.characters_latin_1.Dollar_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Equals_Sign"><strong>extras.characters_latin_1.Equals_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Exclamation"><strong>extras.characters_latin_1.Exclamation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Feminine_Ordinal_Indicator"><strong>extras.characters_latin_1.Feminine_Ordinal_Indicator (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_One_Half"><strong>extras.characters_latin_1.Fraction_One_Half (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_One_Quarter"><strong>extras.characters_latin_1.Fraction_One_Quarter (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_Three_Quarters"><strong>extras.characters_latin_1.Fraction_Three_Quarters (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Full_Stop"><strong>extras.characters_latin_1.Full_Stop (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Grave"><strong>extras.characters_latin_1.Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Greater_Than_Sign"><strong>extras.characters_latin_1.Greater_Than_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Hyphen"><strong>extras.characters_latin_1.Hyphen (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Inverted_Exclamation"><strong>extras.characters_latin_1.Inverted_Exclamation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Inverted_Question"><strong>extras.characters_latin_1.Inverted_Question (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A"><strong>extras.characters_latin_1.LC_A (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Acute"><strong>extras.characters_latin_1.LC_A_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Circumflex"><strong>extras.characters_latin_1.LC_A_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Diaeresis"><strong>extras.characters_latin_1.LC_A_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Grave"><strong>extras.characters_latin_1.LC_A_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Ring"><strong>extras.characters_latin_1.LC_A_Ring (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Tilde"><strong>extras.characters_latin_1.LC_A_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_AE_Diphthong"><strong>extras.characters_latin_1.LC_AE_Diphthong (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_B"><strong>extras.characters_latin_1.LC_B (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_C"><strong>extras.characters_latin_1.LC_C (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_C_Cedilla"><strong>extras.characters_latin_1.LC_C_Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_D"><strong>extras.characters_latin_1.LC_D (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E"><strong>extras.characters_latin_1.LC_E (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Acute"><strong>extras.characters_latin_1.LC_E_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Circumflex"><strong>extras.characters_latin_1.LC_E_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Diaeresis"><strong>extras.characters_latin_1.LC_E_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Grave"><strong>extras.characters_latin_1.LC_E_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_F"><strong>extras.characters_latin_1.LC_F (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_G"><strong>extras.characters_latin_1.LC_G (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_German_Sharp_S"><strong>extras.characters_latin_1.LC_German_Sharp_S (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_H"><strong>extras.characters_latin_1.LC_H (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I"><strong>extras.characters_latin_1.LC_I (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Acute"><strong>extras.characters_latin_1.LC_I_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Circumflex"><strong>extras.characters_latin_1.LC_I_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Diaeresis"><strong>extras.characters_latin_1.LC_I_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Grave"><strong>extras.characters_latin_1.LC_I_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Icelandic_Eth"><strong>extras.characters_latin_1.LC_Icelandic_Eth (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Icelandic_Thorn"><strong>extras.characters_latin_1.LC_Icelandic_Thorn (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_J"><strong>extras.characters_latin_1.LC_J (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_K"><strong>extras.characters_latin_1.LC_K (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_L"><strong>extras.characters_latin_1.LC_L (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_M"><strong>extras.characters_latin_1.LC_M (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_N"><strong>extras.characters_latin_1.LC_N (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_N_Tilde"><strong>extras.characters_latin_1.LC_N_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O"><strong>extras.characters_latin_1.LC_O (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Acute"><strong>extras.characters_latin_1.LC_O_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Circumflex"><strong>extras.characters_latin_1.LC_O_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Diaeresis"><strong>extras.characters_latin_1.LC_O_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Grave"><strong>extras.characters_latin_1.LC_O_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Oblique_Stroke"><strong>extras.characters_latin_1.LC_O_Oblique_Stroke (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Tilde"><strong>extras.characters_latin_1.LC_O_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_P"><strong>extras.characters_latin_1.LC_P (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Q"><strong>extras.characters_latin_1.LC_Q (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_R"><strong>extras.characters_latin_1.LC_R (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_S"><strong>extras.characters_latin_1.LC_S (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_T"><strong>extras.characters_latin_1.LC_T (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U"><strong>extras.characters_latin_1.LC_U (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Acute"><strong>extras.characters_latin_1.LC_U_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Circumflex"><strong>extras.characters_latin_1.LC_U_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Diaeresis"><strong>extras.characters_latin_1.LC_U_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Grave"><strong>extras.characters_latin_1.LC_U_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_V"><strong>extras.characters_latin_1.LC_V (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_W"><strong>extras.characters_latin_1.LC_W (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_X"><strong>extras.characters_latin_1.LC_X (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y"><strong>extras.characters_latin_1.LC_Y (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y_Acute"><strong>extras.characters_latin_1.LC_Y_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y_Diaeresis"><strong>extras.characters_latin_1.LC_Y_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Z"><strong>extras.characters_latin_1.LC_Z (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Angle_Quotation"><strong>extras.characters_latin_1.Left_Angle_Quotation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Curly_Bracket"><strong>extras.characters_latin_1.Left_Curly_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Parenthesis"><strong>extras.characters_latin_1.Left_Parenthesis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Square_Bracket"><strong>extras.characters_latin_1.Left_Square_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Less_Than_Sign"><strong>extras.characters_latin_1.Less_Than_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Low_Line"><strong>extras.characters_latin_1.Low_Line (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Macron"><strong>extras.characters_latin_1.Macron (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Masculine_Ordinal_Indicator"><strong>extras.characters_latin_1.Masculine_Ordinal_Indicator (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Micro_Sign"><strong>extras.characters_latin_1.Micro_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Middle_Dot"><strong>extras.characters_latin_1.Middle_Dot (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Multiplication_Sign"><strong>extras.characters_latin_1.Multiplication_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.No_Break_Space"><strong>extras.characters_latin_1.No_Break_Space (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Not_Sign"><strong>extras.characters_latin_1.Not_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Number_Sign"><strong>extras.characters_latin_1.Number_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Percent_Sign"><strong>extras.characters_latin_1.Percent_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Pilcrow_Sign"><strong>extras.characters_latin_1.Pilcrow_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Plus_Minus_Sign"><strong>extras.characters_latin_1.Plus_Minus_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Plus_Sign"><strong>extras.characters_latin_1.Plus_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Pound_Sign"><strong>extras.characters_latin_1.Pound_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Question"><strong>extras.characters_latin_1.Question (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Quotation"><strong>extras.characters_latin_1.Quotation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Registered_Trade_Mark_Sign"><strong>extras.characters_latin_1.Registered_Trade_Mark_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Reverse_Solidus"><strong>extras.characters_latin_1.Reverse_Solidus (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Angle_Quotation"><strong>extras.characters_latin_1.Right_Angle_Quotation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Curly_Bracket"><strong>extras.characters_latin_1.Right_Curly_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Parenthesis"><strong>extras.characters_latin_1.Right_Parenthesis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Square_Bracket"><strong>extras.characters_latin_1.Right_Square_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Section_Sign"><strong>extras.characters_latin_1.Section_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Semicolon"><strong>extras.characters_latin_1.Semicolon (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Soft_Hyphen"><strong>extras.characters_latin_1.Soft_Hyphen (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Solidus"><strong>extras.characters_latin_1.Solidus (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Space"><strong>extras.characters_latin_1.Space (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_One"><strong>extras.characters_latin_1.Superscript_One (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_Three"><strong>extras.characters_latin_1.Superscript_Three (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_Two"><strong>extras.characters_latin_1.Superscript_Two (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Tilde"><strong>extras.characters_latin_1.Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Acute"><strong>extras.characters_latin_1.UC_A_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Circumflex"><strong>extras.characters_latin_1.UC_A_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Diaeresis"><strong>extras.characters_latin_1.UC_A_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Grave"><strong>extras.characters_latin_1.UC_A_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Ring"><strong>extras.characters_latin_1.UC_A_Ring (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Tilde"><strong>extras.characters_latin_1.UC_A_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_AE_Diphthong"><strong>extras.characters_latin_1.UC_AE_Diphthong (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_C_Cedilla"><strong>extras.characters_latin_1.UC_C_Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Acute"><strong>extras.characters_latin_1.UC_E_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Circumflex"><strong>extras.characters_latin_1.UC_E_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Diaeresis"><strong>extras.characters_latin_1.UC_E_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Grave"><strong>extras.characters_latin_1.UC_E_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Acute"><strong>extras.characters_latin_1.UC_I_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Circumflex"><strong>extras.characters_latin_1.UC_I_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Diaeresis"><strong>extras.characters_latin_1.UC_I_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Grave"><strong>extras.characters_latin_1.UC_I_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Icelandic_Eth"><strong>extras.characters_latin_1.UC_Icelandic_Eth (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Icelandic_Thorn"><strong>extras.characters_latin_1.UC_Icelandic_Thorn (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_N_Tilde"><strong>extras.characters_latin_1.UC_N_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Acute"><strong>extras.characters_latin_1.UC_O_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Circumflex"><strong>extras.characters_latin_1.UC_O_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Diaeresis"><strong>extras.characters_latin_1.UC_O_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Grave"><strong>extras.characters_latin_1.UC_O_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Oblique_Stroke"><strong>extras.characters_latin_1.UC_O_Oblique_Stroke (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Tilde"><strong>extras.characters_latin_1.UC_O_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Acute"><strong>extras.characters_latin_1.UC_U_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Circumflex"><strong>extras.characters_latin_1.UC_U_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Diaeresis"><strong>extras.characters_latin_1.UC_U_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Grave"><strong>extras.characters_latin_1.UC_U_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Y_Acute"><strong>extras.characters_latin_1.UC_Y_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Vertical_Line"><strong>extras.characters_latin_1.Vertical_Line (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Yen_Sign"><strong>extras.characters_latin_1.Yen_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#package-extras.cordic"><strong>extras.cordic (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.adjust_angle[signed,signed,signed,signed,signed,signed]"><strong>extras.cordic.adjust_angle[signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_flex_pipelined"><strong>extras.cordic.cordic_flex_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_gain[positive return real]"><strong>extras.cordic.cordic_gain[positive return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_mode"><strong>extras.cordic.cordic_mode (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_pipelined"><strong>extras.cordic.cordic_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.cordic_sequential"><strong>extras.cordic.cordic_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.effective_fractional_bits[positive,positive return real]"><strong>extras.cordic.effective_fractional_bits[positive,positive return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.rotate[integer,signed,signed,signed,signed,signed,signed]"><strong>extras.cordic.rotate[integer,signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.sincos_pipelined"><strong>extras.cordic.sincos_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.sincos_sequential"><strong>extras.cordic.sincos_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.vector[integer,signed,signed,signed,signed,signed,signed]"><strong>extras.cordic.vector[integer,signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#package-extras.crc_ops"><strong>extras.crc_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.crc"><strong>extras.crc_ops.crc (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector]"><strong>extras.crc_ops.end_crc[bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.init_crc[bit_vector return bit_vector]"><strong>extras.crc_ops.init_crc[bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector]"><strong>extras.crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#package-extras.ddfs_pkg"><strong>extras.ddfs_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs"><strong>extras.ddfs_pkg.ddfs (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural]"><strong>extras.ddfs_pkg.ddfs_dynamic_factor[real,natural,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned]"><strong>extras.ddfs_pkg.ddfs_dynamic_inc[natural,natural,unsigned,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_error[real,real,natural return real]"><strong>extras.ddfs_pkg.ddfs_error[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_frequency[real,real,natural return real]"><strong>extras.ddfs_pkg.ddfs_frequency[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_increment[real,real,natural return natural]"><strong>extras.ddfs_pkg.ddfs_increment[real,real,natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_increment[real,real,natural return unsigned]"><strong>extras.ddfs_pkg.ddfs_increment[real,real,natural return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_pipelined"><strong>extras.ddfs_pkg.ddfs_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_size[real,real,real return natural]"><strong>extras.ddfs_pkg.ddfs_size[real,real,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.ddfs_tolerance[real,real,natural return real]"><strong>extras.ddfs_pkg.ddfs_tolerance[real,real,natural return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.degrees_to_phase[real,positive return unsigned]"><strong>extras.ddfs_pkg.degrees_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.min_fraction_bits[real,real,natural,real return natural]"><strong>extras.ddfs_pkg.min_fraction_bits[real,real,natural,real return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.radians_to_phase[real,positive return unsigned]"><strong>extras.ddfs_pkg.radians_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.resize_fractional[unsigned,positive return unsigned]"><strong>extras.ddfs_pkg.resize_fractional[unsigned,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#package-extras.fifos"><strong>extras.fifos (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#extras.fifos.fifo"><strong>extras.fifos.fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#extras.fifos.packet_fifo"><strong>extras.fifos.packet_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#extras.fifos.simple_fifo"><strong>extras.fifos.simple_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#package-extras.glitch_filtering"><strong>extras.glitch_filtering (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.array_glitch_filter"><strong>extras.glitch_filtering.array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.dynamic_array_glitch_filter"><strong>extras.glitch_filtering.dynamic_array_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.dynamic_glitch_filter"><strong>extras.glitch_filtering.dynamic_glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.glitch_filter"><strong>extras.glitch_filtering.glitch_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#package-extras.gray_code"><strong>extras.gray_code (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.gray_counter"><strong>extras.gray_code.gray_counter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_binary[std_logic_vector return std_logic_vector]"><strong>extras.gray_code.to_binary[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_binary[std_ulogic_vector return std_ulogic_vector]"><strong>extras.gray_code.to_binary[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_binary[unsigned return unsigned]"><strong>extras.gray_code.to_binary[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[std_logic_vector return std_logic_vector]"><strong>extras.gray_code.to_gray[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[std_ulogic_vector return std_ulogic_vector]"><strong>extras.gray_code.to_gray[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[unsigned return unsigned]"><strong>extras.gray_code.to_gray[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#package-extras.hamming_edac"><strong>extras.hamming_edac (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.ecc_range"><strong>extras.hamming_edac.ecc_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.ecc_vector"><strong>extras.hamming_edac.ecc_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.get_data[ecc_vector return std_ulogic_vector]"><strong>extras.hamming_edac.get_data[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.get_parity[ecc_vector return unsigned]"><strong>extras.hamming_edac.get_parity[ecc_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_data_size[positive return positive]"><strong>extras.hamming_edac.hamming_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector]"><strong>extras.hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>extras.hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector]"><strong>extras.hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>extras.hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_has_error[ecc_vector return boolean]"><strong>extras.hamming_edac.hamming_has_error[ecc_vector return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_has_error[unsigned return boolean]"><strong>extras.hamming_edac.hamming_has_error[unsigned return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_indices[positive return ecc_range]"><strong>extras.hamming_edac.hamming_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector]"><strong>extras.hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>extras.hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_message_size[positive return positive]"><strong>extras.hamming_edac.hamming_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_parity[std_ulogic_vector return unsigned]"><strong>extras.hamming_edac.hamming_parity[std_ulogic_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_parity_size[positive return positive]"><strong>extras.hamming_edac.hamming_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector]"><strong>extras.hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.to_sulv[ecc_vector return std_ulogic_vector]"><strong>extras.hamming_edac.to_sulv[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/interrupt_ctl.html#package-extras.interrupt_ctl_pkg"><strong>extras.interrupt_ctl_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/interrupt_ctl.html#extras.interrupt_ctl_pkg.interrupt_ctl"><strong>extras.interrupt_ctl_pkg.interrupt_ctl (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#package-extras.lcar_ops"><strong>extras.lcar_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.lcar_rule[positive return std_ulogic_vector]"><strong>extras.lcar_ops.lcar_rule[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.next_wolfram_lcar[std_ulogic_vector,std_ulogic_vector,std_ulogic,std_ulogic return std_ulogic_vector]"><strong>extras.lcar_ops.next_wolfram_lcar[std_ulogic_vector,std_ulogic_vector,std_ulogic,std_ulogic return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.wolfram_lcar"><strong>extras.lcar_ops.wolfram_lcar (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#package-extras.lfsr_ops"><strong>extras.lfsr_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.fibonacci_lfsr"><strong>extras.lfsr_ops.fibonacci_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.galois_lfsr"><strong>extras.lfsr_ops.galois_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_coefficients"><strong>extras.lfsr_ops.lfsr_coefficients (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_kind"><strong>extras.lfsr_ops.lfsr_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_taps[positive return std_ulogic_vector]"><strong>extras.lfsr_ops.lfsr_taps[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>extras.lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>extras.lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector]"><strong>extras.lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#package-extras.memory"><strong>extras.memory (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.dual_port_ram"><strong>extras.memory.dual_port_ram (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.rom"><strong>extras.memory.rom (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.rom_format"><strong>extras.memory.rom_format (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#package-extras.muxing"><strong>extras.muxing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.decode[unsigned return std_ulogic_vector]"><strong>extras.muxing.decode[unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>extras.muxing.decode[unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>extras.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>extras.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>extras.muxing.mux[std_ulogic_vector,unsigned return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#package-extras.parity_ops"><strong>extras.parity_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean]"><strong>extras.parity_ops.check_parity[parity_kind,std_ulogic_vector,std_ulogic return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic]"><strong>extras.parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.parity_kind"><strong>extras.parity_ops.parity_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#package-extras.pipelining"><strong>extras.pipelining (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_signed"><strong>extras.pipelining.dynamic_delay_line_signed (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_sulv"><strong>extras.pipelining.dynamic_delay_line_sulv (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.dynamic_delay_line_unsigned"><strong>extras.pipelining.dynamic_delay_line_unsigned (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line"><strong>extras.pipelining.fixed_delay_line (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_signed"><strong>extras.pipelining.fixed_delay_line_signed (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_sulv"><strong>extras.pipelining.fixed_delay_line_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_unsigned"><strong>extras.pipelining.fixed_delay_line_unsigned (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_s"><strong>extras.pipelining.pipeline_s (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_slv"><strong>extras.pipelining.pipeline_slv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_sulv"><strong>extras.pipelining.pipeline_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_u"><strong>extras.pipelining.pipeline_u (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_ul"><strong>extras.pipelining.pipeline_ul (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#package-extras.random"><strong>extras.random (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.randint[integer,integer return integer]"><strong>extras.random.randint[integer,integer return integer] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return boolean]"><strong>extras.random.random[ return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return character]"><strong>extras.random.random[ return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return natural]"><strong>extras.random.random[ return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return real]"><strong>extras.random.random[ return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[positive return bit_vector]"><strong>extras.random.random[positive return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.randtime[time,time return time]"><strong>extras.random.randtime[time,time return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.seed[positive,positive]"><strong>extras.random.seed[positive,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.seed[positive]"><strong>extras.random.seed[positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#package-extras.reg_file_pkg"><strong>extras.reg_file_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_array"><strong>extras.reg_file_pkg.reg_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_file"><strong>extras.reg_file_pkg.reg_file (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_word"><strong>extras.reg_file_pkg.reg_word (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#package-extras.secded_codec_pkg"><strong>extras.secded_codec_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.CODEC_DECODE"><strong>extras.secded_codec_pkg.CODEC_DECODE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.CODEC_ENCODE"><strong>extras.secded_codec_pkg.CODEC_ENCODE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_DOUBLE"><strong>extras.secded_codec_pkg.INSERT_DOUBLE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_NONE"><strong>extras.secded_codec_pkg.INSERT_NONE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_SINGLE"><strong>extras.secded_codec_pkg.INSERT_SINGLE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.secded_codec"><strong>extras.secded_codec_pkg.secded_codec (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#package-extras.secded_edac"><strong>extras.secded_edac (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_data_size[positive return positive]"><strong>extras.secded_edac.secded_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_decode[ecc_vector return std_ulogic_vector]"><strong>extras.secded_edac.secded_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_encode[std_ulogic_vector return ecc_vector]"><strong>extras.secded_edac.secded_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>extras.secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_error_kind"><strong>extras.secded_edac.secded_error_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_errors"><strong>extras.secded_edac.secded_errors (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_has_errors[ecc_vector return secded_errors]"><strong>extras.secded_edac.secded_has_errors[ecc_vector return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors]"><strong>extras.secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_indices[positive return ecc_range]"><strong>extras.secded_edac.secded_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_message_size[positive return positive]"><strong>extras.secded_edac.secded_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_parity_size[positive return positive]"><strong>extras.secded_edac.secded_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#package-extras.sizing"><strong>extras.sizing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.bit_size[natural return natural]"><strong>extras.sizing.bit_size[natural return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.ceil_log2[positive return natural]"><strong>extras.sizing.ceil_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.ceil_log[positive,positive return natural]"><strong>extras.sizing.ceil_log[positive,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.encoding_size[positive return natural]"><strong>extras.sizing.encoding_size[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.floor_log2[positive return natural]"><strong>extras.sizing.floor_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.floor_log[positive,positive return natural]"><strong>extras.sizing.floor_log[positive,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.signed_size[integer return natural]"><strong>extras.sizing.signed_size[integer return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#package-extras.strings"><strong>extras.strings (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.alignment"><strong>extras.strings.alignment (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.direction"><strong>extras.strings.direction (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.membership"><strong>extras.strings.membership (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.trim_end"><strong>extras.strings.trim_end (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.truncation"><strong>extras.strings.truncation (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#package-extras.strings_fixed"><strong>extras.strings_fixed (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed."*"[natural,character return string]"><strong>extras.strings_fixed.&#34;*&#34;[natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed."*"[natural,string return string]"><strong>extras.strings_fixed.&#34;*&#34;[natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.count[string,character_set return natural]"><strong>extras.strings_fixed.count[string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.count[string,string,character_mapping return natural]"><strong>extras.strings_fixed.count[string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.delete[string,positive,natural return string]"><strong>extras.strings_fixed.delete[string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.delete[string,positive,natural,alignment,character]"><strong>extras.strings_fixed.delete[string,positive,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.find_token[string,character_set,membership,positive,natural]"><strong>extras.strings_fixed.find_token[string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.hash[string return natural]"><strong>extras.strings_fixed.hash[string return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.head[string,natural,alignment,character]"><strong>extras.strings_fixed.head[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.head[string,natural,character return string]"><strong>extras.strings_fixed.head[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index[string,character_set,membership,direction return natural]"><strong>extras.strings_fixed.index[string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index[string,string,direction,character_mapping return natural]"><strong>extras.strings_fixed.index[string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index_non_blank[string,direction return natural]"><strong>extras.strings_fixed.index_non_blank[string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.insert[string,positive,string return string]"><strong>extras.strings_fixed.insert[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.insert[string,positive,string,truncation]"><strong>extras.strings_fixed.insert[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.move[string,string,truncation,alignment,character]"><strong>extras.strings_fixed.move[string,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.overwrite[string,positive,string return string]"><strong>extras.strings_fixed.overwrite[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.overwrite[string,positive,string,truncation]"><strong>extras.strings_fixed.overwrite[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.replace_slice[string,positive,natural,string return string]"><strong>extras.strings_fixed.replace_slice[string,positive,natural,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character]"><strong>extras.strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.tail[string,natural,alignment,character]"><strong>extras.strings_fixed.tail[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.tail[string,natural,character return string]"><strong>extras.strings_fixed.tail[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.translate[string,character_mapping return string]"><strong>extras.strings_fixed.translate[string,character_mapping return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.translate[string,character_mapping]"><strong>extras.strings_fixed.translate[string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,character_set,character_set return string]"><strong>extras.strings_fixed.trim[string,character_set,character_set return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,character_set,character_set,alignment,character]"><strong>extras.strings_fixed.trim[string,character_set,character_set,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,trim_end return string]"><strong>extras.strings_fixed.trim[string,trim_end return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,trim_end,alignment,character]"><strong>extras.strings_fixed.trim[string,trim_end,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#package-extras.strings_maps"><strong>extras.strings_maps (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps."-"[character_set,character_set return character_set]"><strong>extras.strings_maps.&#34;-&#34;[character_set,character_set return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_mapping"><strong>extras.strings_maps.character_mapping (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_range"><strong>extras.strings_maps.character_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_ranges"><strong>extras.strings_maps.character_ranges (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_sequence"><strong>extras.strings_maps.character_sequence (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.character_set"><strong>extras.strings_maps.character_set (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.is_in[character,character_set return boolean]"><strong>extras.strings_maps.is_in[character,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.is_subset[character_set,character_set return boolean]"><strong>extras.strings_maps.is_subset[character_set,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_domain[character_mapping return character_sequence]"><strong>extras.strings_maps.to_domain[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_mapping[character_sequence,character_sequence return character_mapping]"><strong>extras.strings_maps.to_mapping[character_sequence,character_sequence return character_mapping] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_range[character_mapping return character_sequence]"><strong>extras.strings_maps.to_range[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_ranges[character_set return character_ranges]"><strong>extras.strings_maps.to_ranges[character_set return character_ranges] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_sequence[character_set return character_sequence]"><strong>extras.strings_maps.to_sequence[character_set return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character return character_set]"><strong>extras.strings_maps.to_set[character return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_range return character_set]"><strong>extras.strings_maps.to_set[character_range return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_ranges return character_set]"><strong>extras.strings_maps.to_set[character_ranges return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_sequence return character_set]"><strong>extras.strings_maps.to_set[character_sequence return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.value[character_mapping,character return character]"><strong>extras.strings_maps.value[character_mapping,character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#package-extras.strings_maps_constants"><strong>extras.strings_maps_constants (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.ALPHANUMERIC_SET"><strong>extras.strings_maps_constants.ALPHANUMERIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.BASIC_MAP"><strong>extras.strings_maps_constants.BASIC_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.BASIC_SET"><strong>extras.strings_maps_constants.BASIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.CONTROL_SET"><strong>extras.strings_maps_constants.CONTROL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.DECIMAL_DIGIT_SET"><strong>extras.strings_maps_constants.DECIMAL_DIGIT_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.GRAPHIC_SET"><strong>extras.strings_maps_constants.GRAPHIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.HEXADECIMAL_DIGIT_SET"><strong>extras.strings_maps_constants.HEXADECIMAL_DIGIT_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.IDENTITY"><strong>extras.strings_maps_constants.IDENTITY (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.ISO_646_SET"><strong>extras.strings_maps_constants.ISO_646_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LETTER_SET"><strong>extras.strings_maps_constants.LETTER_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LOWER_CASE_MAP"><strong>extras.strings_maps_constants.LOWER_CASE_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LOWER_SET"><strong>extras.strings_maps_constants.LOWER_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.NULL_SET"><strong>extras.strings_maps_constants.NULL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.SPECIAL_SET"><strong>extras.strings_maps_constants.SPECIAL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.UPPER_CASE_MAP"><strong>extras.strings_maps_constants.UPPER_CASE_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.UPPER_SET"><strong>extras.strings_maps_constants.UPPER_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#package-extras.strings_unbounded"><strong>extras.strings_unbounded (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,character]"><strong>extras.strings_unbounded.append[unbounded_string,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,string]"><strong>extras.strings_unbounded.append[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.append[unbounded_string,unbounded_string]"><strong>extras.strings_unbounded.append[unbounded_string,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.copy[string,unbounded_string,integer]"><strong>extras.strings_unbounded.copy[string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.copy[unbounded_string,unbounded_string,integer]"><strong>extras.strings_unbounded.copy[unbounded_string,unbounded_string,integer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.count[unbounded_string,string,natural]"><strong>extras.strings_unbounded.count[unbounded_string,string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.delete[unbounded_string,positive,natural]"><strong>extras.strings_unbounded.delete[unbounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.element[unbounded_string,positive,character]"><strong>extras.strings_unbounded.element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.eq[unbounded_string,string,boolean]"><strong>extras.strings_unbounded.eq[unbounded_string,string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.eq[unbounded_string,unbounded_string,boolean]"><strong>extras.strings_unbounded.eq[unbounded_string,unbounded_string,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural]"><strong>extras.strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.free[unbounded_string]"><strong>extras.strings_unbounded.free[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.head[unbounded_string,natural,character]"><strong>extras.strings_unbounded.head[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.initialize[unbounded_string]"><strong>extras.strings_unbounded.initialize[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.insert[unbounded_string,positive,string]"><strong>extras.strings_unbounded.insert[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.length[unbounded_string,natural]"><strong>extras.strings_unbounded.length[unbounded_string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.overwrite[unbounded_string,positive,string]"><strong>extras.strings_unbounded.overwrite[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.replace_element[unbounded_string,positive,character]"><strong>extras.strings_unbounded.replace_element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.replace_slice[unbounded_string,positive,natural,string]"><strong>extras.strings_unbounded.replace_slice[unbounded_string,positive,natural,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string]"><strong>extras.strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.tail[unbounded_string,natural,character]"><strong>extras.strings_unbounded.tail[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_string[unbounded_string,string]"><strong>extras.strings_unbounded.to_string[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_unbounded_string[natural return unbounded_string]"><strong>extras.strings_unbounded.to_unbounded_string[natural return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_unbounded_string[string return unbounded_string]"><strong>extras.strings_unbounded.to_unbounded_string[string return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.translate[unbounded_string,character_mapping]"><strong>extras.strings_unbounded.translate[unbounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.trim[unbounded_string,character_set,character_set]"><strong>extras.strings_unbounded.trim[unbounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.trim[unbounded_string,trim_end]"><strong>extras.strings_unbounded.trim[unbounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.unbounded_string"><strong>extras.strings_unbounded.unbounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#package-extras.synchronizing"><strong>extras.synchronizing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.bit_synchronizer"><strong>extras.synchronizing.bit_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.handshake_synchronizer"><strong>extras.synchronizing.handshake_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.reset_synchronizer"><strong>extras.synchronizing.reset_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#package-extras.text_buffering"><strong>extras.text_buffering (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append[string,text_buffer]"><strong>extras.text_buffering.append[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append[unbounded_string,text_buffer]"><strong>extras.text_buffering.append[unbounded_string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append_file[string,text_buffer]"><strong>extras.text_buffering.append_file[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.append_file[text,text_buffer]"><strong>extras.text_buffering.append_file[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.buffer_line"><strong>extras.text_buffering.buffer_line (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.buffer_line_acc"><strong>extras.text_buffering.buffer_line_acc (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.endbuffer[text_buffer,boolean]"><strong>extras.text_buffering.endbuffer[text_buffer,boolean] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.free[text_buffer]"><strong>extras.text_buffering.free[text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.load_buffer[string,text_buffer]"><strong>extras.text_buffering.load_buffer[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.load_buffer[text,text_buffer]"><strong>extras.text_buffering.load_buffer[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.nextline[text_buffer,unbounded_string]"><strong>extras.text_buffering.nextline[text_buffer,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.setline[text_buffer,positive]"><strong>extras.text_buffering.setline[text_buffer,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.text_buffer"><strong>extras.text_buffering.text_buffer (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.write[string,text_buffer]"><strong>extras.text_buffering.write[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.write[text,text_buffer]"><strong>extras.text_buffering.write[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#package-extras.timing_ops"><strong>extras.timing_ops (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_cycles"><strong>extras.timing_ops.clock_cycles (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle]"><strong>extras.timing_ops.clock_gen[std_ulogic,boolean,delay_length,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle]"><strong>extras.timing_ops.clock_gen[std_ulogic,boolean,frequency,duty_cycle] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.duty_cycle"><strong>extras.timing_ops.duty_cycle (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.frequency"><strong>extras.timing_ops.frequency (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.report_time_precision[string,clock_cycles,real,real]"><strong>extras.timing_ops.report_time_precision[string,clock_cycles,real,real] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.report_time_precision[string,clock_cycles,time,time]"><strong>extras.timing_ops.report_time_precision[string,clock_cycles,time,time] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.resolution_limit[ return delay_length]"><strong>extras.timing_ops.resolution_limit[ return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,delay_length return delay_length]"><strong>extras.timing_ops.time_duration[clock_cycles,delay_length return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,real return delay_length]"><strong>extras.timing_ops.time_duration[clock_cycles,real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,real return real]"><strong>extras.timing_ops.time_duration[clock_cycles,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.TIME_ROUND_STYLE"><strong>extras.timing_ops.TIME_ROUND_STYLE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_rounding"><strong>extras.timing_ops.time_rounding (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles]"><strong>extras.timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_frequency[delay_length return frequency]"><strong>extras.timing_ops.to_frequency[delay_length return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_frequency[real return frequency]"><strong>extras.timing_ops.to_frequency[real return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_period[frequency return delay_length]"><strong>extras.timing_ops.to_period[frequency return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_period[real return delay_length]"><strong>extras.timing_ops.to_period[real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_real[frequency return real]"><strong>extras.timing_ops.to_real[frequency return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_real[time return real]"><strong>extras.timing_ops.to_real[time return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_time[real return time]"><strong>extras.timing_ops.to_time[real return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#package-extras_2008.common"><strong>extras_2008.common (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.signed_array"><strong>extras_2008.common.signed_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.slv_array"><strong>extras_2008.common.slv_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.sulv_array"><strong>extras_2008.common.sulv_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[signed return signed_array]"><strong>extras_2008.common.to_signed_array[signed return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[slv_array return signed_array]"><strong>extras_2008.common.to_signed_array[slv_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[sulv_array return signed_array]"><strong>extras_2008.common.to_signed_array[sulv_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[unsigned_array return signed_array]"><strong>extras_2008.common.to_signed_array[unsigned_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[signed_array return slv_array]"><strong>extras_2008.common.to_slv_array[signed_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[std_logic_vector return slv_array]"><strong>extras_2008.common.to_slv_array[std_logic_vector return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[sulv_array return slv_array]"><strong>extras_2008.common.to_slv_array[sulv_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[unsigned_array return slv_array]"><strong>extras_2008.common.to_slv_array[unsigned_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[signed_array return sulv_array]"><strong>extras_2008.common.to_sulv_array[signed_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[slv_array return sulv_array]"><strong>extras_2008.common.to_sulv_array[slv_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[std_ulogic_vector return sulv_array]"><strong>extras_2008.common.to_sulv_array[std_ulogic_vector return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[unsigned_array return sulv_array]"><strong>extras_2008.common.to_sulv_array[unsigned_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[signed_array return unsigned_array]"><strong>extras_2008.common.to_unsigned_array[signed_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[slv_array return unsigned_array]"><strong>extras_2008.common.to_unsigned_array[slv_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[sulv_array return unsigned_array]"><strong>extras_2008.common.to_unsigned_array[sulv_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[unsigned return unsigned_array]"><strong>extras_2008.common.to_unsigned_array[unsigned return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.unsigned_array"><strong>extras_2008.common.unsigned_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#package-extras_2008.filtering"><strong>extras_2008.filtering (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuate"><strong>extras_2008.filtering.attenuate (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuation_factor"><strong>extras_2008.filtering.attenuation_factor (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.attenuation_gain[attenuation_factor,positive return signed]"><strong>extras_2008.filtering.attenuation_gain[attenuation_factor,positive return signed] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.fir_filter"><strong>extras_2008.filtering.fir_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.fir_filter_2"><strong>extras_2008.filtering.fir_filter_2 (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.lowpass_alpha[real,real return real]"><strong>extras_2008.filtering.lowpass_alpha[real,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.lowpass_filter"><strong>extras_2008.filtering.lowpass_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.sample_and_hold"><strong>extras_2008.filtering.sample_and_hold (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.sampler"><strong>extras_2008.filtering.sampler (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#package-extras_2008.muxing"><strong>extras_2008.muxing (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.decode[unsigned return std_ulogic_vector]"><strong>extras_2008.muxing.decode[unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.decode[unsigned,positive return std_ulogic_vector]"><strong>extras_2008.muxing.decode[unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector]"><strong>extras_2008.muxing.demux[std_ulogic,unsigned,positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>extras_2008.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>extras_2008.muxing.mux[std_ulogic_vector,unsigned return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.mux[sulv_array,unsigned return std_ulogic_vector]"><strong>extras_2008.muxing.mux[sulv_array,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#package-extras_2008.pipelining"><strong>extras_2008.pipelining (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras_2008.pipelining.tapped_delay_line"><strong>extras_2008.pipelining.tapped_delay_line (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#package-extras_2008.reg_file_pkg"><strong>extras_2008.reg_file_pkg (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras_2008.reg_file_pkg.reg_file"><strong>extras_2008.reg_file_pkg.reg_file (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#package-extras_2008.strings_bounded"><strong>extras_2008.strings_bounded (package)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,bounded_string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;&amp;&#34;[bounded_string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,character return bounded_string]"><strong>extras_2008.strings_bounded.&#34;&amp;&#34;[bounded_string,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[bounded_string,string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;&amp;&#34;[bounded_string,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[character,bounded_string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;&amp;&#34;[character,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."&"[string,bounded_string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;&amp;&#34;[string,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,bounded_string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;*&#34;[natural,bounded_string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,character return bounded_string]"><strong>extras_2008.strings_bounded.&#34;*&#34;[natural,character return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."*"[natural,string return bounded_string]"><strong>extras_2008.strings_bounded.&#34;*&#34;[natural,string return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[bounded_string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[bounded_string,string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<"[string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[bounded_string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[bounded_string,string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."<="[string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&lt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[bounded_string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[bounded_string,string return boolean]"><strong>extras_2008.strings_bounded.&#34;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded."="[string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[bounded_string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[bounded_string,string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">"[string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[bounded_string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;=&#34;[bounded_string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[bounded_string,string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;=&#34;[bounded_string,string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.">="[string,bounded_string return boolean]"><strong>extras_2008.strings_bounded.&#34;&gt;=&#34;[string,bounded_string return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation]"><strong>extras_2008.strings_bounded.append[bounded_string,bounded_string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,character,truncation return bounded_string]"><strong>extras_2008.strings_bounded.append[bounded_string,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,character,truncation]"><strong>extras_2008.strings_bounded.append[bounded_string,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.append[bounded_string,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[bounded_string,string,truncation]"><strong>extras_2008.strings_bounded.append[bounded_string,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[character,bounded_string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.append[character,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.append[string,bounded_string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.append[string,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.bounded_string"><strong>extras_2008.strings_bounded.bounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.count[bounded_string,character_set return natural]"><strong>extras_2008.strings_bounded.count[bounded_string,character_set return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.count[bounded_string,string,character_mapping return natural]"><strong>extras_2008.strings_bounded.count[bounded_string,string,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.delete[bounded_string,positive,natural return bounded_string]"><strong>extras_2008.strings_bounded.delete[bounded_string,positive,natural return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.delete[bounded_string,positive,natural]"><strong>extras_2008.strings_bounded.delete[bounded_string,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.element[bounded_string,positive return character]"><strong>extras_2008.strings_bounded.element[bounded_string,positive return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.find_token[bounded_string,character_set,membership,positive,natural]"><strong>extras_2008.strings_bounded.find_token[bounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.head[bounded_string,natural,character,truncation return bounded_string]"><strong>extras_2008.strings_bounded.head[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.head[bounded_string,natural,character,truncation]"><strong>extras_2008.strings_bounded.head[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index[bounded_string,character_set,membership,direction return natural]"><strong>extras_2008.strings_bounded.index[bounded_string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index[bounded_string,string,direction,character_mapping return natural]"><strong>extras_2008.strings_bounded.index[bounded_string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index_non_blank[bounded_string,direction return natural]"><strong>extras_2008.strings_bounded.index_non_blank[bounded_string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation]"><strong>extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.length[bounded_string return length_range]"><strong>extras_2008.strings_bounded.length[bounded_string return length_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.length_range"><strong>extras_2008.strings_bounded.length_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation]"><strong>extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_element[bounded_string,positive,character]"><strong>extras_2008.strings_bounded.replace_element[bounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation]"><strong>extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,bounded_string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.replicate[natural,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,character,truncation return bounded_string]"><strong>extras_2008.strings_bounded.replicate[natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.replicate[natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.slice[bounded_string,positive,natural return string]"><strong>extras_2008.strings_bounded.slice[bounded_string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string]"><strong>extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation]"><strong>extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.to_bounded_string[string,truncation return bounded_string]"><strong>extras_2008.strings_bounded.to_bounded_string[string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.to_string[bounded_string return string]"><strong>extras_2008.strings_bounded.to_string[bounded_string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.translate[bounded_string,character_mapping return bounded_string]"><strong>extras_2008.strings_bounded.translate[bounded_string,character_mapping return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.translate[bounded_string,character_mapping]"><strong>extras_2008.strings_bounded.translate[bounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,character_set,character_set return bounded_string]"><strong>extras_2008.strings_bounded.trim[bounded_string,character_set,character_set return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,character_set,character_set]"><strong>extras_2008.strings_bounded.trim[bounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,trim_end return bounded_string]"><strong>extras_2008.strings_bounded.trim[bounded_string,trim_end return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,trim_end]"><strong>extras_2008.strings_bounded.trim[bounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="F">F</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Feminine_Ordinal_Indicator"><strong>Feminine_Ordinal_Indicator (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.fibonacci_lfsr"><strong>fibonacci_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#extras.fifos.fifo"><strong>fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.find_token[bounded_string,character_set,membership,positive,natural]"><strong>find_token[bounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.find_token[string,character_set,membership,positive,natural]"><strong>find_token[string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.find_token[unbounded_string,character_set,membership,positive,natural]"><strong>find_token[unbounded_string,character_set,membership,positive,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.fir_filter"><strong>fir_filter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.fir_filter_2"><strong>fir_filter_2 (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line"><strong>fixed_delay_line (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_signed"><strong>fixed_delay_line_signed (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_sulv"><strong>fixed_delay_line_sulv (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.fixed_delay_line_unsigned"><strong>fixed_delay_line_unsigned (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.floor_log2[positive return natural]"><strong>floor_log2[positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.floor_log[positive,positive return natural]"><strong>floor_log[positive,positive return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_One_Half"><strong>Fraction_One_Half (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_One_Quarter"><strong>Fraction_One_Quarter (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Fraction_Three_Quarters"><strong>Fraction_Three_Quarters (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.free[text_buffer]"><strong>free[text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.free[unbounded_string]"><strong>free[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.frequency"><strong>frequency (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Full_Stop"><strong>Full_Stop (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="G">G</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.galois_lfsr"><strong>galois_lfsr (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.gen_count_ones_table[positive return natural_vector]"><strong>gen_count_ones_table[positive return natural_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.get_data[ecc_vector return std_ulogic_vector]"><strong>get_data[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.get_parity[ecc_vector return unsigned]"><strong>get_parity[ecc_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/glitch_filtering.html#extras.glitch_filtering.glitch_filter"><strong>glitch_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.GRAPHIC_SET"><strong>GRAPHIC_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Grave"><strong>Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.gray_counter"><strong>gray_counter (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Greater_Than_Sign"><strong>Greater_Than_Sign (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="H">H</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_data_size[positive return positive]"><strong>hamming_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_decode[ecc_vector return std_ulogic_vector]"><strong>hamming_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_decode[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_encode[std_ulogic_vector return ecc_vector]"><strong>hamming_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>hamming_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_has_error[ecc_vector return boolean]"><strong>hamming_has_error[ecc_vector return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_has_error[unsigned return boolean]"><strong>hamming_has_error[unsigned return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_indices[positive return ecc_range]"><strong>hamming_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_interleave[ecc_vector return std_ulogic_vector]"><strong>hamming_interleave[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector]"><strong>hamming_interleave[std_ulogic_vector,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_message_size[positive return positive]"><strong>hamming_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_parity[std_ulogic_vector return unsigned]"><strong>hamming_parity[std_ulogic_vector return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.hamming_parity_size[positive return positive]"><strong>hamming_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.handshake_synchronizer"><strong>handshake_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.hash[string return natural]"><strong>hash[string return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.head[bounded_string,natural,character,truncation return bounded_string]"><strong>head[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.head[bounded_string,natural,character,truncation]"><strong>head[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.head[string,natural,alignment,character]"><strong>head[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.head[string,natural,character return string]"><strong>head[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.head[unbounded_string,natural,character]"><strong>head[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.HEXADECIMAL_DIGIT_SET"><strong>HEXADECIMAL_DIGIT_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Hyphen"><strong>Hyphen (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="I">I</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.IDENTITY"><strong>IDENTITY (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index[bounded_string,character_set,membership,direction return natural]"><strong>index[bounded_string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index[bounded_string,string,direction,character_mapping return natural]"><strong>index[bounded_string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index[string,character_set,membership,direction return natural]"><strong>index[string,character_set,membership,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index[string,string,direction,character_mapping return natural]"><strong>index[string,string,direction,character_mapping return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.index_non_blank[bounded_string,direction return natural]"><strong>index_non_blank[bounded_string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.index_non_blank[string,direction return natural]"><strong>index_non_blank[string,direction return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.init_crc[bit_vector return bit_vector]"><strong>init_crc[bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.initialize[unbounded_string]"><strong>initialize[unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation return bounded_string]"><strong>insert[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.insert[bounded_string,positive,string,truncation]"><strong>insert[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.insert[string,positive,string return string]"><strong>insert[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.insert[string,positive,string,truncation]"><strong>insert[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.insert[unbounded_string,positive,string]"><strong>insert[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_DOUBLE"><strong>INSERT_DOUBLE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_NONE"><strong>INSERT_NONE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.INSERT_SINGLE"><strong>INSERT_SINGLE (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/interrupt_ctl.html#extras.interrupt_ctl_pkg.interrupt_ctl"><strong>interrupt_ctl (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Inverted_Exclamation"><strong>Inverted_Exclamation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Inverted_Question"><strong>Inverted_Question (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Alphanumeric[character return boolean]"><strong>Is_Alphanumeric[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Basic[character return boolean]"><strong>Is_Basic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Control[character return boolean]"><strong>Is_Control[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Digit[character return boolean]"><strong>Is_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Graphic[character return boolean]"><strong>Is_Graphic[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Hexadecimal_Digit[character return boolean]"><strong>Is_Hexadecimal_Digit[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.is_in[character,character_set return boolean]"><strong>is_in[character,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Letter[character return boolean]"><strong>Is_Letter[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Lower[character return boolean]"><strong>Is_Lower[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Special[character return boolean]"><strong>Is_Special[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.is_subset[character_set,character_set return boolean]"><strong>is_subset[character_set,character_set return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.Is_Upper[character return boolean]"><strong>Is_Upper[character return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.ISO_646_SET"><strong>ISO_646_SET (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="L">L</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A"><strong>LC_A (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Acute"><strong>LC_A_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Circumflex"><strong>LC_A_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Diaeresis"><strong>LC_A_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Grave"><strong>LC_A_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Ring"><strong>LC_A_Ring (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_A_Tilde"><strong>LC_A_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_AE_Diphthong"><strong>LC_AE_Diphthong (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_B"><strong>LC_B (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_C"><strong>LC_C (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_C_Cedilla"><strong>LC_C_Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_D"><strong>LC_D (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E"><strong>LC_E (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Acute"><strong>LC_E_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Circumflex"><strong>LC_E_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Diaeresis"><strong>LC_E_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_E_Grave"><strong>LC_E_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_F"><strong>LC_F (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_G"><strong>LC_G (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_German_Sharp_S"><strong>LC_German_Sharp_S (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_H"><strong>LC_H (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I"><strong>LC_I (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Acute"><strong>LC_I_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Circumflex"><strong>LC_I_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Diaeresis"><strong>LC_I_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_I_Grave"><strong>LC_I_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Icelandic_Eth"><strong>LC_Icelandic_Eth (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Icelandic_Thorn"><strong>LC_Icelandic_Thorn (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_J"><strong>LC_J (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_K"><strong>LC_K (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_L"><strong>LC_L (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_M"><strong>LC_M (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_N"><strong>LC_N (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_N_Tilde"><strong>LC_N_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O"><strong>LC_O (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Acute"><strong>LC_O_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Circumflex"><strong>LC_O_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Diaeresis"><strong>LC_O_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Grave"><strong>LC_O_Grave (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Oblique_Stroke"><strong>LC_O_Oblique_Stroke (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_O_Tilde"><strong>LC_O_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_P"><strong>LC_P (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Q"><strong>LC_Q (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_R"><strong>LC_R (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_S"><strong>LC_S (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_T"><strong>LC_T (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U"><strong>LC_U (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Acute"><strong>LC_U_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Circumflex"><strong>LC_U_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Diaeresis"><strong>LC_U_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_U_Grave"><strong>LC_U_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_V"><strong>LC_V (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_W"><strong>LC_W (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_X"><strong>LC_X (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y"><strong>LC_Y (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y_Acute"><strong>LC_Y_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Y_Diaeresis"><strong>LC_Y_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.LC_Z"><strong>LC_Z (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.lcar_rule[positive return std_ulogic_vector]"><strong>lcar_rule[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Angle_Quotation"><strong>Left_Angle_Quotation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Curly_Bracket"><strong>Left_Curly_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Parenthesis"><strong>Left_Parenthesis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Left_Square_Bracket"><strong>Left_Square_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.length[bounded_string return length_range]"><strong>length[bounded_string return length_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.length[unbounded_string,natural]"><strong>length[unbounded_string,natural] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.length_range"><strong>length_range (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Less_Than_Sign"><strong>Less_Than_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LETTER_SET"><strong>LETTER_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_coefficients"><strong>lfsr_coefficients (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_kind"><strong>lfsr_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.lfsr_taps[positive return std_ulogic_vector]"><strong>lfsr_taps[positive return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.load_buffer[string,text_buffer]"><strong>load_buffer[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.load_buffer[text,text_buffer]"><strong>load_buffer[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Low_Line"><strong>Low_Line (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LOWER_CASE_MAP"><strong>LOWER_CASE_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.LOWER_SET"><strong>LOWER_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.lowpass_alpha[real,real return real]"><strong>lowpass_alpha[real,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.lowpass_filter"><strong>lowpass_filter (VHDL entity)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="M">M</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Macron"><strong>Macron (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Masculine_Ordinal_Indicator"><strong>Masculine_Ordinal_Indicator (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.membership"><strong>membership (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Micro_Sign"><strong>Micro_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Middle_Dot"><strong>Middle_Dot (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.min_fraction_bits[real,real,natural,real return natural]"><strong>min_fraction_bits[real,real,natural,real return natural] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.move[string,string,truncation,alignment,character]"><strong>move[string,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Multiplication_Sign"><strong>Multiplication_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>mux[std_ulogic_vector,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>, <a href="rst/modules/muxing.html#extras_2008.muxing.mux[std_ulogic_vector,std_ulogic_vector return std_ulogic]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras.muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>mux[std_ulogic_vector,unsigned return std_ulogic] (VHDL function)</strong></a>, <a href="rst/modules/muxing.html#extras_2008.muxing.mux[std_ulogic_vector,unsigned return std_ulogic]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/muxing.html#extras_2008.muxing.mux[sulv_array,unsigned return std_ulogic_vector]"><strong>mux[sulv_array,unsigned return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="N">N</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/bit_ops.html#extras.bit_ops.natural_vector"><strong>natural_vector (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/crc_ops.html#extras.crc_ops.next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector]"><strong>next_crc[bit_vector,bit_vector,boolean,bit_vector return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>next_fibonacci_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector]"><strong>next_galois_lfsr[std_ulogic_vector,std_ulogic_vector,lfsr_kind,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.next_wolfram_lcar[std_ulogic_vector,std_ulogic_vector,std_ulogic,std_ulogic return std_ulogic_vector]"><strong>next_wolfram_lcar[std_ulogic_vector,std_ulogic_vector,std_ulogic,std_ulogic return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.nextline[text_buffer,unbounded_string]"><strong>nextline[text_buffer,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.No_Break_Space"><strong>No_Break_Space (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Not_Sign"><strong>Not_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.NULL_SET"><strong>NULL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Number_Sign"><strong>Number_Sign (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="O">O</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.octet_file"><strong>octet_file (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation return bounded_string]"><strong>overwrite[bounded_string,positive,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.overwrite[bounded_string,positive,string,truncation]"><strong>overwrite[bounded_string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.overwrite[string,positive,string return string]"><strong>overwrite[string,positive,string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.overwrite[string,positive,string,truncation]"><strong>overwrite[string,positive,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.overwrite[unbounded_string,positive,string]"><strong>overwrite[unbounded_string,positive,string] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="P">P</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/fifos.html#extras.fifos.packet_fifo"><strong>packet_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.parity[parity_kind,std_ulogic_vector return std_ulogic]"><strong>parity[parity_kind,std_ulogic_vector return std_ulogic] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/parity_ops.html#extras.parity_ops.parity_kind"><strong>parity_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Percent_Sign"><strong>Percent_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Pilcrow_Sign"><strong>Pilcrow_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_s"><strong>pipeline_s (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_slv"><strong>pipeline_slv (VHDL entity)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_sulv"><strong>pipeline_sulv (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_u"><strong>pipeline_u (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras.pipelining.pipeline_ul"><strong>pipeline_ul (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/arithmetic.html#extras.arithmetic.pipelined_adder"><strong>pipelined_adder (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Plus_Minus_Sign"><strong>Plus_Minus_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Plus_Sign"><strong>Plus_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Pound_Sign"><strong>Pound_Sign (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="Q">Q</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Question"><strong>Question (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Quotation"><strong>Quotation (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="R">R</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.radians_to_phase[real,positive return unsigned]"><strong>radians_to_phase[real,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.randint[integer,integer return integer]"><strong>randint[integer,integer return integer] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return boolean]"><strong>random[ return boolean] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return character]"><strong>random[ return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return natural]"><strong>random[ return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[ return real]"><strong>random[ return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.random[positive return bit_vector]"><strong>random[positive return bit_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.randtime[time,time return time]"><strong>randtime[time,time return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.read[octet_file,endianness,signed]"><strong>read[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.read[octet_file,endianness,unsigned]"><strong>read[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_array"><strong>reg_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_file"><strong>reg_file (VHDL entity)</strong></a>, <a href="rst/modules/reg_file.html#extras_2008.reg_file_pkg.reg_file"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/reg_file.html#extras.reg_file_pkg.reg_word"><strong>reg_word (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Registered_Trade_Mark_Sign"><strong>Registered_Trade_Mark_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_element[bounded_string,positive,character]"><strong>replace_element[bounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.replace_element[unbounded_string,positive,character]"><strong>replace_element[unbounded_string,positive,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation return bounded_string]"><strong>replace_slice[bounded_string,positive,natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replace_slice[bounded_string,positive,natural,string,truncation]"><strong>replace_slice[bounded_string,positive,natural,string,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.replace_slice[string,positive,natural,string return string]"><strong>replace_slice[string,positive,natural,string return string] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.replace_slice[string,positive,natural,string,truncation,alignment,character]"><strong>replace_slice[string,positive,natural,string,truncation,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.replace_slice[unbounded_string,positive,natural,string]"><strong>replace_slice[unbounded_string,positive,natural,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,bounded_string,truncation return bounded_string]"><strong>replicate[natural,bounded_string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,character,truncation return bounded_string]"><strong>replicate[natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.replicate[natural,string,truncation return bounded_string]"><strong>replicate[natural,string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.report_time_precision[string,clock_cycles,real,real]"><strong>report_time_precision[string,clock_cycles,real,real] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.report_time_precision[string,clock_cycles,time,time]"><strong>report_time_precision[string,clock_cycles,time,time] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/synchronizing.html#extras.synchronizing.reset_synchronizer"><strong>reset_synchronizer (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/ddfs.html#extras.ddfs_pkg.resize_fractional[unsigned,positive return unsigned]"><strong>resize_fractional[unsigned,positive return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.resolution_limit[ return delay_length]"><strong>resolution_limit[ return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Reverse_Solidus"><strong>Reverse_Solidus (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Angle_Quotation"><strong>Right_Angle_Quotation (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Curly_Bracket"><strong>Right_Curly_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Parenthesis"><strong>Right_Parenthesis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Right_Square_Bracket"><strong>Right_Square_Bracket (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.rom"><strong>rom (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/memory.html#extras.memory.rom_format"><strong>rom_format (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.rotate[integer,signed,signed,signed,signed,signed,signed]"><strong>rotate[integer,signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="S">S</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.sample_and_hold"><strong>sample_and_hold (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/filtering.html#extras_2008.filtering.sampler"><strong>sampler (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_codec.html#extras.secded_codec_pkg.secded_codec"><strong>secded_codec (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_data_size[positive return positive]"><strong>secded_data_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_decode[ecc_vector return std_ulogic_vector]"><strong>secded_decode[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_encode[std_ulogic_vector return ecc_vector]"><strong>secded_encode[std_ulogic_vector return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_encode[std_ulogic_vector,unsigned return ecc_vector]"><strong>secded_encode[std_ulogic_vector,unsigned return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_error_kind"><strong>secded_error_kind (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_errors"><strong>secded_errors (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_has_errors[ecc_vector return secded_errors]"><strong>secded_has_errors[ecc_vector return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_has_errors[ecc_vector,unsigned return secded_errors]"><strong>secded_has_errors[ecc_vector,unsigned return secded_errors] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_indices[positive return ecc_range]"><strong>secded_indices[positive return ecc_range] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_message_size[positive return positive]"><strong>secded_message_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/secded_edac.html#extras.secded_edac.secded_parity_size[positive return positive]"><strong>secded_parity_size[positive return positive] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Section_Sign"><strong>Section_Sign (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.seed[positive,positive]"><strong>seed[positive,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/random.html#extras.random.seed[positive]"><strong>seed[positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Semicolon"><strong>Semicolon (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.setline[text_buffer,positive]"><strong>setline[text_buffer,positive] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.signed_array"><strong>signed_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/sizing.html#extras.sizing.signed_size[integer return natural]"><strong>signed_size[integer return natural] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/fifos.html#extras.fifos.simple_fifo"><strong>simple_fifo (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.sincos_pipelined"><strong>sincos_pipelined (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.sincos_sequential"><strong>sincos_sequential (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.slice[bounded_string,positive,natural return string]"><strong>slice[bounded_string,positive,natural return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.slice[unbounded_string,positive,positive,unbounded_string]"><strong>slice[unbounded_string,positive,positive,unbounded_string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.slv_array"><strong>slv_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Soft_Hyphen"><strong>Soft_Hyphen (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Solidus"><strong>Solidus (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Space"><strong>Space (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.SPECIAL_SET"><strong>SPECIAL_SET (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.sulv_array"><strong>sulv_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_One"><strong>Superscript_One (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_Three"><strong>Superscript_Three (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Superscript_Two"><strong>Superscript_Two (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="T">T</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation return bounded_string]"><strong>tail[bounded_string,natural,character,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.tail[bounded_string,natural,character,truncation]"><strong>tail[bounded_string,natural,character,truncation] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.tail[string,natural,alignment,character]"><strong>tail[string,natural,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.tail[string,natural,character return string]"><strong>tail[string,natural,character return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.tail[unbounded_string,natural,character]"><strong>tail[unbounded_string,natural,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/pipelining.html#extras_2008.pipelining.tapped_delay_line"><strong>tapped_delay_line (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.text_buffer"><strong>text_buffer (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Tilde"><strong>Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,delay_length return delay_length]"><strong>time_duration[clock_cycles,delay_length return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,real return delay_length]"><strong>time_duration[clock_cycles,real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_duration[clock_cycles,real return real]"><strong>time_duration[clock_cycles,real return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.TIME_ROUND_STYLE"><strong>TIME_ROUND_STYLE (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.time_rounding"><strong>time_rounding (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Basic[character return character]"><strong>To_Basic[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Basic[string return string]"><strong>To_Basic[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.to_bcd[unsigned return unsigned]"><strong>to_bcd[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_binary[std_logic_vector return std_logic_vector]"><strong>to_binary[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_binary[std_ulogic_vector return std_ulogic_vector]"><strong>to_binary[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/bcd_conversion.html#extras.bcd_conversion.to_binary[unsigned return unsigned]"><strong>to_binary[unsigned return unsigned] (VHDL function)</strong></a>, <a href="rst/modules/gray_code.html#extras.gray_code.to_binary[unsigned return unsigned]"><strong>[1]</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.to_bounded_string[string,truncation return bounded_string]"><strong>to_bounded_string[string,truncation return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,delay_length return clock_cycles]"><strong>to_clock_cycles[delay_length,delay_length return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles]"><strong>to_clock_cycles[delay_length,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[delay_length,real,time_rounding return clock_cycles]"><strong>to_clock_cycles[delay_length,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,delay_length,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,delay_length,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,frequency,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,frequency,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_clock_cycles[real,real,time_rounding return clock_cycles]"><strong>to_clock_cycles[real,real,time_rounding return clock_cycles] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_domain[character_mapping return character_sequence]"><strong>to_domain[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.to_ecc_vec[std_ulogic_vector,natural return ecc_vector]"><strong>to_ecc_vec[std_ulogic_vector,natural return ecc_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_frequency[delay_length return frequency]"><strong>to_frequency[delay_length return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_frequency[real return frequency]"><strong>to_frequency[real return frequency] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[std_logic_vector return std_logic_vector]"><strong>to_gray[std_logic_vector return std_logic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[std_ulogic_vector return std_ulogic_vector]"><strong>to_gray[std_ulogic_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/gray_code.html#extras.gray_code.to_gray[unsigned return unsigned]"><strong>to_gray[unsigned return unsigned] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Lower[character return character]"><strong>To_Lower[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Lower[string return string]"><strong>To_Lower[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_mapping[character_sequence,character_sequence return character_mapping]"><strong>to_mapping[character_sequence,character_sequence return character_mapping] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_period[frequency return delay_length]"><strong>to_period[frequency return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_period[real return delay_length]"><strong>to_period[real return delay_length] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_range[character_mapping return character_sequence]"><strong>to_range[character_mapping return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_ranges[character_set return character_ranges]"><strong>to_ranges[character_set return character_ranges] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_real[frequency return real]"><strong>to_real[frequency return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_real[time return real]"><strong>to_real[time return real] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_sequence[character_set return character_sequence]"><strong>to_sequence[character_set return character_sequence] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character return character_set]"><strong>to_set[character return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_range return character_set]"><strong>to_set[character_range return character_set] (VHDL function)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_ranges return character_set]"><strong>to_set[character_ranges return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.to_set[character_sequence return character_set]"><strong>to_set[character_sequence return character_set] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[signed return signed_array]"><strong>to_signed_array[signed return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[slv_array return signed_array]"><strong>to_signed_array[slv_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[sulv_array return signed_array]"><strong>to_signed_array[sulv_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_signed_array[unsigned_array return signed_array]"><strong>to_signed_array[unsigned_array return signed_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[signed_array return slv_array]"><strong>to_slv_array[signed_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[std_logic_vector return slv_array]"><strong>to_slv_array[std_logic_vector return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[sulv_array return slv_array]"><strong>to_slv_array[sulv_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_slv_array[unsigned_array return slv_array]"><strong>to_slv_array[unsigned_array return slv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.to_string[bounded_string return string]"><strong>to_string[bounded_string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_string[unbounded_string,string]"><strong>to_string[unbounded_string,string] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/hamming_edac.html#extras.hamming_edac.to_sulv[ecc_vector return std_ulogic_vector]"><strong>to_sulv[ecc_vector return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[signed_array return sulv_array]"><strong>to_sulv_array[signed_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[slv_array return sulv_array]"><strong>to_sulv_array[slv_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[std_ulogic_vector return sulv_array]"><strong>to_sulv_array[std_ulogic_vector return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_sulv_array[unsigned_array return sulv_array]"><strong>to_sulv_array[unsigned_array return sulv_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/lfsr_ops.html#extras.lfsr_ops.to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector]"><strong>to_tap_map[lfsr_coefficients,positive,boolean return std_ulogic_vector] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/timing_ops.html#extras.timing_ops.to_time[real return time]"><strong>to_time[real return time] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_unbounded_string[natural return unbounded_string]"><strong>to_unbounded_string[natural return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.to_unbounded_string[string return unbounded_string]"><strong>to_unbounded_string[string return unbounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[signed_array return unsigned_array]"><strong>to_unsigned_array[signed_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[slv_array return unsigned_array]"><strong>to_unsigned_array[slv_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[sulv_array return unsigned_array]"><strong>to_unsigned_array[sulv_array return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.to_unsigned_array[unsigned return unsigned_array]"><strong>to_unsigned_array[unsigned return unsigned_array] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Upper[character return character]"><strong>To_Upper[character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_handling.html#extras.characters_handling.To_Upper[string return string]"><strong>To_Upper[string return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.translate[bounded_string,character_mapping return bounded_string]"><strong>translate[bounded_string,character_mapping return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.translate[bounded_string,character_mapping]"><strong>translate[bounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.translate[string,character_mapping return string]"><strong>translate[string,character_mapping return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.translate[string,character_mapping]"><strong>translate[string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.translate[unbounded_string,character_mapping]"><strong>translate[unbounded_string,character_mapping] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,character_set,character_set return bounded_string]"><strong>trim[bounded_string,character_set,character_set return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,character_set,character_set]"><strong>trim[bounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,trim_end return bounded_string]"><strong>trim[bounded_string,trim_end return bounded_string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_bounded.html#extras_2008.strings_bounded.trim[bounded_string,trim_end]"><strong>trim[bounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,character_set,character_set return string]"><strong>trim[string,character_set,character_set return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,character_set,character_set,alignment,character]"><strong>trim[string,character_set,character_set,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,trim_end return string]"><strong>trim[string,trim_end return string] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_fixed.html#extras.strings_fixed.trim[string,trim_end,alignment,character]"><strong>trim[string,trim_end,alignment,character] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.trim[unbounded_string,character_set,character_set]"><strong>trim[unbounded_string,character_set,character_set] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.trim[unbounded_string,trim_end]"><strong>trim[unbounded_string,trim_end] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.trim_end"><strong>trim_end (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings.html#extras.strings.truncation"><strong>truncation (VHDL type)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="U">U</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Acute"><strong>UC_A_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Circumflex"><strong>UC_A_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Diaeresis"><strong>UC_A_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Grave"><strong>UC_A_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Ring"><strong>UC_A_Ring (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_A_Tilde"><strong>UC_A_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_AE_Diphthong"><strong>UC_AE_Diphthong (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_C_Cedilla"><strong>UC_C_Cedilla (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Acute"><strong>UC_E_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Circumflex"><strong>UC_E_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Diaeresis"><strong>UC_E_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_E_Grave"><strong>UC_E_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Acute"><strong>UC_I_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Circumflex"><strong>UC_I_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Diaeresis"><strong>UC_I_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_I_Grave"><strong>UC_I_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Icelandic_Eth"><strong>UC_Icelandic_Eth (VHDL constant)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Icelandic_Thorn"><strong>UC_Icelandic_Thorn (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_N_Tilde"><strong>UC_N_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Acute"><strong>UC_O_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Circumflex"><strong>UC_O_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Diaeresis"><strong>UC_O_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Grave"><strong>UC_O_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Oblique_Stroke"><strong>UC_O_Oblique_Stroke (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_O_Tilde"><strong>UC_O_Tilde (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Acute"><strong>UC_U_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Circumflex"><strong>UC_U_Circumflex (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Diaeresis"><strong>UC_U_Diaeresis (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_U_Grave"><strong>UC_U_Grave (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.UC_Y_Acute"><strong>UC_Y_Acute (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_unbounded.html#extras.strings_unbounded.unbounded_string"><strong>unbounded_string (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/common_2008.html#extras_2008.common.unsigned_array"><strong>unsigned_array (VHDL type)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.UPPER_CASE_MAP"><strong>UPPER_CASE_MAP (VHDL constant)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/strings_maps_constants.html#extras.strings_maps_constants.UPPER_SET"><strong>UPPER_SET (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="V">V</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/strings_maps.html#extras.strings_maps.value[character_mapping,character return character]"><strong>value[character_mapping,character return character] (VHDL function)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/cordic.html#extras.cordic.vector[integer,signed,signed,signed,signed,signed,signed]"><strong>vector[integer,signed,signed,signed,signed,signed,signed] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Vertical_Line"><strong>Vertical_Line (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="W">W</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/lcar_ops.html#extras.lcar_ops.wolfram_lcar"><strong>wolfram_lcar (VHDL entity)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.write[octet_file,endianness,signed]"><strong>write[octet_file,endianness,signed] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/binaryio.html#extras.binaryio.write[octet_file,endianness,unsigned]"><strong>write[octet_file,endianness,unsigned] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.write[string,text_buffer]"><strong>write[string,text_buffer] (VHDL procedure)</strong></a>
  </dt>

      
  <dt><a href="rst/modules/text_buffering.html#extras.text_buffering.write[text,text_buffer]"><strong>write[text,text_buffer] (VHDL procedure)</strong></a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="Y">Y</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="rst/modules/characters_latin_1.html#extras.characters_latin_1.Yen_Sign"><strong>Yen_Sign (VHDL constant)</strong></a>
  </dt>

  </dl></td>
</tr></table>



          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="index.html">
              <img class="logo" src="_static/vhdl-extras-sm.png" alt="Logo"/>
            </a></p>
<!--<h1 class="logo"><a href="index.html">VHDL-extras</a></h1>-->



<p class="blurb">Flexible VHDL library</p>




<p>
<iframe src="https://ghbtns.com/github-btn.html?user=kevinpt&repo=vhdl-extras&type=watch&count=true&size=large&v=2"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>



<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div><h3>Other projects</h3>

<div id="proj_list">
<p>
<a href="http://kevinpt.github.io/opbasm/">Opbasm</a><br>
<a href="http://kevinpt.github.io/ripyl/">Ripyl</a><br>
<a href="http://code.google.com/p/vertcl">Vertcl</a><br>

<a href="http://kevinpt.github.io/lecroy-colorizer/">Lecroy-colorizer</a>
</p>
</div>

<script>
$(function() { // Retrieve list of repositories from Github and dynamically insert them into sidebar

if(!window.sessionStorage || !JSON) { return; } // Punt on crusty browsers (looking at you IE10)

function JSONP( url, callback ) {
	var id = ( 'jsonp' + Math.random() * new Date() ).replace('.', '');
	var script = document.createElement('script');
	script.src = url.replace( 'callback=?', 'callback=' + id );
	document.body.appendChild( script );
	window[ id ] = function( data ) {
		if (callback) {
			callback( data );
		}
	};
}

function insert_projects(projects) {
    var links = [];
    var cur_proj = "VHDL-extras".toLowerCase();
    $.each(projects, function(key, value) {
      if(key != cur_proj) {
        var title = key.replace(/^./, function(match) {return match.toUpperCase()}); // Capitalize first char
        links.push("<a href='"+ value +"'>" + title + "</a>");
      }
    });
    
    $("#proj_list").html("<p>"+ links.join("<br>") +"</p>");
}

var now = new Date().getTime();
if(sessionStorage.KTcacheTime && now - sessionStorage.KTcacheTime < 5*60*1000 ) { // Use cached values (5 min. expiry)
  insert_projects(JSON.parse(sessionStorage.KTprojects));
} else { // Retrieve current projects
  JSONP("https://api.github.com/users/kevinpt/repos?type=owner&callback=?", function(response) {
    var projects = {};
    $.each(response.data, function(index, value) {
      projects[value.name] = value.homepage;
    });
    
    insert_projects(projects);
    
    // Store data in session cache
    sessionStorage.KTprojects = JSON.stringify(projects);
    var now = new Date().getTime();
    sessionStorage.KTcacheTime = now;
  });  
}

});
</script>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>

    <div class="footer">
      &copy;2015, Kevin Thibedeau.
      
    </div>

    

    


  </body>
</html>