#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 17 23:38:36 2021
# Process ID: 351569
# Current directory: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/ParallelToSerial/ParallelToSerial/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/p2s/xsim_script.tcl}
# Log file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/ParallelToSerial/ParallelToSerial/solution1/sim/verilog/xsim.log
# Journal file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/ParallelToSerial/ParallelToSerial/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/p2s/xsim_script.tcl
# xsim {p2s} -view {{p2s_dataflow_ana.wcfg}} -tclbatch {p2s.tcl} -protoinst {p2s.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file p2s.protoinst
Time resolution is 1 ps
open_wave_config p2s_dataflow_ana.wcfg
source p2s.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set data_out_group [add_wave_group data_out(wire) -into $coutputgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/data_out -into $data_out_group -radix hex
## set end_group [add_wave_group end(wire) -into $coutputgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/end_r -into $end_group -radix hex
## set start_group [add_wave_group start(wire) -into $coutputgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/start_r -into $start_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set data_in_group [add_wave_group data_in(wire) -into $cinputgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/data_in -into $data_in_group -radix hex
## set begin_group [add_wave_group begin(wire) -into $cinputgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/begin_r -into $begin_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_p2s_top/AESL_inst_p2s/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_p2s_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_p2s_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_p2s_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_p2s_top/LENGTH_begin_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_p2s_top/LENGTH_data_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_p2s_top/LENGTH_start_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_p2s_top/LENGTH_end_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_p2s_top/LENGTH_data_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_data_out_group [add_wave_group data_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_p2s_top/data_out -into $tb_data_out_group -radix hex
## set tb_end_group [add_wave_group end(wire) -into $tbcoutputgroup]
## add_wave /apatb_p2s_top/end_r -into $tb_end_group -radix hex
## set tb_start_group [add_wave_group start(wire) -into $tbcoutputgroup]
## add_wave /apatb_p2s_top/start_r -into $tb_start_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_data_in_group [add_wave_group data_in(wire) -into $tbcinputgroup]
## add_wave /apatb_p2s_top/data_in -into $tb_data_in_group -radix hex
## set tb_begin_group [add_wave_group begin(wire) -into $tbcinputgroup]
## add_wave /apatb_p2s_top/begin_r -into $tb_begin_group -radix hex
## save_wave_config p2s.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "125000"
// RTL Simulation : 1 / 5 [n/a] @ "145000"
// RTL Simulation : 2 / 5 [n/a] @ "155000"
// RTL Simulation : 3 / 5 [n/a] @ "165000"
// RTL Simulation : 4 / 5 [n/a] @ "175000"
// RTL Simulation : 5 / 5 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/ParallelToSerial/ParallelToSerial/solution1/sim/verilog/p2s.autotb.v" Line 413
## quit
INFO: [Common 17-206] Exiting xsim at Sat Apr 17 23:38:54 2021...
