arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_N10_40nm_interposer.xml	ch_intrinsics.v	common	1.39	vpr	63.27 MiB		-1	-1	0.24	32920	3	0.07	-1	-1	37056	-1	-1	25	99	-1	-1	success	v8.0.0-13909-g0298a690c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 15.2.1 on Linux-6.14.9-300.fc42.x86_64 x86_64	2025-09-19T15:59:53	betzgrp-pcamir.eecg	/home/amirpoolad/Dev/vtr-verilog-to-routing/vtr_flow/scripts	64792	99	130	342	472	1	225	254	10	10	100	-1	vtr_homogeneous_extra_small	23.6 MiB	0.06	1395.83	666	26786	4334	19176	3276	63.3 MiB	0.05	0.00	2.06334	1.99047	-111.451	-1.99047	1.99047	0.05	0.000410201	0.000382142	0.0164063	0.0152932	-1	-1	-1	-1	30	1038	11	1.152e+06	450000	194421.	1944.21	0.40	0.139057	0.127114	6972	36796	-1	905	11	476	757	28868	8304	1.89907	1.89907	-121.629	-1.89907	0	0	238537.	2385.37	0.01	0.02	0.02	-1	-1	0.01	0.0143138	0.0133681	
