// Seed: 451125353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2 ? (1) : id_2;
  tri0  id_6;
  uwire id_7 = 1;
  wire  id_9;
  assign id_6 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri0 id_11,
    output wand id_12
);
  wire id_14;
  wand id_15, id_16 = 1;
  wire id_17;
  module_0(
      id_14, id_17, id_14, id_17, id_16
  );
endmodule
