Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug  2 15:13:53 2025
| Host         : ghermann-Inspiron-16-7620-2-in-1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_timing_summary_routed.rpt -pb debounce_timing_summary_routed.pb -rpx debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 3.109ns (67.022%)  route 1.530ns (32.978%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  sig_out_reg/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sig_out_reg/Q
                         net (fo=1, routed)           1.530     1.986    sig_out_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.638 r  sig_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.638    sig_out
    V10                                                               r  sig_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_out_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 0.897ns (26.264%)  route 2.518ns (73.736%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  cycle_count_reg[1]/Q
                         net (fo=5, routed)           0.885     1.363    cycle_count_reg[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.295     1.658 r  sig_out_i_2/O
                         net (fo=2, routed)           0.868     2.526    sig_out_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I1_O)        0.124     2.650 r  sig_out_i_1/O
                         net (fo=1, routed)           0.765     3.415    sig_out_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  sig_out_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cycle_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.080ns (32.350%)  route 2.258ns (67.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.629     2.584    reset_IBUF
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.708 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.629     3.338    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cycle_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.080ns (32.350%)  route 2.258ns (67.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.629     2.584    reset_IBUF
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.708 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.629     3.338    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cycle_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.080ns (32.350%)  route 2.258ns (67.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.629     2.584    reset_IBUF
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.708 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.629     3.338    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cycle_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.080ns (32.350%)  route 2.258ns (67.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.629     2.584    reset_IBUF
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.708 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.629     3.338    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cycle_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.080ns (32.350%)  route 2.258ns (67.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.629     2.584    reset_IBUF
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     2.708 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.629     3.338    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sig_out_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 0.956ns (40.646%)  route 1.396ns (59.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.396     2.351    reset_IBUF
    SLICE_X1Y7           FDRE                                         r  sig_out_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.289ns  (logic 1.080ns (47.176%)  route 1.209ns (52.824%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.209     2.165    reset_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.289 r  current_state_i_1/O
                         net (fo=1, routed)           0.000     2.289    current_state_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  current_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_in
                            (input port)
  Destination:            sig_in_sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.841ns  (logic 0.951ns (51.641%)  route 0.890ns (48.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  sig_in (IN)
                         net (fo=0)                   0.000     0.000    sig_in
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  sig_in_IBUF_inst/O
                         net (fo=1, routed)           0.890     1.841    sig_in_IBUF
    SLICE_X0Y6           FDRE                                         r  sig_in_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_in_sync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_in_sync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  sig_in_sync_reg[0]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sig_in_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    sig_in_sync[0]
    SLICE_X0Y6           FDRE                                         r  sig_in_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg/Q
                         net (fo=3, routed)           0.130     0.271    current_state
    SLICE_X1Y7           FDRE                                         r  sig_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.251ns (70.008%)  route 0.108ns (29.992%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[3]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cycle_count_reg[3]/Q
                         net (fo=3, routed)           0.108     0.256    cycle_count_reg[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.103     0.359 r  cycle_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    p_0_in__0[4]
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cycle_count_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    cycle_count_reg[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in__0[1]
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cycle_count_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    cycle_count_reg[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  cycle_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in__0[3]
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cycle_count_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    cycle_count_reg[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in__0[0]
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  cycle_count_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cycle_count_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    cycle_count_reg[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  cycle_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in__0[2]
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_in
                            (input port)
  Destination:            sig_in_sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.179ns (32.959%)  route 0.365ns (67.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  sig_in (IN)
                         net (fo=0)                   0.000     0.000    sig_in
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  sig_in_IBUF_inst/O
                         net (fo=1, routed)           0.365     0.545    sig_in_IBUF
    SLICE_X0Y6           FDRE                                         r  sig_in_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_in_sync_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.246ns (44.450%)  route 0.307ns (55.550%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  sig_in_sync_reg[1]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  sig_in_sync_reg[1]/Q
                         net (fo=3, routed)           0.307     0.455    sig_in_sync[1]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.098     0.553 r  current_state_i_1/O
                         net (fo=1, routed)           0.000     0.553    current_state_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  current_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cycle_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.840%)  route 0.380ns (67.160%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg/Q
                         net (fo=3, routed)           0.156     0.297    current_state
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.342 r  cycle_count[4]_i_1/O
                         net (fo=5, routed)           0.224     0.566    cycle_count[4]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  cycle_count_reg[0]/R
  -------------------------------------------------------------------    -------------------





