Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 30 14:04:15 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-8   Critical Warning  No common period between related clocks                 2           
LUTAR-1    Warning           LUT drives async reset alert                            7           
TIMING-16  Warning           Large setup violation                                   120         
TIMING-18  Warning           Missing input or output delay                           19          
TIMING-20  Warning           Non-clocked latch                                       1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (5)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.000     -971.811                    358                20906        0.036        0.000                      0                20906        0.514        0.000                       0                  7546  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 5.000}        10.000          100.000         
clk_fpga_1                            {0.000 7.000}        14.000          71.429          
lvds_clk_0                            {0.000 1.389}        2.778           359.971         
lvds_clk_1                            {0.000 1.389}        2.778           359.971         
  clk_out1_main_design_clk_wiz_0_1_1  {0.000 1.389}        2.778           359.971         
  clkfbout_main_design_clk_wiz_0_1_1  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  0.465        0.000                      0                19967        0.036        0.000                      0                19967        3.870        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                                             12.408        0.000                       0                     1  
lvds_clk_0                                 -0.764      -27.926                     67                  166        0.189        0.000                      0                  166        0.889        0.000                       0                   112  
lvds_clk_1                                                                                                                                                                              0.514        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_0_1_1       -1.604      -62.785                     70                  165        0.151        0.000                      0                  165        0.889        0.000                       0                   112  
  clkfbout_main_design_clk_wiz_0_1_1                                                                                                                                                    1.186        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                          lvds_clk_0                               -2.364     -102.336                     46                   46        0.165        0.000                      0                   46  
clk_fpga_0                          clk_out1_main_design_clk_wiz_0_1_1       -5.962     -268.966                     46                   46        2.082        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                                2.070        0.000                      0                  387        0.390        0.000                      0                  387  
**async_default**                   clk_fpga_0                          clk_out1_main_design_clk_wiz_0_1_1       -6.000     -375.335                     64                   64        2.150        0.000                      0                   64  
**async_default**                   clk_fpga_0                          lvds_clk_0                               -2.270     -134.463                     65                   65        0.174        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_fpga_0                                                              
(none)                              clk_fpga_1                                                              
(none)                              clkfbout_main_design_clk_wiz_0_1_1                                      
(none)                                                                  clk_fpga_0                          
(none)                                                                  clk_out1_main_design_clk_wiz_0_1_1  
(none)                                                                  lvds_clk_0                          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 2.202ns (24.685%)  route 6.718ns (75.315%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.559    11.552    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.202ns (24.758%)  route 6.692ns (75.242%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 12.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.533    11.526    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.329    12.311    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X10Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.193    12.504    
                         clock uncertainty           -0.154    12.350    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.051    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.202ns (24.758%)  route 6.692ns (75.242%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 12.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.533    11.526    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.329    12.311    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X10Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.193    12.504    
                         clock uncertainty           -0.154    12.350    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.051    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.202ns (25.077%)  route 6.579ns (74.923%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.419    11.413    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.018    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.202ns (25.077%)  route 6.579ns (74.923%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.419    11.413    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.018    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.202ns (25.077%)  route 6.579ns (74.923%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.419    11.413    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X11Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.018    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 2.202ns (25.045%)  route 6.590ns (74.955%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.431    11.424    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X10Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 2.202ns (25.045%)  route 6.590ns (74.955%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I2_O)        0.275     7.079 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.358     7.437    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.542 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.314     7.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.110     7.965 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.594     8.559    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.271     8.830 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.372     9.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.267     9.469 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.556    10.025    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.108    10.133 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.563    10.697    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I0_O)        0.297    10.994 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.431    11.424    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X10Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.100ns (23.668%)  route 6.773ns (76.332%))
  Logic Levels:           9  (LUT2=3 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 12.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.278     7.082 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.207     7.289    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.275     7.564 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.349     7.913    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.106     8.019 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.808     8.827    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.284     9.111 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.459     9.569    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.283     9.852 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.452    10.305    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.105    10.410 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          1.095    11.505    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X20Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321    12.303    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X20Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/C
                         clock pessimism              0.193    12.496    
                         clock uncertainty           -0.154    12.342    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.136    12.206    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.100ns (23.668%)  route 6.773ns (76.332%))
  Logic Levels:           9  (LUT2=3 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 12.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X4Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.176     4.241    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_1[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.105     4.346 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446     4.792    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder0_return[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.105     4.897 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.929     5.825    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.126     5.951 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.853     6.804    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.278     7.082 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.207     7.289    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.275     7.564 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.349     7.913    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.106     8.019 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.808     8.827    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.284     9.111 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.459     9.569    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.283     9.852 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.452    10.305    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.105    10.410 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          1.095    11.505    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X20Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321    12.303    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X20Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/C
                         clock pessimism              0.193    12.496    
                         clock uncertainty           -0.154    12.342    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.136    12.206    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.594     0.930    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/out
    SLICE_X19Y40         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.055     1.126    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X18Y40         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.864     1.230    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X18Y40         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.146%)  route 0.101ns (41.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.577     0.913    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.101     1.155    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y99         SRL16E                                       r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.796%)  route 0.182ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X46Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]/Q
                         net (fo=1, routed)           0.182     1.223    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1[25]
    SLICE_X46Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X46Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.010     1.176    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.177%)  route 0.226ns (54.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X47Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]/Q
                         net (fo=1, routed)           0.226     1.259    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout[18]
    SLICE_X47Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.304 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.304    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout_int[18]
    SLICE_X47Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X47Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.867%)  route 0.182ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X46Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[30]/Q
                         net (fo=1, routed)           0.182     1.222    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1[24]
    SLICE_X46Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X46Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.000     1.166    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.252ns (55.902%)  route 0.199ns (44.098%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.592     0.928    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X24Y48         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[13]/Q
                         net (fo=3, routed)           0.199     1.267    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q[13]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.312 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_8/O
                         net (fo=1, routed)           0.000     1.312    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.378 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.378    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/p_0_in[13]
    SLICE_X26Y50         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.844     1.210    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[13]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.807%)  route 0.203ns (47.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X47Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]/Q
                         net (fo=1, routed)           0.203     1.223    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout[20]
    SLICE_X47Y49         LUT3 (Prop_lut3_I2_O)        0.099     1.322 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[20]_i_1/O
                         net (fo=1, routed)           0.000     1.322    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout_int[20]
    SLICE_X47Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X47Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[20]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.654%)  route 0.161ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.597     0.933    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y49          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.161     1.235    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.866     1.232    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.263     0.969    
    SLICE_X10Y48         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.654%)  route 0.161ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.597     0.933    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y49          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.161     1.235    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.866     1.232    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.263     0.969    
    SLICE_X10Y48         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.654%)  route 0.161ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.597     0.933    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y49          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.161     1.235    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.866     1.232    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y48         RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.263     0.969    
    SLICE_X10Y48         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y24  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           67  Failing Endpoints,  Worst Slack       -0.764ns,  Total Violation      -27.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.958ns (27.287%)  route 2.553ns (72.713%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 7.131 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.433     5.204 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.678     5.882    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.105     5.987 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.254     6.241    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.346 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=5, routed)           0.512     6.858    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.105     6.963 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=41, routed)          0.591     7.554    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]
    SLICE_X43Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.659 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4/O
                         net (fo=6, routed)           0.518     8.176    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.105     8.281 r  main_design_i/noip_lvds_stream_0/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000     8.281    main_design_i/noip_lvds_stream_0/U0/i[3]
    SLICE_X41Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     7.131    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                         clock pessimism              0.390     7.521    
                         clock uncertainty           -0.035     7.485    
    SLICE_X41Y103        FDCE (Setup_fdce_C_D)        0.032     7.517    main_design_i/noip_lvds_stream_0/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.377ns (39.936%)  route 2.071ns (60.064%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 7.131 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=10, routed)          0.759     5.908    main_design_i/noip_lvds_stream_0/U0/bitslip__0[2]
    SLICE_X44Y100        LUT2 (Prop_lut2_I1_O)        0.105     6.013 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.013    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.421 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.445     6.866    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word33_in
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.275     7.141 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_5/O
                         net (fo=1, routed)           0.352     7.494    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.105     7.599 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2/O
                         net (fo=1, routed)           0.515     8.114    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.105     8.219 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     8.219    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     7.131    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                         clock pessimism              0.359     7.490    
                         clock uncertainty           -0.035     7.454    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.030     7.484    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.853ns (26.472%)  route 2.369ns (73.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.433     5.204 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.678     5.882    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.105     5.987 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.254     6.241    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.346 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=5, routed)           0.566     6.911    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.105     7.016 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2/O
                         net (fo=8, routed)           0.609     7.625    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.105     7.730 r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words[0][4]_i_1/O
                         net (fo=1, routed)           0.263     7.993    main_design_i/noip_lvds_stream_0/U0/lvds_data_words[0][4]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X47Y100        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.958ns (28.290%)  route 2.428ns (71.710%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.433     5.204 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.678     5.882    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.105     5.987 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.254     6.241    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.346 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=5, routed)           0.512     6.858    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.105     6.963 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=41, routed)          0.591     7.554    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]
    SLICE_X43Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.659 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4/O
                         net (fo=6, routed)           0.393     8.052    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_4_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.105     8.157 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     8.157    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X45Y102        FDCE (Setup_fdce_C_D)        0.032     7.485    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X48Y101        FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y101        FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X48Y101        FDPE (Setup_fdpe_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X48Y101        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X48Y101        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X49Y101        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X49Y101        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.799ns (25.122%)  route 2.381ns (74.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 7.130 - 2.778 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.560     4.771    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.379     5.150 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=17, routed)          1.019     6.169    main_design_i/noip_lvds_stream_0/U0/p_0_in[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.105     6.274 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.495     6.769    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.105     6.874 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=2, routed)           0.357     7.231    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.336 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.248     7.583    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.688 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.263     7.951    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    L16                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     3.702 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.663    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.741 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     7.130    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.359     7.489    
                         clock uncertainty           -0.035     7.453    
    SLICE_X49Y101        FDCE (Setup_fdce_C_CE)      -0.168     7.285    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 -0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.628%)  route 0.155ns (52.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.555     1.883    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     2.024 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.155     2.179    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X47Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.338     1.918    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.072     1.990    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.405%)  route 0.123ns (46.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.638     1.966    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     2.107 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.123     2.230    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.377     1.966    
    SLICE_X49Y101        FDCE (Hold_fdce_C_D)         0.070     2.036    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.435%)  route 0.133ns (48.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.133     2.158    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X46Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.356     1.900    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.063     1.963    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.570%)  route 0.127ns (47.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.127     2.152    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X46Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.356     1.900    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.052     1.952    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.433%)  route 0.149ns (47.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     2.048 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.149     2.197    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.338     1.918    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.066     1.984    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.638     1.966    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     2.107 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.120     2.227    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.377     1.966    
    SLICE_X49Y101        FDCE (Hold_fdce_C_D)         0.047     2.013    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.927%)  route 0.140ns (46.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     2.048 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.140     2.188    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.356     1.900    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.070     1.970    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.503%)  route 0.086ns (27.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.638     1.966    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y101        FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDPE (Prop_fdpe_C_Q)         0.128     2.094 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.086     2.181    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I0_O)        0.099     2.280 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.280    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.377     1.966    
    SLICE_X48Y101        FDCE (Hold_fdce_C_D)         0.091     2.057    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.970%)  route 0.146ns (44.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDSE (Prop_fdse_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.146     2.171    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.216    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.359     1.897    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.092     1.989    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.931%)  route 0.195ns (58.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/Q
                         net (fo=3, routed)           0.195     2.220    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X48Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.338     1.918    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.072     1.990    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_0_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y19  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X46Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y96    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y93    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_1_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.778       1.529      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.778       97.222     MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.875         1.389       0.514      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.875         1.389       0.514      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.875         1.389       0.514      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.875         1.389       0.514      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_0_1_1
  To Clock:  clk_out1_main_design_clk_wiz_0_1_1

Setup :           70  Failing Endpoints,  Worst Slack       -1.604ns,  Total Violation      -62.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.406ns (32.451%)  route 2.927ns (67.549%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 1.116 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.433    -0.789 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          1.169     0.380    main_design_i/noip_lvds_stream_1/U0/bitslip__0[1]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.105     0.485 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.485    main_design_i/noip_lvds_stream_1/U0/i__carry_i_4_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     0.866 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.560     1.426    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.277     1.703 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5/O
                         net (fo=4, routed)           0.385     2.088    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I3_O)        0.105     2.193 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_4/O
                         net (fo=1, routed)           0.813     3.006    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_4_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.105     3.111 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     3.111    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234     1.116    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.411     1.527    
                         clock uncertainty           -0.052     1.475    
    SLICE_X40Y91         FDCE (Setup_fdce_C_D)        0.032     1.507    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          1.507    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.406ns (32.850%)  route 2.874ns (67.150%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 1.116 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.433    -0.789 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          1.169     0.380    main_design_i/noip_lvds_stream_1/U0/bitslip__0[1]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.105     0.485 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.485    main_design_i/noip_lvds_stream_1/U0/i__carry_i_4_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     0.866 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.527     1.393    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.277     1.670 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_5/O
                         net (fo=1, routed)           0.648     2.318    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.105     2.423 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2/O
                         net (fo=1, routed)           0.530     2.954    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.059 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     3.059    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234     1.116    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C
                         clock pessimism              0.411     1.527    
                         clock uncertainty           -0.052     1.475    
    SLICE_X40Y91         FDCE (Setup_fdce_C_D)        0.030     1.505    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          1.505    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 -1.554    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.406ns (33.002%)  route 2.854ns (66.998%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 1.116 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.433    -0.789 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          1.169     0.380    main_design_i/noip_lvds_stream_1/U0/bitslip__0[1]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.105     0.485 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.485    main_design_i/noip_lvds_stream_1/U0/i__carry_i_4_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     0.866 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.762     1.628    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I4_O)        0.277     1.905 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_5/O
                         net (fo=1, routed)           0.436     2.341    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_5_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.105     2.446 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.488     2.934    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.105     3.039 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     3.039    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234     1.116    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C
                         clock pessimism              0.380     1.496    
                         clock uncertainty           -0.052     1.444    
    SLICE_X38Y89         FDCE (Setup_fdce_C_D)        0.072     1.516    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          1.516    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.406ns (33.739%)  route 2.761ns (66.261%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 1.115 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.433    -0.789 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          1.169     0.380    main_design_i/noip_lvds_stream_1/U0/bitslip__0[1]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.105     0.485 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.485    main_design_i/noip_lvds_stream_1/U0/i__carry_i_4_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     0.866 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.560     1.426    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.277     1.703 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5/O
                         net (fo=4, routed)           0.456     2.159    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.105     2.264 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_5/O
                         net (fo=1, routed)           0.577     2.841    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]
    SLICE_X39Y88         LUT6 (Prop_lut6_I4_O)        0.105     2.946 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     2.946    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233     1.115    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.380     1.495    
                         clock uncertainty           -0.052     1.443    
    SLICE_X39Y88         FDCE (Setup_fdce_C_D)        0.030     1.473    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          1.473    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.010ns (24.808%)  route 3.061ns (75.192%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 1.115 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y95         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.348    -0.874 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.704    -0.169    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.242     0.073 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.473     0.545    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105     0.650 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.567     1.217    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.105     1.322 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2/O
                         net (fo=8, routed)           0.276     1.599    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I1_O)        0.105     1.704 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_4/O
                         net (fo=2, routed)           0.596     2.300    main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][6]_i_1_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105     2.405 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.445     2.850    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233     1.115    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.380     1.495    
                         clock uncertainty           -0.052     1.443    
    SLICE_X45Y91         FDCE (Setup_fdce_C_D)       -0.063     1.380    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          1.380    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.908ns (22.967%)  route 3.046ns (77.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.117 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.224ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.388    -1.224    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.348    -0.876 r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/Q
                         net (fo=2, routed)           0.691    -0.184    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[11]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.242     0.058 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12/O
                         net (fo=1, routed)           0.338     0.396    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.105     0.501 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=4, routed)           0.624     1.125    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.105     1.230 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.821     2.050    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.108     2.158 r  main_design_i/noip_lvds_stream_1/U0/i[21]_i_1/O
                         net (fo=1, routed)           0.572     2.730    main_design_i/noip_lvds_stream_1/U0/i[21]
    SLICE_X38Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.117    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                         clock pessimism              0.380     1.497    
                         clock uncertainty           -0.052     1.445    
    SLICE_X38Y91         FDCE (Setup_fdce_C_D)       -0.182     1.263    main_design_i/noip_lvds_stream_1/U0/i_reg[21]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.301ns (33.141%)  route 2.625ns (66.859%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 1.116 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.433    -0.789 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          1.169     0.380    main_design_i/noip_lvds_stream_1/U0/bitslip__0[1]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.105     0.485 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.485    main_design_i/noip_lvds_stream_1/U0/i__carry_i_4_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     0.866 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.560     1.426    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.277     1.703 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5/O
                         net (fo=4, routed)           0.496     2.200    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.105     2.305 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.400     2.704    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2_n_0
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234     1.116    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
                         clock pessimism              0.380     1.496    
                         clock uncertainty           -0.052     1.444    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)       -0.163     1.281    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                          1.281    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.908ns (24.181%)  route 2.847ns (75.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 1.115 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.224ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.388    -1.224    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.348    -0.876 r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/Q
                         net (fo=2, routed)           0.691    -0.184    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[11]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.242     0.058 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12/O
                         net (fo=1, routed)           0.338     0.396    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.105     0.501 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=4, routed)           0.624     1.125    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.105     1.230 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.696     1.925    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.108     2.033 r  main_design_i/noip_lvds_stream_1/U0/i[17]_i_1/O
                         net (fo=1, routed)           0.498     2.531    main_design_i/noip_lvds_stream_1/U0/i[17]
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233     1.115    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[17]/C
                         clock pessimism              0.380     1.495    
                         clock uncertainty           -0.052     1.443    
    SLICE_X45Y91         FDCE (Setup_fdce_C_D)       -0.194     1.249    main_design_i/noip_lvds_stream_1/U0/i_reg[17]
  -------------------------------------------------------------------
                         required time                          1.249    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.223ns (31.758%)  route 2.628ns (68.242%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 1.115 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.222    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.843 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           1.452     0.609    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X45Y90         LUT4 (Prop_lut4_I2_O)        0.105     0.714 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[2].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     0.714    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg_0[2]
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.046 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.046    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet_3
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.178 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.511     1.689    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X45Y92         LUT5 (Prop_lut5_I0_O)        0.275     1.964 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.666     2.629    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X44Y91         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233     1.115    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X44Y91         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.380     1.495    
                         clock uncertainty           -0.052     1.443    
    SLICE_X44Y91         FDSE (Setup_fdse_C_D)       -0.074     1.369    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          1.369    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@2.778ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.905ns (24.316%)  route 2.817ns (75.684%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 1.118 - 2.778 ) 
    Source Clock Delay      (SCD):    -1.224ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.388    -1.224    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.348    -0.876 f  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/Q
                         net (fo=2, routed)           0.691    -0.184    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[11]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.242     0.058 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12/O
                         net (fo=1, routed)           0.338     0.396    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_12_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.105     0.501 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=4, routed)           0.847     1.348    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.105     1.453 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3/O
                         net (fo=6, routed)           0.546     1.998    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_3/O
                         net (fo=2, routed)           0.395     2.498    main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][0]_i_1_n_0
    SLICE_X39Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.618    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.909 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.195    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.236     1.118    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C
                         clock pessimism              0.380     1.498    
                         clock uncertainty           -0.052     1.446    
    SLICE_X39Y94         FDCE (Setup_fdce_C_CE)      -0.168     1.278    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.278    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                 -1.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.456%)  route 0.081ns (36.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.081    -0.300    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.393    -0.522    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.071    -0.451    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.540%)  route 0.144ns (50.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.237    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.409    -0.506    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.075    -0.431    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.357%)  route 0.127ns (40.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.555    -0.523    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=19, routed)          0.127    -0.255    main_design_i/noip_lvds_stream_1/U0/p_0_in[3]
    SLICE_X43Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    main_design_i/noip_lvds_stream_1/U0/findbitslip[0]
    SLICE_X43Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.409    -0.507    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.092    -0.415    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.154%)  route 0.118ns (38.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.555    -0.523    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y90         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.118    -0.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X43Y90         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y90         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.393    -0.523    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.092    -0.431    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.416%)  route 0.176ns (55.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.176    -0.204    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.409    -0.506    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.436    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.555    -0.523    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.211    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.166 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X38Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.393    -0.523    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.121    -0.402    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.897%)  route 0.212ns (60.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.555    -0.523    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y92         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.212    -0.169    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.427    -0.489    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.076    -0.413    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.339%)  route 0.110ns (32.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.555    -0.523    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y92         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.110    -0.285    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X45Y92         LUT4 (Prop_lut4_I2_O)        0.098    -0.187 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X45Y92         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y92         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.393    -0.523    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.092    -0.431    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.024%)  route 0.172ns (54.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.209    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X39Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.393    -0.522    
    SLICE_X39Y93         FDCE (Hold_fdce_C_D)         0.060    -0.462    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.755%)  route 0.158ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.236    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.393    -0.522    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.025    -0.497    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         2.778       1.186      BUFGCTRL_X0Y18   main_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.778       1.529      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.778       1.778      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.778       1.778      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X43Y94     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X41Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X40Y93     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X40Y93     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.778       210.582    MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X43Y94     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X43Y94     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.389       0.889      SLICE_X44Y91     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X43Y94     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X43Y94     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y89     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_0_1_1
  To Clock:  clkfbout_main_design_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         2.778       1.186      BUFGCTRL_X0Y20   main_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.778       1.529      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.778       1.529      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.778       97.222     MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.778       210.582    MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           46  Failing Endpoints,  Worst Slack       -2.364ns,  Total Violation     -102.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.521ns  (logic 0.484ns (13.745%)  route 3.037ns (86.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 54.202 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.277    55.989    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.235    54.202    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.000    54.202    
                         clock uncertainty           -0.154    54.048    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.423    53.625    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         53.625    
                         arrival time                         -55.989    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.495ns  (logic 0.484ns (13.850%)  route 3.011ns (86.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.250    55.963    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X46Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y95         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X46Y95         FDRE (Setup_fdre_C_R)       -0.423    53.624    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         53.624    
                         arrival time                         -55.963    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.327ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.482ns  (logic 0.484ns (13.899%)  route 2.998ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.238    55.950    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X46Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.423    53.624    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         53.624    
                         arrival time                         -55.950    
  -------------------------------------------------------------------
                         slack                                 -2.327    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X44Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X44Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X44Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X44Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.543ns  (logic 0.484ns (13.660%)  route 3.059ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.299    56.011    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.543ns  (logic 0.484ns (13.660%)  route 3.059ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.299    56.011    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.543ns  (logic 0.484ns (13.660%)  route 3.059ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 54.201 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.299    56.011    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    54.201    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    54.201    
                         clock uncertainty           -0.154    54.047    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.352    53.695    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         53.695    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 -2.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDSE (Hold_fdse_C_S)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.186ns (11.163%)  route 1.480ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.543     2.558    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X49Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.186ns (11.138%)  route 1.484ns (88.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.547     2.561    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X48Y93         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.095%)  route 1.490ns (88.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.553     2.568    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X47Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.095%)  route 1.490ns (88.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.553     2.568    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X47Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.154     2.410    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018     2.392    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.186ns (11.003%)  route 1.504ns (88.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.567     2.582    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X47Y92         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.823     2.255    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y92         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000     2.255    
                         clock uncertainty            0.154     2.409    
    SLICE_X47Y92         FDRE (Hold_fdre_C_R)        -0.018     2.391    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_main_design_clk_wiz_0_1_1

Setup :           46  Failing Endpoints,  Worst Slack       -5.962ns,  Total Violation     -268.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.484ns (38.870%)  route 0.761ns (61.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.625    53.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.352    47.751    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         47.751    
                         arrival time                         -53.713    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.938ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.150ns  (logic 0.484ns (42.081%)  route 0.666ns (57.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.530    53.618    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.423    47.680    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         47.680    
                         arrival time                         -53.618    
  -------------------------------------------------------------------
                         slack                                 -5.938    

Slack (VIOLATED) :        -5.938ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.150ns  (logic 0.484ns (42.081%)  route 0.666ns (57.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.530    53.618    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y91         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.423    47.680    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         47.680    
                         arrival time                         -53.618    
  -------------------------------------------------------------------
                         slack                                 -5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDSE (Hold_fdse_C_S)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.408%)  route 0.311ns (62.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.244     1.389    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X40Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.991%)  route 0.317ns (63.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.250     1.394    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X45Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.991%)  route 0.317ns (63.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.250     1.394    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y93         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X45Y93         FDRE (Hold_fdre_C_R)        -0.018    -0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  2.088    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.484ns (19.687%)  route 1.974ns (80.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.071     4.926    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X32Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.230     7.213    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.405    
                         clock uncertainty           -0.154     7.251    
    SLICE_X32Y84         FDCE (Recov_fdce_C_CLR)     -0.254     6.997    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.484ns (19.687%)  route 1.974ns (80.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.071     4.926    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X32Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.230     7.213    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.405    
                         clock uncertainty           -0.154     7.251    
    SLICE_X32Y84         FDCE (Recov_fdce_C_CLR)     -0.254     6.997    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X33Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X33Y82         FDCE (Recov_fdce_C_CLR)     -0.327     6.923    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X33Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X33Y82         FDCE (Recov_fdce_C_CLR)     -0.327     6.923    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X33Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X33Y82         FDCE (Recov_fdce_C_CLR)     -0.327     6.923    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X32Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.254     6.996    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X32Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.254     6.996    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.484ns (20.839%)  route 1.839ns (79.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.936     4.791    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X32Y82         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.404    
                         clock uncertainty           -0.154     7.250    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.254     6.996    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.484ns (21.088%)  route 1.811ns (78.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.216 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.908     4.763    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X36Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     7.216    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.408    
                         clock uncertainty           -0.154     7.254    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.254     7.000    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.484ns (21.088%)  route 1.811ns (78.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.216 - 5.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.903     3.750    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105     3.855 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.908     4.763    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X36Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     7.216    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.408    
                         clock uncertainty           -0.154     7.254    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.254     7.000    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  2.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.001%)  route 0.150ns (53.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y16         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.150     1.204    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y17         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.855     1.221    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y17         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.282     0.939    
    SLICE_X22Y17         FDPE (Remov_fdpe_C_PRE)     -0.125     0.814    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.982%)  route 0.200ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y16         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.200     1.254    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y15         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y15         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X22Y15         FDPE (Remov_fdpe_C_PRE)     -0.125     0.816    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.982%)  route 0.200ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y16         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.200     1.254    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y15         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y15         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.941    
    SLICE_X22Y15         FDPE (Remov_fdpe_C_PRE)     -0.125     0.816    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.700%)  route 0.183ns (55.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y15         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDPE (Prop_fdpe_C_Q)         0.148     1.075 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X22Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X22Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.938    
    SLICE_X22Y18         FDPE (Remov_fdpe_C_PRE)     -0.124     0.814    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.700%)  route 0.183ns (55.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y15         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDPE (Prop_fdpe_C_Q)         0.148     1.075 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X22Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X22Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.938    
    SLICE_X22Y18         FDPE (Remov_fdpe_C_PRE)     -0.124     0.814    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.343%)  route 0.256ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.617     0.953    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.128     1.081 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.256     1.336    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.885     1.251    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X0Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.285     0.966    
    SLICE_X0Y30          FDPE (Remov_fdpe_C_PRE)     -0.125     0.841    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.343%)  route 0.256ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.617     0.953    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.128     1.081 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.256     1.336    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.885     1.251    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X0Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.285     0.966    
    SLICE_X0Y30          FDPE (Remov_fdpe_C_PRE)     -0.125     0.841    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.343%)  route 0.256ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.617     0.953    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.128     1.081 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.256     1.336    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.885     1.251    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X0Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.285     0.966    
    SLICE_X0Y30          FDPE (Remov_fdpe_C_PRE)     -0.125     0.841    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.839%)  route 0.259ns (58.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.065     1.168    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.045     1.213 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.193     1.406    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y46          FDCE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y46          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X5Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.905    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.839%)  route 0.259ns (58.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.065     1.168    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.045     1.213 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.193     1.406    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y46          FDCE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y46          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X5Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.905    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_main_design_clk_wiz_0_1_1

Setup :           64  Failing Endpoints,  Worst Slack       -6.000ns,  Total Violation     -375.335ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.375ns  (logic 0.484ns (35.187%)  route 0.891ns (64.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 48.340 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.755    53.843    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X46Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.232    48.340    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.000    48.340    
                         clock uncertainty           -0.239    48.101    
    SLICE_X46Y89         FDCE (Recov_fdce_C_CLR)     -0.258    47.843    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         47.843    
                         arrival time                         -53.843    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.995ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.300ns  (logic 0.484ns (37.232%)  route 0.816ns (62.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 48.343 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.680    53.768    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y97         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    48.343    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[9]/C
                         clock pessimism              0.000    48.343    
                         clock uncertainty           -0.239    48.104    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.331    47.773    main_design_i/noip_lvds_stream_1/U0/i_reg[9]
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -53.768    
  -------------------------------------------------------------------
                         slack                                 -5.995    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.271ns  (logic 0.484ns (38.072%)  route 0.787ns (61.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 48.341 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.651    53.739    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    48.341    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[22]/C
                         clock pessimism              0.000    48.341    
                         clock uncertainty           -0.239    48.102    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.331    47.771    main_design_i/noip_lvds_stream_1/U0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -53.739    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.271ns  (logic 0.484ns (38.072%)  route 0.787ns (61.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 48.341 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.651    53.739    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    48.341    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[23]/C
                         clock pessimism              0.000    48.341    
                         clock uncertainty           -0.239    48.102    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.331    47.771    main_design_i/noip_lvds_stream_1/U0/i_reg[23]
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -53.739    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.271ns  (logic 0.484ns (38.072%)  route 0.787ns (61.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 48.341 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.651    53.739    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    48.341    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/C
                         clock pessimism              0.000    48.341    
                         clock uncertainty           -0.239    48.102    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.331    47.771    main_design_i/noip_lvds_stream_1/U0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -53.739    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.271ns  (logic 0.484ns (38.072%)  route 0.787ns (61.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 48.341 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.651    53.739    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    48.341    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
                         clock pessimism              0.000    48.341    
                         clock uncertainty           -0.239    48.102    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.331    47.771    main_design_i/noip_lvds_stream_1/U0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -53.739    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.955ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.262ns  (logic 0.484ns (38.365%)  route 0.778ns (61.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 48.344 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.641    53.730    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X39Y94         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.236    48.344    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C
                         clock pessimism              0.000    48.344    
                         clock uncertainty           -0.239    48.105    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.331    47.774    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                         47.774    
                         arrival time                         -53.730    
  -------------------------------------------------------------------
                         slack                                 -5.955    

Slack (VIOLATED) :        -5.945ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.249ns  (logic 0.484ns (38.753%)  route 0.765ns (61.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.629    53.717    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y91         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[10]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.331    47.772    main_design_i/noip_lvds_stream_1/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         47.772    
                         arrival time                         -53.717    
  -------------------------------------------------------------------
                         slack                                 -5.945    

Slack (VIOLATED) :        -5.945ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.249ns  (logic 0.484ns (38.753%)  route 0.765ns (61.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.629    53.717    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y91         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.331    47.772    main_design_i/noip_lvds_stream_1/U0/i_reg[11]
  -------------------------------------------------------------------
                         required time                         47.772    
                         arrival time                         -53.717    
  -------------------------------------------------------------------
                         slack                                 -5.945    

Slack (VIOLATED) :        -5.945ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        1.249ns  (logic 0.484ns (38.753%)  route 0.765ns (61.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 48.342 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.136    52.983    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.105    53.088 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.629    53.717    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y91         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    51.844    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    45.317 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    47.031    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    47.108 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    48.342    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/C
                         clock pessimism              0.000    48.342    
                         clock uncertainty           -0.239    48.103    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.331    47.772    main_design_i/noip_lvds_stream_1/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                         47.772    
                         arrival time                         -53.717    
  -------------------------------------------------------------------
                         slack                                 -5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.943%)  route 0.304ns (62.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.237     1.382    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y92         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.239    -0.677    
    SLICE_X43Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.769    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.153ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.691%)  route 0.307ns (62.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.240     1.385    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X41Y93         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.768    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.278     1.423    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.239    -0.678    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    main_design_i/noip_lvds_stream_1/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.278     1.423    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[14]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.239    -0.678    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    main_design_i/noip_lvds_stream_1/U0/i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.278     1.423    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[15]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.239    -0.678    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    main_design_i/noip_lvds_stream_1/U0/i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.278     1.423    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.239    -0.678    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.278     1.423    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y89         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.239    -0.678    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.190ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.488%)  route 0.369ns (66.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.302     1.447    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y94         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.743    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.206ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.005%)  route 0.361ns (65.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.294     1.439    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X39Y93         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X39Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.768    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.005%)  route 0.361ns (65.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.067     1.100    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.145 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.294     1.439    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X39Y93         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.239    -0.676    
    SLICE_X39Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.768    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  2.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           65  Failing Endpoints,  Worst Slack       -2.270ns,  Total Violation     -134.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.674ns  (logic 0.484ns (13.174%)  route 3.190ns (86.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 54.357 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.429    56.142    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y104        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390    54.357    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/C
                         clock pessimism              0.000    54.357    
                         clock uncertainty           -0.154    54.203    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.331    53.872    main_design_i/noip_lvds_stream_0/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                         53.872    
                         arrival time                         -56.142    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[29]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.674ns  (logic 0.484ns (13.174%)  route 3.190ns (86.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 54.357 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.429    56.142    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y104        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390    54.357    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[29]/C
                         clock pessimism              0.000    54.357    
                         clock uncertainty           -0.154    54.203    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.331    53.872    main_design_i/noip_lvds_stream_0/U0/i_reg[29]
  -------------------------------------------------------------------
                         required time                         53.872    
                         arrival time                         -56.142    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.191ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.667ns  (logic 0.484ns (13.200%)  route 3.183ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 54.356 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.422    56.135    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y100        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389    54.356    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000    54.356    
                         clock uncertainty           -0.154    54.202    
    SLICE_X46Y100        FDCE (Recov_fdce_C_CLR)     -0.258    53.944    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         53.944    
                         arrival time                         -56.135    
  -------------------------------------------------------------------
                         slack                                 -2.191    

Slack (VIOLATED) :        -2.186ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.588ns  (logic 0.484ns (13.489%)  route 3.104ns (86.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 54.356 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.344    56.056    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389    54.356    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.000    54.356    
                         clock uncertainty           -0.154    54.202    
    SLICE_X47Y100        FDCE (Recov_fdce_C_CLR)     -0.331    53.871    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         53.871    
                         arrival time                         -56.056    
  -------------------------------------------------------------------
                         slack                                 -2.186    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.572ns  (logic 0.484ns (13.551%)  route 3.088ns (86.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 54.357 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.327    56.040    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y100        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390    54.357    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.000    54.357    
                         clock uncertainty           -0.154    54.203    
    SLICE_X41Y100        FDCE (Recov_fdce_C_CLR)     -0.331    53.872    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                         53.872    
                         arrival time                         -56.040    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[26]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.560ns  (logic 0.484ns (13.594%)  route 3.076ns (86.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 54.357 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.316    56.028    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y105        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390    54.357    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y105        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
                         clock pessimism              0.000    54.357    
                         clock uncertainty           -0.154    54.203    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    53.872    main_design_i/noip_lvds_stream_0/U0/i_reg[26]
  -------------------------------------------------------------------
                         required time                         53.872    
                         arrival time                         -56.028    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[18]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.560ns  (logic 0.484ns (13.594%)  route 3.076ns (86.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 54.358 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.316    56.028    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y102        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.391    54.358    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[18]/C
                         clock pessimism              0.000    54.358    
                         clock uncertainty           -0.154    54.204    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.331    53.873    main_design_i/noip_lvds_stream_0/U0/i_reg[18]
  -------------------------------------------------------------------
                         required time                         53.873    
                         arrival time                         -56.028    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[19]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.560ns  (logic 0.484ns (13.594%)  route 3.076ns (86.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 54.358 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.316    56.028    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y102        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.391    54.358    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                         clock pessimism              0.000    54.358    
                         clock uncertainty           -0.154    54.204    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.331    53.873    main_design_i/noip_lvds_stream_0/U0/i_reg[19]
  -------------------------------------------------------------------
                         required time                         53.873    
                         arrival time                         -56.028    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 54.358 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.391    54.358    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/C
                         clock pessimism              0.000    54.358    
                         clock uncertainty           -0.154    54.204    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.331    53.873    main_design_i/noip_lvds_stream_0/U0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         53.873    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[23]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.547ns  (logic 0.484ns (13.645%)  route 3.063ns (86.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 54.358 - 50.004 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389    52.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379    52.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.760    54.607    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.105    54.712 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.303    56.015    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    L16                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924    50.928 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.889    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    52.967 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.391    54.358    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[23]/C
                         clock pessimism              0.000    54.358    
                         clock uncertainty           -0.154    54.204    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.331    53.873    main_design_i/noip_lvds_stream_0/U0/i_reg[23]
  -------------------------------------------------------------------
                         required time                         53.873    
                         arrival time                         -56.015    
  -------------------------------------------------------------------
                         slack                                 -2.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.186ns (11.020%)  route 1.502ns (88.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.565     2.579    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X49Y102        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X49Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.405    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.186ns (11.020%)  route 1.502ns (88.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.565     2.579    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X49Y102        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X49Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.405    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[16]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[16]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[17]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[17]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[7]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.186ns (10.787%)  route 1.538ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.601     2.616    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.430    main_design_i/noip_lvds_stream_0/U0/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.935%)  route 1.515ns (89.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.578     2.593    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.092     2.405    main_design_i/noip_lvds_stream_0/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[13]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.935%)  route 1.515ns (89.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.937     1.970    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.578     2.593    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y101        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[13]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.154     2.497    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.092     2.405    main_design_i/noip_lvds_stream_0/U0/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.187    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.105ns (6.811%)  route 1.437ns (93.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.437     1.437    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.105     1.542 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.542    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y98         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.225     2.208    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y98         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.045ns (6.288%)  route 0.671ns (93.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.671     0.671    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.716 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.716    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y98         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.821     1.187    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y98         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 0.484ns (6.560%)  route 6.894ns (93.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          6.251     9.098    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.105     9.203 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.643     9.846    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.388     2.370    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 0.484ns (6.560%)  route 6.894ns (93.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          6.251     9.098    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.105     9.203 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.643     9.846    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.388     2.370    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.220ns  (logic 0.484ns (7.782%)  route 5.736ns (92.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          5.335     8.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X17Y35         LUT1 (Prop_lut1_I0_O)        0.105     8.287 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     8.688    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.323     2.305    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.220ns  (logic 0.484ns (7.782%)  route 5.736ns (92.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          5.335     8.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X17Y35         LUT1 (Prop_lut1_I0_O)        0.105     8.287 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     8.688    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.323     2.305    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.497ns (9.423%)  route 4.777ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.993     7.742    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.497ns (9.423%)  route 4.777ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.993     7.742    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 0.497ns (9.435%)  route 4.771ns (90.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.987     7.736    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 0.497ns (9.435%)  route 4.771ns (90.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.987     7.736    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 0.497ns (9.435%)  route 4.771ns (90.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.987     7.736    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 0.497ns (9.435%)  route 4.771ns (90.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.784     6.631    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.118     6.749 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.987     7.736    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X37Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X33Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X33Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.814     1.180    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.107     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X35Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.107     1.124    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X33Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.564     0.900    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/Q
                         net (fo=1, routed)           0.107     1.134    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[13]
    SLICE_X27Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.831     1.197    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.566     0.902    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.107     1.136    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[15]
    SLICE_X27Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.833     1.199    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.566     0.902    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X29Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.107     1.136    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X29Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.831     1.197    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.566     0.902    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.107     1.136    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[22]
    SLICE_X31Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.829     1.195    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.567     0.903    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.107     1.137    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X31Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.832     1.198    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 3.788ns (46.943%)  route 4.281ns (53.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.281     4.750    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.319     8.069 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.069    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 3.794ns (47.625%)  route 4.172ns (52.375%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.172     4.641    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         3.325     7.967 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.967    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.853ns  (logic 3.798ns (48.364%)  route 4.055ns (51.636%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.055     4.524    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         3.329     7.853 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.853    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 3.792ns (49.061%)  route 3.937ns (50.939%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.937     4.406    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         3.323     7.729 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.729    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 3.755ns (49.573%)  route 3.819ns (50.427%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.819     4.288    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         3.286     7.574 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.574    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 3.754ns (50.351%)  route 3.702ns (49.649%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.702     4.171    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         3.285     7.456 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.456    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 3.800ns (51.561%)  route 3.569ns (48.439%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.569     4.038    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     7.369 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.369    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 3.732ns (51.013%)  route 3.584ns (48.987%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.584     4.053    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         3.263     7.316 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.316    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 3.817ns (52.467%)  route 3.459ns (47.533%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.459     3.928    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     7.276 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.276    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 3.724ns (51.792%)  route 3.466ns (48.208%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.466     3.935    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         3.255     7.190 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.190    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.417ns (52.075%)  route 1.304ns (47.925%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.304     1.467    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.254     2.721 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.721    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.422ns (51.178%)  route 1.356ns (48.822%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.356     1.519    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         1.259     2.778 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.778    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.380ns (48.871%)  route 1.444ns (51.129%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.444     1.607    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     2.824 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.824    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.395ns (48.092%)  route 1.506ns (51.908%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.506     1.669    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     2.900 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.900    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.497ns (51.210%)  route 1.426ns (48.790%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.426     1.589    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.922 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.922    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.373ns (46.706%)  route 1.567ns (53.294%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.567     1.730    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     2.941 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.941    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.496ns (50.118%)  route 1.489ns (49.882%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.489     1.652    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.333     2.984 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.984    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.382ns (45.890%)  route 1.629ns (54.110%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.629     1.792    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     3.010 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.010    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.466ns (48.584%)  route 1.552ns (51.416%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.552     1.715    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.303     3.018 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.018    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.448ns (47.426%)  route 1.605ns (52.574%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X47Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.605     1.768    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.054 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.054    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 3.561ns (36.445%)  route 6.209ns (63.555%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.733     7.812    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.105     7.917 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.482    11.399    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    14.770 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    14.770    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 3.557ns (37.978%)  route 5.809ns (62.022%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.733     7.812    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.105     7.917 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.082    10.999    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    14.367 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    14.367    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        2.640     8.719    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274    11.993 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.993    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 3.851ns (45.732%)  route 4.570ns (54.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X46Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDCE (Prop_fdce_C_Q)         0.433     2.889 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.678     3.567    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.105     3.672 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           3.892     7.564    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    10.877 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.877    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 3.747ns (46.976%)  route 4.229ns (53.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.378     2.457    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.379     2.836 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.229     7.065    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.433 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.433    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.187ns (52.635%)  route 3.768ns (47.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X46Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDCE (Prop_fdce_C_Q)         0.398     2.854 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.799     3.653    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.245     3.898 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.969     6.867    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    10.411 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.411    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 3.746ns (47.176%)  route 4.195ns (52.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.195     7.030    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.397 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.397    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.865ns  (logic 3.678ns (46.763%)  route 4.187ns (53.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X44Y79         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDPE (Prop_fdpe_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.187     7.022    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.321 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.321    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 3.725ns (50.032%)  route 3.720ns (49.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.380     2.459    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.379     2.838 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           3.720     6.558    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346     9.904 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     9.904    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 3.684ns (51.309%)  route 3.496ns (48.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           3.496     6.331    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305     9.636 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.636    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.141ns (20.595%)  route 0.544ns (79.405%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.544     1.576    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X47Y76         LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.468ns (56.173%)  route 1.145ns (43.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.145     2.157    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.496 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.496    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.465ns (52.826%)  route 1.308ns (47.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y81         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.026 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.308     2.334    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.658 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.658    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.399ns (50.259%)  route 1.385ns (49.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X45Y80         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.385     2.409    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.667 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.525ns (53.415%)  route 1.330ns (46.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.128     1.011 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           1.330     2.341    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.397     3.738 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.738    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.741ns  (logic 1.393ns (37.229%)  route 2.348ns (62.771%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.699     1.035    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.080 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.339     2.419    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.741 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    noip_sck1
    Y17                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.420ns (49.425%)  route 1.453ns (50.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.453     2.478    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.757 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.757    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.401ns (48.578%)  route 1.483ns (51.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           1.483     2.507    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         1.260     3.767 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.439ns (49.702%)  route 1.456ns (50.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y81         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.026 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           1.456     2.482    noip_ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.780 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.780    noip_ss[0]
    T10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 3.418ns (37.686%)  route 5.652ns (62.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.760     8.760    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.105     8.865 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           3.892    12.757    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    16.070 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.070    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 3.669ns (43.690%)  route 4.729ns (56.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.760     8.760    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.125     8.885 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.969    11.854    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    15.398 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.398    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.361ns  (logic 1.451ns (43.177%)  route 1.910ns (56.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.611     0.611    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.046     0.657 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.299     1.956    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.405     3.361 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.361    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.632ns  (logic 1.313ns (36.153%)  route 2.319ns (63.847%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.611     0.611    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.708     2.364    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.632 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.632    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_design_clk_wiz_0_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_design_clk_wiz_0_1_1'  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_design_clk_wiz_0_1_1 fall edge)
                                                      1.389     1.389 f  
    J18                                               0.000     1.389 f  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     1.389    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     1.796 f  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.276    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407    -1.131 f  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752    -0.379    main_design_i/clk_wiz_0/inst/clkfbout_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -0.350 f  main_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     0.595    main_design_i/clk_wiz_0/inst/clkfbout_buf_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_design_clk_wiz_0_1_1'  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.313ns  (logic 0.077ns (2.324%)  route 3.236ns (97.676%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clkfbout_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.522    -1.374    main_design_i/clk_wiz_0/inst/clkfbout_buf_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.565ns (30.711%)  route 3.530ns (69.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.530     4.990    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.105     5.095 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.095    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.565ns (30.731%)  route 3.527ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.527     4.986    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     5.091 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.091    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228     7.211    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.565ns (30.795%)  route 3.516ns (69.205%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.516     4.976    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.105     5.081 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     5.081    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 1.565ns (31.528%)  route 3.398ns (68.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.398     4.858    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.105     4.963 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.963    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.565ns (31.681%)  route 3.374ns (68.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.374     4.834    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.939 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.939    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.230     7.213    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.565ns (31.968%)  route 3.330ns (68.032%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.330     4.789    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.894 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.894    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228     7.211    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.871ns  (logic 1.565ns (32.119%)  route 3.307ns (67.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.307     4.766    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.871 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.871    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228     7.211    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.565ns (32.125%)  route 3.306ns (67.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.306     4.765    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.870 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.870    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228     7.211    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.565ns (32.537%)  route 3.244ns (67.463%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.244     4.704    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.809 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     4.809    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.230     7.213    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.565ns (32.921%)  route 3.188ns (67.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 7.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.188     4.648    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.105     4.753 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.753    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.229     7.212    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.341ns (18.387%)  route 1.513ns (81.613%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.513     1.809    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.854    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.341ns (18.377%)  route 1.514ns (81.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.514     1.810    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.855    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.341ns (17.096%)  route 1.653ns (82.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.653     1.949    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.994    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.341ns (17.088%)  route 1.654ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.654     1.950    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.995 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.995    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.341ns (16.559%)  route 1.718ns (83.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.718     2.014    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.059 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.059    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.341ns (16.321%)  route 1.748ns (83.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.748     2.044    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.089    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     6.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.100ns  (logic 0.341ns (16.236%)  route 1.759ns (83.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.759     2.055    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.100 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.100    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.341ns (16.229%)  route 1.760ns (83.771%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.760     2.056    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.101 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.101    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     6.183    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.341ns (16.085%)  route 1.779ns (83.915%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 6.182 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.779     2.075    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.120 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.120    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     6.182    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.341ns (16.085%)  route 1.779ns (83.915%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 6.182 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.779     2.075    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.120 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.120    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     6.182    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_main_design_clk_wiz_0_1_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 0.995ns (19.279%)  route 4.165ns (80.721%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.766     4.641    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.119     4.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.400     5.160    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2_n_0
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    -1.662    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.050ns (21.316%)  route 3.874ns (78.684%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.546     3.489    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.106     3.595 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.328     4.924    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X41Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y93         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 0.982ns (20.487%)  route 3.810ns (79.513%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.365     4.241    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X41Y89         LUT5 (Prop_lut5_I0_O)        0.106     4.347 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.445     4.792    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    -1.663    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.050ns (23.167%)  route 3.481ns (76.833%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.546     3.489    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.106     3.595 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.935     4.530    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X39Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.236    -1.660    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.087ns (24.087%)  route 3.425ns (75.913%))
  Logic Levels:           3  (IBUFDS=1 LUT6=2)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.937     3.813    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.106     3.919 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.488     4.407    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.105     4.512 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     4.512    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    -1.662    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 1.050ns (23.282%)  route 3.458ns (76.718%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.546     3.489    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.106     3.595 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.912     4.508    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X39Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.236    -1.660    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 0.982ns (21.879%)  route 3.505ns (78.121%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.505     4.381    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y89         LUT5 (Prop_lut5_I1_O)        0.106     4.487 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     4.487    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    -1.662    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.982ns (21.894%)  route 3.502ns (78.106%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.502     4.378    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.106     4.484 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     4.484    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.233    -1.663    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.050ns (23.576%)  route 3.402ns (76.424%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.546     3.489    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.106     3.595 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.856     4.452    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X41Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.087ns (24.819%)  route 3.292ns (75.181%))
  Logic Levels:           3  (IBUFDS=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.536     3.411    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X49Y90         LUT4 (Prop_lut4_I1_O)        0.106     3.517 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3/O
                         net (fo=1, routed)           0.756     4.274    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I1_O)        0.105     4.379 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     4.379    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.234    -1.662    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.416ns (19.867%)  route 1.677ns (80.133%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.677     2.046    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.046     2.092 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.483ns (22.837%)  route 1.631ns (77.163%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.430     1.867    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.201     2.114    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.416ns (19.504%)  route 1.716ns (80.496%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.716     2.085    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.046     2.131 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     2.131    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.483ns (22.249%)  route 1.687ns (77.751%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.430     1.867    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.257     2.170    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X46Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.483ns (22.125%)  route 1.699ns (77.875%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.430     1.867    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.269     2.182    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y92         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.483ns (21.738%)  route 1.738ns (78.262%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.430     1.867    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.308     2.221    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.461ns (20.707%)  route 1.764ns (79.293%))
  Logic Levels:           3  (IBUFDS=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.434     1.803    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X49Y90         LUT4 (Prop_lut4_I1_O)        0.046     1.849 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3/O
                         net (fo=1, routed)           0.330     2.180    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.225 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     2.225    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.823    -0.916    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y91         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.416ns (18.416%)  route 1.841ns (81.584%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.841     2.211    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y89         LUT5 (Prop_lut5_I1_O)        0.046     2.257 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.257    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.416ns (18.191%)  route 1.869ns (81.809%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.869     2.239    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.046     2.285 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     2.285    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y88         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.300ns  (logic 0.461ns (20.032%)  route 1.839ns (79.968%))
  Logic Levels:           3  (IBUFDS=1 LUT6=2)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.640     2.010    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.046     2.056 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.199     2.255    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.045     2.300 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     2.300    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.917    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y89         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.194ns (21.325%)  route 4.404ns (78.675%))
  Logic Levels:           4  (IBUFDS=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.391     4.268    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y102        LUT2 (Prop_lut2_I0_O)        0.106     4.374 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_3_comp/O
                         net (fo=1, routed)           0.507     4.881    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_3_n_0_repN
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.105     4.986 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_comp/O
                         net (fo=1, routed)           0.507     5.493    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.105     5.598 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     5.598    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     4.352    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.089ns (20.444%)  route 4.237ns (79.556%))
  Logic Levels:           3  (IBUFDS=1 LUT6=2)
  Clock Path Skew:        4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.771     4.649    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.106     4.755 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.466     5.221    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I3_O)        0.105     5.326 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     5.326    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     4.352    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 0.984ns (21.319%)  route 3.631ns (78.681%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.631     4.509    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.106     4.615 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     4.615    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     4.353    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 0.984ns (21.817%)  route 3.526ns (78.183%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.526     4.403    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.106     4.509 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     4.509    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     4.353    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 0.984ns (21.954%)  route 3.497ns (78.046%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.497     4.375    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.106     4.481 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     4.481    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     4.353    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 0.984ns (22.252%)  route 3.437ns (77.748%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.437     4.315    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.106     4.421 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     4.421    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_2_n_0
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     4.353    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.019ns (23.368%)  route 3.342ns (76.632%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.380     3.293    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.106     3.399 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.962     4.361    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.390     4.353    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 0.984ns (22.608%)  route 3.368ns (77.391%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.368     4.245    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.106     4.351 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     4.351    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     4.352    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.984ns (23.163%)  route 3.264ns (76.837%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.264     4.141    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y103        LUT5 (Prop_lut5_I0_O)        0.106     4.247 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     4.247    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     4.352    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.019ns (25.716%)  route 2.944ns (74.284%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.380     3.293    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.106     3.399 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.564     3.963    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.389     4.352    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.453ns (25.812%)  route 1.301ns (74.188%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.133     1.754    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.910     2.342    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.453ns (25.486%)  route 1.324ns (74.514%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.155     1.776    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y102        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.453ns (25.004%)  route 1.358ns (74.996%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.189     1.810    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.910     2.342    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.453ns (24.643%)  route 1.384ns (75.357%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.216     1.837    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.453ns (24.593%)  route 1.388ns (75.407%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.220     1.841    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.453ns (24.122%)  route 1.424ns (75.878%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.256     1.877    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.453ns (24.039%)  route 1.430ns (75.961%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.262     1.883    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y100        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.453ns (21.988%)  route 1.606ns (78.012%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.168     1.575    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X46Y104        LUT1 (Prop_lut1_I0_O)        0.046     1.621 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.438     2.059    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.911     2.343    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y101        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.418ns (19.626%)  route 1.711ns (80.374%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.711     2.082    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y103        LUT5 (Prop_lut5_I0_O)        0.046     2.128 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.128    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.910     2.342    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.418ns (19.272%)  route 1.750ns (80.728%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.750     2.121    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.046     2.167 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     2.167    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.910     2.342    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C





