{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77412,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79813,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.025882,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0272418,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00209275,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0272418,
	"finish__design__instance__count__class:antenna_cell": 241,
	"finish__design__instance__area__class:antenna_cell": 603.078,
	"finish__design__instance__count__class:clock_buffer": 433,
	"finish__design__instance__area__class:clock_buffer": 9281.4,
	"finish__design__instance__count__class:timing_repair_buffer": 1043,
	"finish__design__instance__area__class:timing_repair_buffer": 11262.1,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2707.6,
	"finish__design__instance__count__class:clock_inverter": 200,
	"finish__design__instance__area__class:clock_inverter": 2404.81,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79308.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11776,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158220,
	"finish__design__instance__count": 17138,
	"finish__design__instance__area": 263788,
	"finish__timing__setup__tns": -4.09276,
	"finish__timing__setup__ws": -0.981937,
	"finish__clock__skew__setup": 0.11853,
	"finish__clock__skew__hold": 0.11853,
	"finish__timing__drv__max_slew_limit": -0.751605,
	"finish__timing__drv__max_slew": 188,
	"finish__timing__drv__max_cap_limit": 0.0723556,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 13,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.246222,
	"finish__power__switching__total": 0.324976,
	"finish__power__leakage__total": 1.03969e-07,
	"finish__power__total": 0.571198,
	"finish__design__io": 771,
	"finish__design__die__area": 1.07812e+06,
	"finish__design__core__area": 1.07073e+06,
	"finish__design__instance__count": 31463,
	"finish__design__instance__area": 281711,
	"finish__design__instance__count__stdcell": 31463,
	"finish__design__instance__area__stdcell": 281711,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.263103,
	"finish__design__instance__utilization__stdcell": 0.263103,
	"finish__design__rows": 380,
	"finish__design__rows:unithd": 380,
	"finish__design__sites": 855760,
	"finish__design__sites:unithd": 855760,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}