Starting Single Run, Sweeps and Corners...

Current time: Wed Oct  1 12:42:23 2025 
Best design point: 1
Design specs: 
	potentiostat_final:top_level_sch_w_Verilog:1	corner	Nominal - 
Design parameters: 

Interactive.176
Number of points completed: 1
Number of simulation errors: 1
Interactive.176 completed. 
Current time: Wed Oct  1 12:42:59 2025 
