{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717428276684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717428276685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 12:24:36 2024 " "Processing started: Mon Jun  3 12:24:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717428276685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428276685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428276685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717428277177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717428277177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/suma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.v 1 1 " "Found 1 design units, including 1 entities, in source file latchd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "latchD.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchc.v 1 1 " "Found 1 design units, including 1 entities, in source file latchc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_C " "Found entity 1: latch_C" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latcha.v 1 1 " "Found 1 design units, including 1 entities, in source file latcha.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_A " "Found entity 1: latch_A" {  } { { "latchA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.v 1 1 " "Found 1 design units, including 1 entities, in source file latch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingunit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file decode_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchunit.v 1 1 " "Found 1 design units, including 1 entities, in source file branchunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUsim " "Found entity 1: ALUsim" {  } { { "ALUsim.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/ALUsim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALU_control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockALU " "Found entity 1: BlockALU" {  } { { "BlockALU.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_v2_wrs.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_v2_wrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_v2_wrs " "Found entity 1: mux4_v2_wrs" {  } { { "mux4_v2_wrs.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4_v2_wrs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717428287761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717428287802 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "datamemory inst1877 " "Block or symbol \"datamemory\" of instance \"inst1877\" overlaps another block or symbol" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst1877" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717428287803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_C latch_C:afsdhajs " "Elaborating entity \"latch_C\" for hierarchy \"latch_C:afsdhajs\"" {  } { { "TP2_E5.bdf" "afsdhajs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -40 2184 2488 296 "afsdhajs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst30 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst30\"" {  } { { "TP2_E5.bdf" "inst30" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 48 1232 1480 448 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:inst23 " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:inst23\"" {  } { { "TP2_E5.bdf" "inst23" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -400 440 632 -288 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_A latch_A:inst2 " "Elaborating entity \"latch_A\" for hierarchy \"latch_A:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 96 272 624 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit BranchUnit:asjdjsajdjas " "Elaborating entity \"BranchUnit\" for hierarchy \"BranchUnit:asjdjsajdjas\"" {  } { { "TP2_E5.bdf" "asjdjsajdjas" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 1736 1984 24 "asjdjsajdjas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(22) " "Verilog HDL assignment warning at BranchUnit.v(22): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717428287817 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(29) " "Verilog HDL assignment warning at BranchUnit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717428287817 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockALU BlockALU:facebook " "Elaborating entity \"BlockALU\" for hierarchy \"BlockALU:facebook\"" {  } { { "TP2_E5.bdf" "facebook" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 136 1728 2016 360 "facebook" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu BlockALU:facebook\|alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"BlockALU:facebook\|alu:inst2\"" {  } { { "BlockALU.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 176 560 960 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController BlockALU:facebook\|ALUController:inst " "Elaborating entity \"ALUController\" for hierarchy \"BlockALU:facebook\|ALUController:inst\"" {  } { { "BlockALU.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 464 -288 -80 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 BlockALU:facebook\|mux4:MUXFA_ " "Elaborating entity \"mux4\" for hierarchy \"BlockALU:facebook\|mux4:MUXFA_\"" {  } { { "BlockALU.bdf" "MUXFA_" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 96 -288 -40 240 "MUXFA_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 BlockALU:facebook\|mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"BlockALU:facebook\|mux2:inst5\"" {  } { { "BlockALU.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 192 256 496 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:porfa " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:porfa\"" {  } { { "TP2_E5.bdf" "porfa" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 472 1728 1992 616 "porfa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD LatchD:twittter " "Elaborating entity \"LatchD\" for hierarchy \"LatchD:twittter\"" {  } { { "TP2_E5.bdf" "twittter" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -216 2728 3016 24 "twittter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst1877 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst1877\"" {  } { { "TP2_E5.bdf" "inst1877" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst1877" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287835 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd dataMemory.v(22) " "Verilog HDL Always Construct warning at dataMemory.v(22): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] dataMemory.v(22) " "Inferred latch for \"rd\[0\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] dataMemory.v(22) " "Inferred latch for \"rd\[1\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] dataMemory.v(22) " "Inferred latch for \"rd\[2\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] dataMemory.v(22) " "Inferred latch for \"rd\[3\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] dataMemory.v(22) " "Inferred latch for \"rd\[4\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[5\] dataMemory.v(22) " "Inferred latch for \"rd\[5\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[6\] dataMemory.v(22) " "Inferred latch for \"rd\[6\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[7\] dataMemory.v(22) " "Inferred latch for \"rd\[7\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[8\] dataMemory.v(22) " "Inferred latch for \"rd\[8\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[9\] dataMemory.v(22) " "Inferred latch for \"rd\[9\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[10\] dataMemory.v(22) " "Inferred latch for \"rd\[10\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[11\] dataMemory.v(22) " "Inferred latch for \"rd\[11\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[12\] dataMemory.v(22) " "Inferred latch for \"rd\[12\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287836 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[13\] dataMemory.v(22) " "Inferred latch for \"rd\[13\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[14\] dataMemory.v(22) " "Inferred latch for \"rd\[14\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[15\] dataMemory.v(22) " "Inferred latch for \"rd\[15\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[16\] dataMemory.v(22) " "Inferred latch for \"rd\[16\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[17\] dataMemory.v(22) " "Inferred latch for \"rd\[17\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[18\] dataMemory.v(22) " "Inferred latch for \"rd\[18\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[19\] dataMemory.v(22) " "Inferred latch for \"rd\[19\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[20\] dataMemory.v(22) " "Inferred latch for \"rd\[20\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[21\] dataMemory.v(22) " "Inferred latch for \"rd\[21\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[22\] dataMemory.v(22) " "Inferred latch for \"rd\[22\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[23\] dataMemory.v(22) " "Inferred latch for \"rd\[23\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[24\] dataMemory.v(22) " "Inferred latch for \"rd\[24\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[25\] dataMemory.v(22) " "Inferred latch for \"rd\[25\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[26\] dataMemory.v(22) " "Inferred latch for \"rd\[26\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[27\] dataMemory.v(22) " "Inferred latch for \"rd\[27\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[28\] dataMemory.v(22) " "Inferred latch for \"rd\[28\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[29\] dataMemory.v(22) " "Inferred latch for \"rd\[29\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[30\] dataMemory.v(22) " "Inferred latch for \"rd\[30\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[31\] dataMemory.v(22) " "Inferred latch for \"rd\[31\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428287837 "|TP2_E5|datamemory:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_v2_wrs mux4_v2_wrs:inst13 " "Elaborating entity \"mux4_v2_wrs\" for hierarchy \"mux4_v2_wrs:inst13\"" {  } { { "TP2_E5.bdf" "inst13" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 3584 3832 24 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:instagramm " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:instagramm\"" {  } { { "TP2_E5.bdf" "instagramm" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 104 -264 24 264 "instagramm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter fetch_unit:instagramm\|prog_counter:inst3 " "Elaborating entity \"prog_counter\" for hierarchy \"fetch_unit:instagramm\|prog_counter:inst3\"" {  } { { "fetch_unit.bdf" "inst3" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 112 416 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc fetch_unit:instagramm\|muxpc:inst5 " "Elaborating entity \"muxpc\" for hierarchy \"fetch_unit:instagramm\|muxpc:inst5\"" {  } { { "fetch_unit.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -184 88 336 -72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 fetch_unit:instagramm\|add4:inst1 " "Elaborating entity \"add4\" for hierarchy \"fetch_unit:instagramm\|add4:inst1\"" {  } { { "fetch_unit.bdf" "inst1" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -120 464 544 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add4.v(9) " "Verilog HDL assignment warning at add4.v(9): truncated value with size 32 to match size of target (8)" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717428287843 "|TP2_E5|fetch_unit:instaggram|add4:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem fetch_unit:instagramm\|instruction_mem:inst " "Elaborating entity \"instruction_mem\" for hierarchy \"fetch_unit:instagramm\|instruction_mem:inst\"" {  } { { "fetch_unit.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 552 816 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287844 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_mem.v(8) " "Net \"rom.data_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717428287848 "|TP2_E5|fetch_unit:instagramm|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_mem.v(8) " "Net \"rom.waddr_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717428287848 "|TP2_E5|fetch_unit:instagramm|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_mem.v(8) " "Net \"rom.we_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717428287848 "|TP2_E5|fetch_unit:instagramm|instruction_mem:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:sjjsjsjsjs " "Elaborating entity \"decode\" for hierarchy \"decode:sjjsjsjsjs\"" {  } { { "TP2_E5.bdf" "sjjsjsjsjs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 112 824 1112 368 "sjjsjsjsjs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control decode:sjjsjsjsjs\|Control:inst5 " "Elaborating entity \"Control\" for hierarchy \"decode:sjjsjsjsjs\|Control:inst5\"" {  } { { "decode.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { -32 224 448 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode:sjjsjsjsjs\|imm_gen:inst4 " "Elaborating entity \"imm_gen\" for hierarchy \"decode:sjjsjsjsjs\|imm_gen:inst4\"" {  } { { "decode.bdf" "inst4" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 424 224 472 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:sjjsjsjsjs\|reg_file:inst " "Elaborating entity \"reg_file\" for hierarchy \"decode:sjjsjsjsjs\|reg_file:inst\"" {  } { { "decode.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 216 224 584 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428287864 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamemory:inst1877\|mem " "RAM logic \"datamemory:inst1877\|mem\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.v" "mem" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717428288916 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717428288916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717428310830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717428352923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717428352923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40481 " "Implemented 40481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717428356058 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717428356058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40416 " "Implemented 40416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717428356058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717428356058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717428356119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 12:25:56 2024 " "Processing ended: Mon Jun  3 12:25:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717428356119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717428356119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717428356119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717428356119 ""}
