
---------- Begin Simulation Statistics ----------
final_tick                                  723231000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22466                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160748                       # Number of bytes of host memory used
host_op_rate                                    22518                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.28                       # Real time elapsed on the host
host_tick_rate                               99353127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      163532                       # Number of instructions simulated
sim_ops                                        163914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000723                       # Number of seconds simulated
sim_ticks                                   723231000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22357                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003273                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996727                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1446462                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1441728.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15945                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4733.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98835                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98835                       # number of integer instructions
system.cpu00.num_int_register_reads            120856                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64470                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20279                       # Number of load instructions
system.cpu00.num_mem_refs                       36536                       # number of memory refs
system.cpu00.num_store_insts                    16257                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62934     62.70%     63.56% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.60% # Class of executed instruction
system.cpu00.op_class::MemRead                  20564     20.49%     84.09% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15960     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2367000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2367000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2367000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     720864000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2367000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             815                       # Number of branches fetched
system.cpu01.committedInsts                      4340                       # Number of instructions committed
system.cpu01.committedOps                        4346                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.981959                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.018041                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1446462                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             26096.001964                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       389                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1420365.998036                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4270                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4270                       # number of integer instructions
system.cpu01.num_int_register_reads              4924                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3160                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1058                       # Number of load instructions
system.cpu01.num_mem_refs                        1578                       # number of memory refs
system.cpu01.num_store_insts                      520                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2757     63.41%     63.64% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::MemRead                   1062     24.43%     88.13% # Class of executed instruction
system.cpu01.op_class::MemWrite                   504     11.59%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4348                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      144123500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    144123500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    144123500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     579107500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    144123500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             785                       # Number of branches fetched
system.cpu02.committedInsts                      4175                       # Number of instructions committed
system.cpu02.committedOps                        4181                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.984698                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.015302                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             22133.986667                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          410                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       375                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1424327.013333                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4107                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4107                       # number of integer instructions
system.cpu02.num_int_register_reads              4735                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3037                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1016                       # Number of load instructions
system.cpu02.num_mem_refs                        1518                       # number of memory refs
system.cpu02.num_store_insts                      502                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2652     63.40%     63.64% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::MemRead                   1020     24.38%     88.09% # Class of executed instruction
system.cpu02.op_class::MemWrite                   486     11.62%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4183                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      136120500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    136120500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    136120500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     587110500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    136120500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             837                       # Number of branches fetched
system.cpu03.committedInsts                      4420                       # Number of instructions committed
system.cpu03.committedOps                        4426                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.984626                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.015374                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1446462                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             22238.001969                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          425                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       412                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1424223.998031                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4334                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4334                       # number of integer instructions
system.cpu03.num_int_register_reads              5000                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3212                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1077                       # Number of load instructions
system.cpu03.num_mem_refs                        1602                       # number of memory refs
system.cpu03.num_store_insts                      525                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2813     63.53%     63.75% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.05%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::MemRead                   1081     24.41%     88.23% # Class of executed instruction
system.cpu03.op_class::MemWrite                   509     11.50%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4428                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      126244000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    126244000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    126244000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     596987000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    126244000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             821                       # Number of branches fetched
system.cpu04.committedInsts                      4334                       # Number of instructions committed
system.cpu04.committedOps                        4340                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.984510                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.015490                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             22404.986480                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          415                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       406                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1424056.013520                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4248                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4248                       # number of integer instructions
system.cpu04.num_int_register_reads              4901                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3148                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1056                       # Number of load instructions
system.cpu04.num_mem_refs                        1572                       # number of memory refs
system.cpu04.num_store_insts                      516                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2757     63.50%     63.73% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.05%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu04.op_class::MemRead                   1060     24.41%     88.21% # Class of executed instruction
system.cpu04.op_class::MemWrite                   500     11.52%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4342                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      114466000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    114466000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    114466000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     608765000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    114466000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             794                       # Number of branches fetched
system.cpu05.committedInsts                      4194                       # Number of instructions committed
system.cpu05.committedOps                        4200                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.984925                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.015075                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             21804.986895                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       389                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1424656.013105                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4114                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4114                       # number of integer instructions
system.cpu05.num_int_register_reads              4748                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3045                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1022                       # Number of load instructions
system.cpu05.num_mem_refs                        1524                       # number of memory refs
system.cpu05.num_store_insts                      502                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2665     63.42%     63.66% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu05.op_class::MemRead                   1026     24.42%     88.15% # Class of executed instruction
system.cpu05.op_class::MemWrite                   486     11.57%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4202                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      104908500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    104908500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    104908500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     618322500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    104908500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             829                       # Number of branches fetched
system.cpu06.committedInsts                      4381                       # Number of instructions committed
system.cpu06.committedOps                        4387                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.985138                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.014862                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             21496.987108                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          420                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       409                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1424964.012892                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4295                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4295                       # number of integer instructions
system.cpu06.num_int_register_reads              4956                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3183                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1069                       # Number of load instructions
system.cpu06.num_mem_refs                        1591                       # number of memory refs
system.cpu06.num_store_insts                      522                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2785     63.45%     63.68% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::MemRead                   1073     24.45%     88.20% # Class of executed instruction
system.cpu06.op_class::MemWrite                   506     11.53%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4389                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       95034500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     95034500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     95034500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     628196500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     95034500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             834                       # Number of branches fetched
system.cpu07.committedInsts                      4412                       # Number of instructions committed
system.cpu07.committedOps                        4418                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.985013                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.014987                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             21677.986983                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          423                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       411                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1424783.013017                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4326                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4326                       # number of integer instructions
system.cpu07.num_int_register_reads              4991                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3207                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1076                       # Number of load instructions
system.cpu07.num_mem_refs                        1601                       # number of memory refs
system.cpu07.num_store_insts                      525                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2806     63.48%     63.71% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu07.op_class::MemRead                   1080     24.43%     88.21% # Class of executed instruction
system.cpu07.op_class::MemWrite                   509     11.52%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4420                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       85098000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     85098000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     85098000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     638133000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     85098000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             797                       # Number of branches fetched
system.cpu08.committedInsts                      4206                       # Number of instructions committed
system.cpu08.committedOps                        4212                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.984819                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.015181                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             21958.986788                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       392                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1424502.013212                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4124                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4124                       # number of integer instructions
system.cpu08.num_int_register_reads              4760                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3053                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1025                       # Number of load instructions
system.cpu08.num_mem_refs                        1528                       # number of memory refs
system.cpu08.num_store_insts                      503                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2673     63.43%     63.67% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu08.op_class::MemRead                   1029     24.42%     88.16% # Class of executed instruction
system.cpu08.op_class::MemWrite                   487     11.56%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4214                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       73032000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     73032000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     73032000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     650199000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     73032000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             833                       # Number of branches fetched
system.cpu09.committedInsts                      4390                       # Number of instructions committed
system.cpu09.committedOps                        4396                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.984620                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.015380                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             22245.986590                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          419                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       414                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1424215.013410                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4300                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4300                       # number of integer instructions
system.cpu09.num_int_register_reads              4961                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3188                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1070                       # Number of load instructions
system.cpu09.num_mem_refs                        1591                       # number of memory refs
system.cpu09.num_store_insts                      521                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2794     63.53%     63.76% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::MemRead                   1074     24.42%     88.24% # Class of executed instruction
system.cpu09.op_class::MemWrite                   505     11.48%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4398                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       61479500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     61479500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     61479500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     661751500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     61479500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             833                       # Number of branches fetched
system.cpu10.committedInsts                      4398                       # Number of instructions committed
system.cpu10.committedOps                        4404                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.985448                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.014552                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             21048.987419                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          421                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       412                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1425412.012581                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4310                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4310                       # number of integer instructions
system.cpu10.num_int_register_reads              4974                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3195                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1072                       # Number of load instructions
system.cpu10.num_mem_refs                        1595                       # number of memory refs
system.cpu10.num_store_insts                      523                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2798     63.50%     63.73% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu10.op_class::MemRead                   1076     24.42%     88.22% # Class of executed instruction
system.cpu10.op_class::MemWrite                   507     11.51%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4406                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       52411500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     52411500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     52411500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     670819500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     52411500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             841                       # Number of branches fetched
system.cpu11.committedInsts                      4438                       # Number of instructions committed
system.cpu11.committedOps                        4444                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.985207                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.014793                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1446462                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             21397.001970                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          424                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       417                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1425064.998030                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4349                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4349                       # number of integer instructions
system.cpu11.num_int_register_reads              5016                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3225                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1081                       # Number of load instructions
system.cpu11.num_mem_refs                        1607                       # number of memory refs
system.cpu11.num_store_insts                      526                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2826     63.56%     63.79% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::MemRead                   1085     24.40%     88.26% # Class of executed instruction
system.cpu11.op_class::MemWrite                   510     11.47%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4446                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       42243500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     42243500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     42243500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     680987500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     42243500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             767                       # Number of branches fetched
system.cpu12.committedInsts                      4046                       # Number of instructions committed
system.cpu12.committedOps                        4052                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.985068                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.014932                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             21597.987039                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          389                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       378                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1424863.012961                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                3967                       # Number of integer alu accesses
system.cpu12.num_int_insts                       3967                       # number of integer instructions
system.cpu12.num_int_register_reads              4577                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2936                       # number of times the integer registers were written
system.cpu12.num_load_insts                       984                       # Number of load instructions
system.cpu12.num_mem_refs                        1469                       # number of memory refs
system.cpu12.num_store_insts                      485                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2572     63.44%     63.69% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::MemRead                    988     24.37%     88.14% # Class of executed instruction
system.cpu12.op_class::MemWrite                   469     11.57%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4054                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       31887500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     31887500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     31887500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     691343500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     31887500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             757                       # Number of branches fetched
system.cpu13.committedInsts                      3991                       # Number of instructions committed
system.cpu13.committedOps                        3997                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.985462                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.014538                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             21027.987433                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          383                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       374                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1425433.012567                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3912                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3912                       # number of integer instructions
system.cpu13.num_int_register_reads              4516                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2894                       # number of times the integer registers were written
system.cpu13.num_load_insts                       971                       # Number of load instructions
system.cpu13.num_mem_refs                        1451                       # number of memory refs
system.cpu13.num_store_insts                      480                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2535     63.39%     63.64% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.03%     63.67% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu13.op_class::MemRead                    975     24.38%     88.10% # Class of executed instruction
system.cpu13.op_class::MemWrite                   464     11.60%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     3999                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       20283000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     20283000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     20283000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     702948000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     20283000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             747                       # Number of branches fetched
system.cpu14.committedInsts                      3942                       # Number of instructions committed
system.cpu14.committedOps                        3948                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.985539                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.014461                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             20917.987510                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          381                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       366                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1425543.012490                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3867                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3867                       # number of integer instructions
system.cpu14.num_int_register_reads              4465                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2858                       # number of times the integer registers were written
system.cpu14.num_load_insts                       959                       # Number of load instructions
system.cpu14.num_mem_refs                        1435                       # number of memory refs
system.cpu14.num_store_insts                      476                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2502     63.34%     63.59% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.62% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.67% # Class of executed instruction
system.cpu14.op_class::MemRead                    963     24.38%     88.05% # Class of executed instruction
system.cpu14.op_class::MemWrite                   460     11.65%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3950                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       10539500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     10539500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     10539500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     712691500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     10539500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             779                       # Number of branches fetched
system.cpu15.committedInsts                      3865                       # Number of instructions committed
system.cpu15.committedOps                        3870                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985280                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014720                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1446461                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             21291.987251                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          435                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       344                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1425169.012749                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3804                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3804                       # number of integer instructions
system.cpu15.num_int_register_reads              4353                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2802                       # number of times the integer registers were written
system.cpu15.num_load_insts                       875                       # Number of load instructions
system.cpu15.num_mem_refs                        1312                       # number of memory refs
system.cpu15.num_store_insts                      437                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.59%      0.59% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2549     65.58%     66.17% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.20% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.25% # Class of executed instruction
system.cpu15.op_class::MemRead                    878     22.59%     88.83% # Class of executed instruction
system.cpu15.op_class::MemWrite                   422     10.86%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3887                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         600000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       600000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       600000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     722631000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       600000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1333547.49                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               55149.91                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    36399.91                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       47.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    47.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     47520087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             47520087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     47520087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            47520087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   120.167832                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   100.400670                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    85.000061                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          159     55.59%     55.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           61     21.33%     76.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           36     12.59%     89.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           17      5.94%     95.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            5      1.75%     97.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            4      1.40%     98.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.70%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 34368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  34368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        34368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34368                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          537                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     55149.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        34368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 47520086.943175837398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     29615500                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1233                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          537                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                537                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   46.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    535                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  537                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        537                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                46.74                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     251                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2685000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    716115000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               29615500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    19546750                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11231850                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      161844090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           466.584784                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      6994500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     18734000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    151489000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    183550000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7531000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    354932500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             3404640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       70485600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        42984180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             337448580                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           689971500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            14672370                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      203529900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           509.574534                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3616000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     40677000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    198118000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11844250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    446355750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2272800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       76079040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        14180220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             368540100                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           682488250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1349869.11                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               58597.46                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    39847.46                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       46.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    46.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     46989136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             46989136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     46989136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            46989136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   121.577061                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   100.589252                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    90.117311                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          156     55.91%     55.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           62     22.22%     78.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           26      9.32%     87.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           17      6.09%     93.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           13      4.66%     98.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.72%     98.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.36%     99.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33984                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33984                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          531                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     58597.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 46989136.251073308289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     31115250                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1227                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                531                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   47.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               49                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    531                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  531                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        531                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                47.27                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     251                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2655000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    716780500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               31115250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    21159000                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            11481510                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      170799360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           481.783434                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      5209500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    116195750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    200149750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7081500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    374574500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2697120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  375705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       76854720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        36754140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             348440715                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           688121750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            14845650                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1292340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      215685150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           514.888480                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3739000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     28736750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    182855750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11995750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    473023750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2250720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  683100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       70222560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        10813380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             372383310                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           678637750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1368021.95                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               59170.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    40420.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       46.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    46.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.09                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     46281202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             46281202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     46369694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            46369694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2        88492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               88492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          284                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   117.859155                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    98.742579                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    84.202901                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          160     56.34%     56.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           64     22.54%     78.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           37     13.03%     91.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319            8      2.82%     94.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            4      1.41%     96.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            6      2.11%     98.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            4      1.41%     99.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          284                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     59170.65                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 46281201.994936615229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     30946250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1206                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   45.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000022250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    522                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                45.70                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     239                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    716843500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               30946250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    21140000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            10695480                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      151455840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           460.005040                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      4767000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    173396750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    187733750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      6998750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    332134750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2500800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  375705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       72086880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1392300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        50451240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             332689905                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           693164250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            14892390                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      211416420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           514.133970                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2172000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     23922500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    198404000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11958500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    463634000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1760640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       76197120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         8503200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             371837625                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           681288000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1382432.43                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               56046.33                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    37296.33                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       45.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    45.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     45838743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             45838743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     45838743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            45838743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.916084                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    97.716042                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    80.044154                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          163     56.99%     56.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           68     23.78%     80.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           25      8.74%     89.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           16      5.59%     95.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            7      2.45%     97.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            5      1.75%     99.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 33152                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  33152                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        33152                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             33152                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          518                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     56046.33                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        33152                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 45838743.084851175547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     29032000                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1197                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          518                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                518                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   44.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               54                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    514                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  518                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        518                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.79                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     232                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2590000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    716100000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               29032000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    19319500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            11062560                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      156360120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           464.267184                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3558500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    151792750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    198826250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7427750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    342905750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2090400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       76354080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        43057380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             335772420                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           692831500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            14707140                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      223922790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           517.827458                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2704000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     21908000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    172879750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11549250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    491050000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1942560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       66392160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         8585040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             374508870                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           679426750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           14                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Fetch   |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Fetch::total         2109                      
system.ruby.Directory_Controller.I.Fetch |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2109                      
system.ruby.Directory_Controller.IM.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2109                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           14                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2109                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       188433                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      188433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       188433                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       193565                      
system.ruby.IFETCH.latency_hist_seqr::mean     4.017612                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.126454                      
system.ruby.IFETCH.latency_hist_seqr::stdev    28.500740                      
system.ruby.IFETCH.latency_hist_seqr     |      193276     99.85%     99.85% |         229      0.12%     99.97% |          13      0.01%     99.98% |           3      0.00%     99.98% |           9      0.00%     99.98% |          35      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       193565                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5132                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   114.816056                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    89.224557                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   134.276405                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4843     94.37%     94.37% |         229      4.46%     98.83% |          13      0.25%     99.08% |           3      0.06%     99.14% |           9      0.18%     99.32% |          35      0.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5132                      
system.ruby.L1Cache_Controller.Ack       |           3      4.55%      4.55% |           1      1.52%      6.06% |           3      4.55%     10.61% |           3      4.55%     15.15% |           3      4.55%     19.70% |           3      4.55%     24.24% |           4      6.06%     30.30% |           3      4.55%     34.85% |           5      7.58%     42.42% |           3      4.55%     46.97% |           3      4.55%     51.52% |           4      6.06%     57.58% |           6      9.09%     66.67% |           3      4.55%     71.21% |           3      4.55%     75.76% |          16     24.24%    100.00%
system.ruby.L1Cache_Controller.Ack::total           66                      
system.ruby.L1Cache_Controller.Ack_all   |           3      5.56%      5.56% |           1      1.85%      7.41% |           3      5.56%     12.96% |           3      5.56%     18.52% |           3      5.56%     24.07% |           3      5.56%     29.63% |           4      7.41%     37.04% |           3      5.56%     42.59% |           5      9.26%     51.85% |           3      5.56%     57.41% |           3      5.56%     62.96% |           4      7.41%     70.37% |           4      7.41%     77.78% |           3      5.56%     83.33% |           3      5.56%     88.89% |           6     11.11%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           54                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.90%      2.90% |           2      2.90%      5.80% |           6      8.70%     14.49% |           5      7.25%     21.74% |           4      5.80%     27.54% |           5      7.25%     34.78% |           4      5.80%     40.58% |           5      7.25%     47.83% |           5      7.25%     55.07% |           3      4.35%     59.42% |           5      7.25%     66.67% |           4      5.80%     72.46% |           4      5.80%     78.26% |           4      5.80%     84.06% |           4      5.80%     89.86% |           7     10.14%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           69                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3899     95.85%     95.85% |          14      0.34%     96.19% |           8      0.20%     96.39% |          12      0.29%     96.68% |          11      0.27%     96.95% |          11      0.27%     97.22% |          12      0.29%     97.52% |          10      0.25%     97.76% |          10      0.25%     98.01% |          13      0.32%     98.33% |          14      0.34%     98.67% |          11      0.27%     98.94% |           9      0.22%     99.16% |          11      0.27%     99.43% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4068                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6225     85.74%     85.74% |          69      0.95%     86.69% |          68      0.94%     87.63% |          67      0.92%     88.55% |          70      0.96%     89.52% |          70      0.96%     90.48% |          69      0.95%     91.43% |          70      0.96%     92.40% |          70      0.96%     93.36% |          71      0.98%     94.34% |          67      0.92%     95.26% |          70      0.96%     96.23% |          68      0.94%     97.16% |          68      0.94%     98.10% |          69      0.95%     99.05% |          69      0.95%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7260                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     25.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.32%     97.32% |           5      0.15%     97.47% |           4      0.12%     97.59% |           6      0.18%     97.77% |           5      0.15%     97.92% |           6      0.18%     98.10% |           6      0.18%     98.28% |           5      0.15%     98.43% |           7      0.21%     98.64% |           7      0.21%     98.85% |           6      0.18%     99.03% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3316                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7308     96.91%     96.91% |          22      0.29%     97.20% |           9      0.12%     97.32% |          17      0.23%     97.55% |          17      0.23%     97.77% |          15      0.20%     97.97% |          16      0.21%     98.18% |           9      0.12%     98.30% |          16      0.21%     98.51% |          16      0.21%     98.73% |          14      0.19%     98.91% |          14      0.19%     99.10% |          12      0.16%     99.26% |          19      0.25%     99.51% |          18      0.24%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7541                      
system.ruby.L1Cache_Controller.E.Store   |         579     92.64%     92.64% |           4      0.64%     93.28% |           2      0.32%     93.60% |           3      0.48%     94.08% |           3      0.48%     94.56% |           3      0.48%     95.04% |           3      0.48%     95.52% |           3      0.48%     96.00% |           2      0.32%     96.32% |           4      0.64%     96.96% |           4      0.64%     97.60% |           3      0.48%     98.08% |           2      0.32%     98.40% |           3      0.48%     98.88% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          625                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          26     36.11%     36.11% |           5      6.94%     43.06% |           4      5.56%     48.61% |           4      5.56%     54.17% |           2      2.78%     56.94% |           2      2.78%     59.72% |           6      8.33%     68.06% |           2      2.78%     70.83% |           2      2.78%     73.61% |           3      4.17%     77.78% |           5      6.94%     84.72% |           2      2.78%     87.50% |           2      2.78%     90.28% |           3      4.17%     94.44% |           2      2.78%     97.22% |           2      2.78%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           72                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.25%      1.25% |           5      6.25%      7.50% |           4      5.00%     12.50% |           6      7.50%     20.00% |           6      7.50%     27.50% |           5      6.25%     33.75% |           4      5.00%     38.75% |           6      7.50%     46.25% |           6      7.50%     53.75% |           6      7.50%     61.25% |           5      6.25%     67.50% |           5      6.25%     73.75% |           6      7.50%     81.25% |           5      6.25%     87.50% |           6      7.50%     95.00% |           4      5.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           80                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           1      2.56%     53.85% |           1      2.56%     56.41% |           2      5.13%     61.54% |           1      2.56%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           1      2.56%     76.92% |           2      5.13%     82.05% |           2      5.13%     87.18% |           0      0.00%     87.18% |           2      5.13%     92.31% |           2      5.13%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           12                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            2                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     81.82%     81.82% |           1      1.52%     83.33% |           1      1.52%     84.85% |           1      1.52%     86.36% |           1      1.52%     87.88% |           1      1.52%     89.39% |           1      1.52%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           1      1.52%     95.45% |           1      1.52%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1680     85.19%     85.19% |          20      1.01%     86.21% |          19      0.96%     87.17% |          19      0.96%     88.13% |          20      1.01%     89.15% |          20      1.01%     90.16% |          19      0.96%     91.13% |          20      1.01%     92.14% |          19      0.96%     93.10% |          20      1.01%     94.12% |          20      1.01%     95.13% |          20      1.01%     96.15% |          19      0.96%     97.11% |          19      0.96%     98.07% |          19      0.96%     99.04% |          19      0.96%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1972                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.90%      2.90% |           2      2.90%      5.80% |           6      8.70%     14.49% |           5      7.25%     21.74% |           4      5.80%     27.54% |           5      7.25%     34.78% |           4      5.80%     40.58% |           5      7.25%     47.83% |           5      7.25%     55.07% |           3      4.35%     59.42% |           5      7.25%     66.67% |           4      5.80%     72.46% |           4      5.80%     78.26% |           4      5.80%     84.06% |           4      5.80%     89.86% |           7     10.14%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           69                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3899     95.85%     95.85% |          14      0.34%     96.19% |           8      0.20%     96.39% |          12      0.29%     96.68% |          11      0.27%     96.95% |          11      0.27%     97.22% |          12      0.29%     97.52% |          10      0.25%     97.76% |          10      0.25%     98.01% |          13      0.32%     98.33% |          14      0.34%     98.67% |          11      0.27%     98.94% |           9      0.22%     99.16% |          11      0.27%     99.43% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4068                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4490     86.18%     86.18% |          47      0.90%     87.08% |          47      0.90%     87.98% |          47      0.90%     88.89% |          48      0.92%     89.81% |          48      0.92%     90.73% |          48      0.92%     91.65% |          48      0.92%     92.57% |          49      0.94%     93.51% |          49      0.94%     94.45% |          45      0.86%     95.32% |          49      0.94%     96.26% |          49      0.94%     97.20% |          48      0.92%     98.12% |          48      0.92%     99.04% |          50      0.96%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5210                      
system.ruby.L1Cache_Controller.IS.Inv    |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total           12                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           12                      
system.ruby.L1Cache_Controller.Ifetch    |      120319     62.16%     62.16% |        4993      2.58%     64.74% |        4803      2.48%     67.22% |        5086      2.63%     69.85% |        4987      2.58%     72.42% |        4828      2.49%     74.92% |        5042      2.60%     77.52% |        5077      2.62%     80.15% |        4842      2.50%     82.65% |        5052      2.61%     85.26% |        5061      2.61%     87.87% |        5104      2.64%     90.51% |        4657      2.41%     92.92% |        4595      2.37%     95.29% |        4539      2.34%     97.63% |        4580      2.37%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       193565                      
system.ruby.L1Cache_Controller.Inv       |          31     38.27%     38.27% |           5      6.17%     44.44% |           4      4.94%     49.38% |           3      3.70%     53.09% |           3      3.70%     56.79% |           3      3.70%     60.49% |           4      4.94%     65.43% |           3      3.70%     69.14% |           3      3.70%     72.84% |           4      4.94%     77.78% |           4      4.94%     82.72% |           3      3.70%     86.42% |           3      3.70%     90.12% |           3      3.70%     93.83% |           3      3.70%     97.53% |           2      2.47%    100.00%
system.ruby.L1Cache_Controller.Inv::total           81                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           0      0.00%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         319     87.88%     87.88% |           2      0.55%     88.43% |           2      0.55%     88.98% |           2      0.55%     89.53% |           2      0.55%     90.08% |           2      0.55%     90.63% |           2      0.55%     91.18% |           2      0.55%     91.74% |           2      0.55%     92.29% |           2      0.55%     92.84% |           2      0.55%     93.39% |           2      0.55%     93.94% |           2      0.55%     94.49% |           2      0.55%     95.04% |           2      0.55%     95.59% |          16      4.41%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          363                      
system.ruby.L1Cache_Controller.L.Store   |         353     84.25%     84.25% |           3      0.72%     84.96% |           3      0.72%     85.68% |           3      0.72%     86.40% |           3      0.72%     87.11% |           3      0.72%     87.83% |           3      0.72%     88.54% |           3      0.72%     89.26% |           3      0.72%     89.98% |           3      0.72%     90.69% |           4      0.95%     91.65% |           4      0.95%     92.60% |           4      0.95%     93.56% |           4      0.95%     94.51% |           4      0.95%     95.47% |          19      4.53%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          419                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10091     93.10%     93.10% |          50      0.46%     93.56% |          47      0.43%     93.99% |          49      0.45%     94.45% |          50      0.46%     94.91% |          51      0.47%     95.38% |          51      0.47%     95.85% |          50      0.46%     96.31% |          51      0.47%     96.78% |          52      0.48%     97.26% |          51      0.47%     97.73% |          51      0.47%     98.20% |          47      0.43%     98.63% |          48      0.44%     99.08% |          50      0.46%     99.54% |          50      0.46%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10839                      
system.ruby.L1Cache_Controller.LL        |         256     74.20%     74.20% |           5      1.45%     75.65% |           5      1.45%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           5      1.45%     84.35% |           5      1.45%     85.80% |           5      1.45%     87.25% |           5      1.45%     88.70% |           5      1.45%     90.14% |           5      1.45%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20085     56.72%     56.72% |        1053      2.97%     59.70% |        1011      2.86%     62.55% |        1072      3.03%     65.58% |        1051      2.97%     68.55% |        1018      2.87%     71.42% |        1064      3.00%     74.43% |        1071      3.02%     77.45% |        1021      2.88%     80.34% |        1065      3.01%     83.34% |        1067      3.01%     86.36% |        1076      3.04%     89.40% |         979      2.76%     92.16% |         966      2.73%     94.89% |         954      2.69%     97.58% |         856      2.42%    100.00%
system.ruby.L1Cache_Controller.Load::total        35409                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          24     40.68%     40.68% |           3      5.08%     45.76% |           3      5.08%     50.85% |           2      3.39%     54.24% |           2      3.39%     57.63% |           2      3.39%     61.02% |           4      6.78%     67.80% |           2      3.39%     71.19% |           2      3.39%     74.58% |           3      5.08%     79.66% |           3      5.08%     84.75% |           2      3.39%     88.14% |           2      3.39%     91.53% |           2      3.39%     94.92% |           2      3.39%     98.31% |           1      1.69%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           59                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           3      5.66%      7.55% |           3      5.66%     13.21% |           4      7.55%     20.75% |           4      7.55%     28.30% |           3      5.66%     33.96% |           3      5.66%     39.62% |           4      7.55%     47.17% |           4      7.55%     54.72% |           4      7.55%     62.26% |           3      5.66%     67.92% |           3      5.66%     73.58% |           4      7.55%     81.13% |           3      5.66%     86.79% |           4      7.55%     94.34% |           3      5.66%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2372     92.01%     92.01% |          13      0.50%     92.51% |          13      0.50%     93.02% |          12      0.47%     93.48% |          15      0.58%     94.07% |          15      0.58%     94.65% |          14      0.54%     95.19% |          13      0.50%     95.69% |          15      0.58%     96.28% |          15      0.58%     96.86% |          14      0.54%     97.40% |          15      0.58%     97.98% |          11      0.43%     98.41% |          12      0.47%     98.88% |          15      0.58%     99.46% |          14      0.54%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2578                      
system.ruby.L1Cache_Controller.M.LL      |         110     74.83%     74.83% |           2      1.36%     76.19% |           2      1.36%     77.55% |           2      1.36%     78.91% |           2      1.36%     80.27% |           2      1.36%     81.63% |           2      1.36%     82.99% |           2      1.36%     84.35% |           2      1.36%     85.71% |           2      1.36%     87.07% |           2      1.36%     88.44% |           2      1.36%     89.80% |           2      1.36%     91.16% |           2      1.36%     92.52% |           2      1.36%     93.88% |           9      6.12%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          147                      
system.ruby.L1Cache_Controller.M.Load    |        8457     37.54%     37.54% |         973      4.32%     41.86% |         936      4.15%     46.01% |         989      4.39%     50.40% |         965      4.28%     54.69% |         934      4.15%     58.83% |         980      4.35%     63.18% |         985      4.37%     67.55% |         936      4.15%     71.71% |         977      4.34%     76.04% |         980      4.35%     80.39% |         990      4.39%     84.79% |         903      4.01%     88.80% |         886      3.93%     92.73% |         873      3.88%     96.60% |         765      3.40%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22529                      
system.ruby.L1Cache_Controller.M.Store   |       13642     65.69%     65.69% |         492      2.37%     68.06% |         476      2.29%     70.35% |         498      2.40%     72.75% |         488      2.35%     75.10% |         474      2.28%     77.38% |         494      2.38%     79.76% |         497      2.39%     82.15% |         475      2.29%     84.44% |         492      2.37%     86.81% |         493      2.37%     89.18% |         497      2.39%     91.57% |         458      2.21%     93.78% |         452      2.18%     95.96% |         447      2.15%     98.11% |         393      1.89%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20768                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |          62    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           62                      
system.ruby.L1Cache_Controller.M_I.Store |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           25                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5597     94.99%     94.99% |          18      0.31%     95.30% |          17      0.29%     95.59% |          18      0.31%     95.89% |          20      0.34%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.23% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5892                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4485     87.39%     87.39% |          43      0.84%     88.23% |          43      0.84%     89.07% |          43      0.84%     89.91% |          43      0.84%     90.74% |          43      0.84%     91.58% |          43      0.84%     92.42% |          43      0.84%     93.26% |          43      0.84%     94.10% |          43      0.84%     94.93% |          43      0.84%     95.77% |          43      0.84%     96.61% |          43      0.84%     97.45% |          43      0.84%     98.29% |          43      0.84%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |          11     91.67%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           12                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     92.82%     92.82% |          20      0.48%     93.30% |          18      0.43%     93.73% |          20      0.48%     94.20% |          20      0.48%     94.68% |          21      0.50%     95.18% |          21      0.50%     95.67% |          20      0.48%     96.15% |          21      0.50%     96.65% |          22      0.52%     97.17% |          21      0.50%     97.67% |          21      0.50%     98.17% |          18      0.43%     98.60% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4208                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115834     61.47%     61.47% |        4950      2.63%     64.10% |        4760      2.53%     66.63% |        5043      2.68%     69.30% |        4944      2.62%     71.93% |        4785      2.54%     74.46% |        4999      2.65%     77.12% |        5034      2.67%     79.79% |        4799      2.55%     82.34% |        5009      2.66%     84.99% |        5018      2.66%     87.66% |        5061      2.69%     90.34% |        4614      2.45%     92.79% |        4552      2.42%     95.21% |        4496      2.39%     97.59% |        4535      2.41%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       188433                      
system.ruby.L1Cache_Controller.S.Inv     |          19     35.19%     35.19% |           3      5.56%     40.74% |           3      5.56%     46.30% |           2      3.70%     50.00% |           2      3.70%     53.70% |           2      3.70%     57.41% |           3      5.56%     62.96% |           2      3.70%     66.67% |           2      3.70%     70.37% |           3      5.56%     75.93% |           3      5.56%     81.48% |           2      3.70%     85.19% |           2      3.70%     88.89% |           2      3.70%     92.59% |           2      3.70%     96.30% |           2      3.70%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           54                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4474     91.19%     91.19% |          30      0.61%     91.81% |          29      0.59%     92.40% |          30      0.61%     93.01% |          28      0.57%     93.58% |          29      0.59%     94.17% |          29      0.59%     94.76% |          30      0.61%     95.37% |          28      0.57%     95.94% |          28      0.57%     96.51% |          29      0.59%     97.11% |          29      0.59%     97.70% |          28      0.57%     98.27% |          28      0.57%     98.84% |          28      0.57%     99.41% |          29      0.59%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4906                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.00%      5.00% |           0      0.00%      5.00% |           1      5.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           20                      
system.ruby.L1Cache_Controller.S.Load    |          32      4.66%      4.66% |          35      5.09%      9.75% |          45      6.55%     16.30% |          43      6.26%     22.56% |          46      6.70%     29.26% |          45      6.55%     35.81% |          44      6.40%     42.21% |          54      7.86%     50.07% |          45      6.55%     56.62% |          47      6.84%     63.46% |          49      7.13%     70.60% |          48      6.99%     77.58% |          43      6.26%     83.84% |          39      5.68%     89.52% |          39      5.68%     95.20% |          33      4.80%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          687                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.06%      6.06% |           1      3.03%      9.09% |           2      6.06%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           3      9.09%     54.55% |           2      6.06%     60.61% |           2      6.06%     66.67% |           2      6.06%     72.73% |           2      6.06%     78.79% |           2      6.06%     84.85% |           2      6.06%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           33                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           1      3.45%     17.24% |           1      3.45%     20.69% |           1      3.45%     24.14% |           1      3.45%     27.59% |           1      3.45%     31.03% |           1      3.45%     34.48% |           2      6.90%     41.38% |           2      6.90%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |          13     44.83%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.26%      5.26% |           0      0.00%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           2     10.53%     63.16% |           2     10.53%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           19                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            3                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.71%      5.71% |           1      2.86%      8.57% |           2      5.71%     14.29% |           2      5.71%     20.00% |           2      5.71%     25.71% |           2      5.71%     31.43% |           3      8.57%     40.00% |           2      5.71%     45.71% |           4     11.43%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           35                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.71%      5.71% |           1      2.86%      8.57% |           2      5.71%     14.29% |           2      5.71%     20.00% |           2      5.71%     25.71% |           2      5.71%     31.43% |           3      8.57%     40.00% |           2      5.71%     45.71% |           4     11.43%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           35                      
system.ruby.L1Cache_Controller.Store     |       16281     68.28%     68.28% |         520      2.18%     70.46% |         502      2.11%     72.57% |         525      2.20%     74.77% |         516      2.16%     76.93% |         502      2.11%     79.04% |         522      2.19%     81.23% |         525      2.20%     83.43% |         503      2.11%     85.54% |         521      2.19%     87.72% |         523      2.19%     89.92% |         526      2.21%     92.12% |         485      2.03%     94.16% |         480      2.01%     96.17% |         476      2.00%     98.17% |         437      1.83%    100.00%
system.ruby.L1Cache_Controller.Store::total        23844                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5599     94.99%     94.99% |          18      0.31%     95.30% |          17      0.29%     95.59% |          18      0.31%     95.89% |          20      0.34%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.23% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5894                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           11                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         372      6.04%      6.04% |         569      9.24%     15.28% |         291      4.72%     20.00% |         395      6.41%     26.41% |         614      9.97%     36.38% |         483      7.84%     44.22% |         242      3.93%     48.15% |         296      4.81%     52.95% |         221      3.59%     56.54% |         225      3.65%     60.19% |         292      4.74%     64.94% |         321      5.21%     70.15% |         645     10.47%     80.62% |         534      8.67%     89.29% |         370      6.01%     95.29% |         290      4.71%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6160                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      4.55%      4.55% |          11     50.00%     54.55% |           0      0.00%     54.55% |           6     27.27%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      4.55%     86.36% |           0      0.00%     86.36% |           0      0.00%     86.36% |           0      0.00%     86.36% |           3     13.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           22                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.98%      5.98% |          55      5.48%     11.45% |          57      5.68%     17.13% |          51      5.08%     22.21% |          67      6.67%     28.88% |          67      6.67%     35.56% |          67      6.67%     42.23% |          68      6.77%     49.00% |          79      7.87%     56.87% |          62      6.18%     63.05% |          62      6.18%     69.22% |          66      6.57%     75.80% |          61      6.08%     81.87% |          58      5.78%     87.65% |          59      5.88%     93.53% |          65      6.47%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1004                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.22%      7.22% |          22      7.56%     14.78% |          15      5.15%     19.93% |          19      6.53%     26.46% |          21      7.22%     33.68% |          16      5.50%     39.18% |          12      4.12%     43.30% |          14      4.81%     48.11% |          19      6.53%     54.64% |          17      5.84%     60.48% |          19      6.53%     67.01% |          20      6.87%     73.88% |          22      7.56%     81.44% |          18      6.19%     87.63% |          20      6.87%     94.50% |          16      5.50%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          291                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           11                      
system.ruby.L2Cache_Controller.L1_GETS   |         240      5.61%      5.61% |         417      9.74%     15.35% |         176      4.11%     19.46% |         313      7.31%     26.77% |         523     12.22%     38.99% |         387      9.04%     48.03% |         151      3.53%     51.55% |         183      4.27%     55.83% |         126      2.94%     58.77% |         164      3.83%     62.60% |         207      4.84%     67.44% |         221      5.16%     72.60% |         417      9.74%     82.34% |         390      9.11%     91.45% |         162      3.78%     95.23% |         204      4.77%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4281                      
system.ruby.L2Cache_Controller.L1_GETX   |         140      6.59%      6.59% |         170      8.01%     14.60% |         115      5.42%     20.02% |          84      3.96%     23.98% |          91      4.29%     28.26% |         113      5.32%     33.58% |          93      4.38%     37.97% |         113      5.32%     43.29% |          97      4.57%     47.86% |          61      2.87%     50.73% |         101      4.76%     55.49% |         118      5.56%     61.05% |         228     10.74%     71.79% |         147      6.92%     78.71% |         225     10.60%     89.31% |         227     10.69%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2123                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.50%      4.50% |         180      3.51%      8.01% |         448      8.73%     16.74% |         260      5.07%     21.80% |         309      6.02%     27.83% |         280      5.46%     33.28% |         291      5.67%     38.95% |         279      5.44%     44.39% |         274      5.34%     49.73% |         187      3.64%     53.37% |         471      9.18%     62.55% |         564     10.99%     73.54% |         308      6.00%     79.54% |         299      5.83%     85.37% |         275      5.36%     90.72% |         476      9.28%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5132                      
system.ruby.L2Cache_Controller.L1_PUTX   |         328      5.56%      5.56% |         550      9.33%     14.89% |         263      4.46%     19.36% |         388      6.58%     25.94% |         602     10.21%     36.15% |         475      8.06%     44.21% |         232      3.94%     48.14% |         284      4.82%     52.96% |         216      3.66%     56.62% |         222      3.77%     60.39% |         288      4.89%     65.28% |         300      5.09%     70.36% |         618     10.48%     80.85% |         522      8.85%     89.70% |         358      6.07%     95.78% |         249      4.22%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5895                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     30.19%     30.19% |           0      0.00%     30.19% |          15     28.30%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           1      1.89%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           1      1.89%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |          20     37.74%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           2     14.29%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           2     14.29%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.M.L1_GETS |         198      5.24%      5.24% |         377      9.98%     15.22% |         146      3.87%     19.09% |         292      7.73%     26.82% |         502     13.29%     40.11% |         354      9.37%     49.48% |         136      3.60%     53.08% |         169      4.47%     57.56% |         105      2.78%     60.34% |         147      3.89%     64.23% |         172      4.55%     68.78% |         182      4.82%     73.60% |         395     10.46%     84.06% |         369      9.77%     93.83% |         125      3.31%     97.14% |         108      2.86%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3777                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.53%      5.53% |          84      7.26%     12.79% |          54      4.67%     17.46% |          53      4.58%     22.04% |          55      4.75%     26.79% |          82      7.09%     33.88% |          61      5.27%     39.15% |          75      6.48%     45.64% |          68      5.88%     51.51% |          32      2.77%     54.28% |          25      2.16%     56.44% |          58      5.01%     61.45% |         165     14.26%     75.71% |          85      7.35%     83.06% |         135     11.67%     94.73% |          61      5.27%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1157                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     28.99%     28.99% |           1      1.45%     30.43% |          15     21.74%     52.17% |           1      1.45%     53.62% |           0      0.00%     53.62% |           1      1.45%     55.07% |           2      2.90%     57.97% |           0      0.00%     57.97% |           1      1.45%     59.42% |           0      0.00%     59.42% |           1      1.45%     60.87% |           3      4.35%     65.22% |           0      0.00%     65.22% |           2      2.90%     68.12% |           3      4.35%     72.46% |          19     27.54%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           69                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     20.90%     20.90% |          14     20.90%     41.79% |           0      0.00%     41.79% |           3      4.48%     46.27% |           7     10.45%     56.72% |           3      4.48%     61.19% |           4      5.97%     67.16% |           7     10.45%     77.61% |           1      1.49%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           1      1.49%     80.60% |          13     19.40%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         328      5.57%      5.57% |         550      9.33%     14.90% |         263      4.46%     19.37% |         388      6.59%     25.95% |         602     10.22%     36.17% |         475      8.06%     44.23% |         232      3.94%     48.17% |         284      4.82%     52.99% |         215      3.65%     56.64% |         222      3.77%     60.40% |         288      4.89%     65.29% |         300      5.09%     70.38% |         618     10.49%     80.87% |         520      8.83%     89.70% |         358      6.08%     95.77% |         249      4.23%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5892                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          14     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           9     90.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          18     29.51%     29.51% |           0      0.00%     29.51% |          15     24.59%     54.10% |           1      1.64%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           2      3.28%     59.02% |           0      0.00%     59.02% |           1      1.64%     60.66% |           0      0.00%     60.66% |           0      0.00%     60.66% |           2      3.28%     63.93% |           0      0.00%     63.93% |           1      1.64%     65.57% |           2      3.28%     68.85% |          19     31.15%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           2     25.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            8                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         354      5.80%      5.80% |         569      9.32%     15.12% |         276      4.52%     19.64% |         395      6.47%     26.11% |         614     10.06%     36.16% |         483      7.91%     44.07% |         241      3.95%     48.02% |         296      4.85%     52.87% |         221      3.62%     56.49% |         225      3.68%     60.17% |         292      4.78%     64.95% |         320      5.24%     70.19% |         645     10.56%     80.76% |         534      8.75%     89.50% |         370      6.06%     95.56% |         271      4.44%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6106                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      2.94%      2.94% |           2      5.88%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           1      2.94%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |          30     88.24%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           34                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2      3.33%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |          58     96.67%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           60                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          20     28.99%     28.99% |           1      1.45%     30.43% |          15     21.74%     52.17% |           1      1.45%     53.62% |           0      0.00%     53.62% |           1      1.45%     55.07% |           2      2.90%     57.97% |           0      0.00%     57.97% |           1      1.45%     59.42% |           0      0.00%     59.42% |           1      1.45%     60.87% |           3      4.35%     65.22% |           0      0.00%     65.22% |           2      2.90%     68.12% |           3      4.35%     72.46% |          19     27.54%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           69                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.54%      6.54% |         149      7.06%     13.61% |         133      6.31%     19.91% |          98      4.65%     24.56% |         117      5.55%     30.11% |         111      5.26%     35.37% |         107      5.07%     40.45% |         113      5.36%     45.80% |         126      5.97%     51.78% |         108      5.12%     56.90% |         157      7.44%     64.34% |         146      6.92%     71.27% |         146      6.92%     78.19% |         138      6.54%     84.73% |         168      7.97%     92.70% |         154      7.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2109                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.19%      7.19% |          22      7.53%     14.73% |          15      5.14%     19.86% |          19      6.51%     26.37% |          21      7.19%     33.56% |          17      5.82%     39.38% |          12      4.11%     43.49% |          14      4.79%     48.29% |          19      6.51%     54.79% |          17      5.82%     60.62% |          19      6.51%     67.12% |          20      6.85%     73.97% |          22      7.53%     81.51% |          18      6.16%     87.67% |          20      6.85%     94.52% |          16      5.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          292                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      5.98%      5.98% |          55      5.48%     11.47% |          57      5.68%     17.15% |          51      5.08%     22.23% |          67      6.68%     28.91% |          66      6.58%     35.49% |          67      6.68%     42.17% |          68      6.78%     48.95% |          79      7.88%     56.83% |          62      6.18%     63.01% |          62      6.18%     69.19% |          66      6.58%     75.77% |          61      6.08%     81.85% |          58      5.78%     87.64% |          59      5.88%     93.52% |          65      6.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1003                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     16.09%     16.09% |           0      0.00%     16.09% |           1      1.15%     17.24% |           0      0.00%     17.24% |          13     14.94%     32.18% |           1      1.15%     33.33% |           0      0.00%     33.33% |           1      1.15%     34.48% |           0      0.00%     34.48% |          14     16.09%     50.57% |          16     18.39%     68.97% |           0      0.00%     68.97% |           1      1.15%     70.11% |          14     16.09%     86.21% |          12     13.79%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           87                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         171      4.16%      4.16% |         124      3.02%      7.18% |         380      9.25%     16.44% |         209      5.09%     21.52% |         236      5.75%     27.27% |         214      5.21%     32.48% |         224      5.45%     37.94% |         211      5.14%     43.07% |         194      4.72%     47.80% |         125      3.04%     50.84% |         409      9.96%     60.80% |         498     12.13%     72.92% |         244      5.94%     78.87% |         241      5.87%     84.73% |         216      5.26%     89.99% |         411     10.01%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4107                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     32.00%     32.00% |           0      0.00%     32.00% |          15     30.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |           1      2.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           1      2.00%     66.00% |           0      0.00%     66.00% |           0      0.00%     66.00% |           0      0.00%     66.00% |          17     34.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           50                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     33.33%     33.33% |           0      0.00%     33.33% |          15     27.78%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           1      1.85%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           1      1.85%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           54                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            3                      
system.ruby.L2Cache_Controller.Unblock   |          20     28.99%     28.99% |           1      1.45%     30.43% |          15     21.74%     52.17% |           1      1.45%     53.62% |           0      0.00%     53.62% |           1      1.45%     55.07% |           2      2.90%     57.97% |           0      0.00%     57.97% |           1      1.45%     59.42% |           0      0.00%     59.42% |           1      1.45%     60.87% |           3      4.35%     65.22% |           0      0.00%     65.22% |           2      2.90%     68.12% |           3      4.35%     72.46% |          19     27.54%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           69                      
system.ruby.L2Cache_Controller.WB_Data   |          18     29.51%     29.51% |           0      0.00%     29.51% |          15     24.59%     54.10% |           1      1.64%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           2      3.28%     59.02% |           0      0.00%     59.02% |           1      1.64%     60.66% |           0      0.00%     60.66% |           0      0.00%     60.66% |           2      3.28%     63.93% |           0      0.00%     63.93% |           1      1.64%     65.57% |           2      3.28%     68.85% |          19     31.15%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           61                      
system.ruby.L2Cache_Controller.WB_Data_clean |           2     25.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31120                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31120    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31120                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35347                      
system.ruby.LD.latency_hist_seqr::mean      10.743797                      
system.ruby.LD.latency_hist_seqr::gmean      1.660752                      
system.ruby.LD.latency_hist_seqr::stdev     41.352252                      
system.ruby.LD.latency_hist_seqr         |       35216     99.63%     99.63% |         112      0.32%     99.95% |           6      0.02%     99.96% |           2      0.01%     99.97% |           0      0.00%     99.97% |           8      0.02%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35347                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4227                      
system.ruby.LD.miss_latency_hist_seqr::mean    82.479536                      
system.ruby.LD.miss_latency_hist_seqr::gmean    69.539615                      
system.ruby.LD.miss_latency_hist_seqr::stdev    91.956665                      
system.ruby.LD.miss_latency_hist_seqr    |        4096     96.90%     96.90% |         112      2.65%     99.55% |           6      0.14%     99.69% |           2      0.05%     99.74% |           0      0.00%     99.74% |           8      0.19%     99.93% |           0      0.00%     99.93% |           3      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4227                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          260                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          260                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    58.878261                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.240140                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   224.403414                      
system.ruby.Load_Linked.latency_hist_seqr |         329     95.36%     95.36% |           6      1.74%     97.10% |           2      0.58%     97.68% |           1      0.29%     97.97% |           2      0.58%     98.55% |           2      0.58%     99.13% |           2      0.58%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   235.917647                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   118.110505                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   405.140311                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     81.18%     81.18% |           6      7.06%     88.24% |           2      2.35%     90.59% |           1      1.18%     91.76% |           2      2.35%     94.12% |           2      2.35%     96.47% |           2      2.35%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21482                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21482    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21482                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23489                      
system.ruby.ST.latency_hist_seqr::mean      14.471923                      
system.ruby.ST.latency_hist_seqr::gmean      1.500619                      
system.ruby.ST.latency_hist_seqr::stdev     66.780197                      
system.ruby.ST.latency_hist_seqr         |       23169     98.64%     98.64% |         278      1.18%     99.82% |          10      0.04%     99.86% |           3      0.01%     99.88% |           3      0.01%     99.89% |          26      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23489                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2007                      
system.ruby.ST.miss_latency_hist_seqr::mean   158.669158                      
system.ruby.ST.miss_latency_hist_seqr::gmean   115.608252                      
system.ruby.ST.miss_latency_hist_seqr::stdev   171.668398                      
system.ruby.ST.miss_latency_hist_seqr    |        1687     84.06%     84.06% |         278     13.85%     97.91% |          10      0.50%     98.41% |           3      0.15%     98.56% |           3      0.15%     98.70% |          26      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2007                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  43410                       # delay histogram for all message
system.ruby.delayHist::mean                 30.378922                       # delay histogram for all message
system.ruby.delayHist::gmean                27.605157                       # delay histogram for all message
system.ruby.delayHist::stdev                13.010255                       # delay histogram for all message
system.ruby.delayHist                    |        6460     14.88%     14.88% |       16803     38.71%     53.59% |       16924     38.99%     92.58% |        2241      5.16%     97.74% |         860      1.98%     99.72% |         122      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43410                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23574                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        29.353186                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       26.048217                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.671420                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4871     20.66%     20.66% |        8850     37.54%     58.20% |        7423     31.49%     89.69% |        1457      6.18%     95.87% |         855      3.63%     99.50% |         118      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23574                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19619                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.663642                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.648607                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.569354                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1555      7.93%      7.93% |        7840     39.96%     47.89% |        9435     48.09%     95.98% |         780      3.98%     99.95% |           5      0.03%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19619                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           217                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.658986                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.765984                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.629422                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          34     15.67%     15.67% |          68     31.34%     47.00% |          45     20.74%     67.74% |          52     23.96%     91.71% |          14      6.45%     98.16% |           4      1.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             217                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 12085.720541                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.313152                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000473                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.313497                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   726.482637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17146.386144                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.663316                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.663662                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1164.352068                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16525.806767                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.940199                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000461                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.940545                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1697.378872                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11275.372595                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000359                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.854818                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.855164                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   757.641760                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       241625                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      241625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       241625                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36535                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30891                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5644                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120319                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115834                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4485                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.109385                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   532.279797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           87                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.025558                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1262.399565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3165.121545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   250.670257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010876                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17483.906929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.022565                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62558.424627                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003898                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.727957                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1578                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1535                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         4993                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         4950                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004543                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   108.658921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   220.161333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1771.804248                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   205.520782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2170.695482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13624.991255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   108.610182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1595                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1549                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5061                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5018                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.004602                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    43.509958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    90.691979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1241.523818                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    79.888032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1584.366560                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5374.371478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    43.457070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1607                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1561                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5104                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5061                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004640                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.600686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    76.735858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1235.283082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    61.384607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1528.921271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4468.835074                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.539502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1469                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1427                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4657                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4614                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004235                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.510627                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    61.333103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   649.720855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    44.777189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1240.117629                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3566.351637                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.457740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1451                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1408                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4595                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4552                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004180                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    21.290916                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    45.417717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   525.010358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    31.134590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   796.243212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2526.794429                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    21.233880                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1435                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1390                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4539                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4496                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004130                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    14.516801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    32.094520                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   316.368172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    17.511695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   523.762469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1657.937868                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    14.455617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1312                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1264                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4580                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4535                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004073                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.774488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    19.420491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   257.745485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    10.107768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   280.605390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001062                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   782.532916                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.705008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1518                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1476                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         4803                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         4760                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004370                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   101.756562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   206.294740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2200.166349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   191.897196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2740.749517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12809.450993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   101.703675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1602                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1558                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5086                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5043                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004624                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    94.964472                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   193.160278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2267.442918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   180.657012                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3073.519763                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11931.302795                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    94.903289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1572                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1527                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         4987                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         4944                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.004535                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    86.879573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   177.803497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1408.595949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   162.023615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2805.141123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 10896.568390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    86.834981                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1525                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1479                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         4828                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         4785                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.004392                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    80.064669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   164.675257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1705.768294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   148.451533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2123.332325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10040.587384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    80.015929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1591                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1545                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5042                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         4999                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.004586                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    73.131891                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   148.769206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1870.711099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   134.884292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2346.573932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9154.917384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    73.079003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1601                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1556                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5077                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5034                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.004617                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    66.324937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   135.535535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1995.505952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   118.079494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2468.288846                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8273.494991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    66.263753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1529                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1482                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         4842                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         4799                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004405                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    58.080337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   120.683780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1206.038610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   102.300304                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2162.632349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7217.566803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    58.035746                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1591                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1544                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5052                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5009                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004593                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    50.192816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   101.326548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1286.836446                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    89.016512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1629.628032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6205.840261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    50.144076                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.800097                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   100.049293                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  8745.206921                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          623                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          451                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   756.569132                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14394.275131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000271                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5432.499436                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.517019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   102.675010                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001043                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13384.372040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          764                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          599                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001314                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   713.895698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14662.850812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8224.571410                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.246437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    54.126206                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000751                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 20096.257620                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          778                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          620                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   759.933549                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17162.711846                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16624.101425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.616997                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.177721                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000832                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 24931.227703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          904                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          755                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001353                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   747.674671                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16721.443082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19730.914462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.205276                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    25.080507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 17858.737384                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          953                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          804                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001643                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   761.698199                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 20968.342407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13989.866308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.555786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   100.576787                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001007                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 20418.486991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses          836                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          696                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          140                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001421                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   761.148927                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22591.568948                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16671.405809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.376038                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   100.537381                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 24985.310350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          662                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          490                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001044                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   699.982785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 15059.595071                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19504.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.637684                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   100.667007                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.013732                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 25875.981530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          130                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          797                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          611                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          186                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           30                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001216                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   765.837955                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14719.787681                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21744.811134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.982025                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   108.626774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000703                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 14366.588977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          754                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          595                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          159                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001100                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   757.522492                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22386.881926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11166.325139                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.802968                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   100.375607                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 17651.757867                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          555                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001103                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   743.746466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23713.815508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13904.141964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.674645                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    78.747662                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001054                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 11105.736628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          923                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          793                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   798.300267                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17220.990244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000424                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8103.085334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.419964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    65.139631                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 13529.032907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          663                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          117                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001322                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   782.516928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16887.915482                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11050.093953                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.077058                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   100.264646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16820.582563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          536                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          423                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000819                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   742.815919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20149.993222                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13918.423713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.008244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    64.840971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20146.093007                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          575                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000904                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   723.053216                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19815.520221                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16321.098646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.317912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    56.871871                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14605.354335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          497                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          368                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          129                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000745                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   713.084063                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19652.537358                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10859.054031                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.638323                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000438                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18866.984426                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          304                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000648                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   658.781565                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19834.693897                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13693.794238                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         253076                      
system.ruby.latency_hist_seqr::mean          5.998214                      
system.ruby.latency_hist_seqr::gmean         1.222867                      
system.ruby.latency_hist_seqr::stdev        36.866129                      
system.ruby.latency_hist_seqr            |      252320     99.70%     99.70% |         625      0.25%     99.95% |          31      0.01%     99.96% |           9      0.00%     99.96% |          14      0.01%     99.97% |          71      0.03%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           253076                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11451                      
system.ruby.miss_latency_hist_seqr::mean   111.464414                      
system.ruby.miss_latency_hist_seqr::gmean    85.338903                      
system.ruby.miss_latency_hist_seqr::stdev   135.604740                      
system.ruby.miss_latency_hist_seqr       |       10695     93.40%     93.40% |         625      5.46%     98.86% |          31      0.27%     99.13% |           9      0.08%     99.21% |          14      0.12%     99.33% |          71      0.62%     99.95% |           2      0.02%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11451                      
system.ruby.network.average_flit_latency    30.282283                      
system.ruby.network.average_flit_network_latency    28.525289                      
system.ruby.network.average_flit_queueing_latency     1.756994                      
system.ruby.network.average_flit_vnet_latency |   32.271820                       |   27.448400                       |   23.579739                      
system.ruby.network.average_flit_vqueue_latency |    2.195088                       |    1.646037                       |    1.006981                      
system.ruby.network.average_hops             2.921655                      
system.ruby.network.average_packet_latency    30.780911                      
system.ruby.network.average_packet_network_latency    29.012891                      
system.ruby.network.average_packet_queueing_latency     1.768020                      
system.ruby.network.average_packet_vnet_latency |   29.163051                       |   30.647856                       |   23.579739                      
system.ruby.network.average_packet_vqueue_latency |    2.298499                       |    1.492258                       |    1.006981                      
system.ruby.network.avg_link_utilization     0.374845                      
system.ruby.network.avg_vc_load          |    0.071918     19.19%     19.19% |    0.013727      3.66%     22.85% |    0.002613      0.70%     23.55% |    0.002598      0.69%     24.24% |    0.002581      0.69%     24.93% |    0.002589      0.69%     25.62% |    0.002578      0.69%     26.31% |    0.002485      0.66%     26.97% |    0.189984     50.68%     77.65% |    0.024093      6.43%     84.08% |    0.006568      1.75%     85.83% |    0.006438      1.72%     87.55% |    0.006483      1.73%     89.28% |    0.006212      1.66%     90.94% |    0.006535      1.74%     92.68% |    0.006236      1.66%     94.34% |    0.017286      4.61%     98.95% |    0.000586      0.16%     99.11% |    0.000563      0.15%     99.26% |    0.000561      0.15%     99.41% |    0.000557      0.15%     99.56% |    0.000556      0.15%     99.71% |    0.000552      0.15%     99.85% |    0.000545      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.374845                      
system.ruby.network.ext_in_link_utilization       110166                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       110166                      
system.ruby.network.flit_network_latency |      960603                       |     2029919                       |      151995                      
system.ruby.network.flit_queueing_latency |       65339                       |      121731                       |        6491                      
system.ruby.network.flits_injected       |       29766     27.02%     27.02% |       73954     67.13%     94.15% |        6446      5.85%    100.00%
system.ruby.network.flits_injected::total       110166                      
system.ruby.network.flits_received       |       29766     27.02%     27.02% |       73954     67.13%     94.15% |        6446      5.85%    100.00%
system.ruby.network.flits_received::total       110166                      
system.ruby.network.int_link_utilization       321867                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      567338                       |      601740                       |      151995                      
system.ruby.network.packet_queueing_latency |       44715                       |       29299                       |        6491                      
system.ruby.network.packets_injected     |       19454     42.72%     42.72% |       19634     43.12%     85.84% |        6446     14.16%    100.00%
system.ruby.network.packets_injected::total        45534                      
system.ruby.network.packets_received     |       19454     42.72%     42.72% |       19634     43.12%     85.84% |        6446     14.16%    100.00%
system.ruby.network.packets_received::total        45534                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        92982                      
system.ruby.network.routers00.buffer_writes        92982                      
system.ruby.network.routers00.crossbar_activity        92982                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        93010                      
system.ruby.network.routers00.sw_output_arbiter_activity        92982                      
system.ruby.network.routers01.buffer_reads        39348                      
system.ruby.network.routers01.buffer_writes        39348                      
system.ruby.network.routers01.crossbar_activity        39348                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        39367                      
system.ruby.network.routers01.sw_output_arbiter_activity        39348                      
system.ruby.network.routers02.buffer_reads        26626                      
system.ruby.network.routers02.buffer_writes        26626                      
system.ruby.network.routers02.crossbar_activity        26626                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26641                      
system.ruby.network.routers02.sw_output_arbiter_activity        26626                      
system.ruby.network.routers03.buffer_reads        15961                      
system.ruby.network.routers03.buffer_writes        15961                      
system.ruby.network.routers03.crossbar_activity        15961                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15962                      
system.ruby.network.routers03.sw_output_arbiter_activity        15961                      
system.ruby.network.routers04.buffer_reads        54085                      
system.ruby.network.routers04.buffer_writes        54085                      
system.ruby.network.routers04.crossbar_activity        54085                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        54100                      
system.ruby.network.routers04.sw_output_arbiter_activity        54085                      
system.ruby.network.routers05.buffer_reads        20067                      
system.ruby.network.routers05.buffer_writes        20067                      
system.ruby.network.routers05.crossbar_activity        20067                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20072                      
system.ruby.network.routers05.sw_output_arbiter_activity        20067                      
system.ruby.network.routers06.buffer_reads        14897                      
system.ruby.network.routers06.buffer_writes        14897                      
system.ruby.network.routers06.crossbar_activity        14897                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14901                      
system.ruby.network.routers06.sw_output_arbiter_activity        14897                      
system.ruby.network.routers07.buffer_reads        12152                      
system.ruby.network.routers07.buffer_writes        12152                      
system.ruby.network.routers07.crossbar_activity        12152                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        12161                      
system.ruby.network.routers07.sw_output_arbiter_activity        12152                      
system.ruby.network.routers08.buffer_reads        36696                      
system.ruby.network.routers08.buffer_writes        36696                      
system.ruby.network.routers08.crossbar_activity        36696                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        36711                      
system.ruby.network.routers08.sw_output_arbiter_activity        36696                      
system.ruby.network.routers09.buffer_reads        18063                      
system.ruby.network.routers09.buffer_writes        18063                      
system.ruby.network.routers09.crossbar_activity        18063                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        18070                      
system.ruby.network.routers09.sw_output_arbiter_activity        18063                      
system.ruby.network.routers10.buffer_reads        17215                      
system.ruby.network.routers10.buffer_writes        17215                      
system.ruby.network.routers10.crossbar_activity        17215                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        17225                      
system.ruby.network.routers10.sw_output_arbiter_activity        17215                      
system.ruby.network.routers11.buffer_reads        13126                      
system.ruby.network.routers11.buffer_writes        13126                      
system.ruby.network.routers11.crossbar_activity        13126                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        13133                      
system.ruby.network.routers11.sw_output_arbiter_activity        13126                      
system.ruby.network.routers12.buffer_reads        24498                      
system.ruby.network.routers12.buffer_writes        24498                      
system.ruby.network.routers12.crossbar_activity        24498                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24506                      
system.ruby.network.routers12.sw_output_arbiter_activity        24498                      
system.ruby.network.routers13.buffer_reads        19375                      
system.ruby.network.routers13.buffer_writes        19375                      
system.ruby.network.routers13.crossbar_activity        19375                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        19387                      
system.ruby.network.routers13.sw_output_arbiter_activity        19375                      
system.ruby.network.routers14.buffer_reads        15429                      
system.ruby.network.routers14.buffer_writes        15429                      
system.ruby.network.routers14.crossbar_activity        15429                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        15435                      
system.ruby.network.routers14.sw_output_arbiter_activity        15429                      
system.ruby.network.routers15.buffer_reads        11513                      
system.ruby.network.routers15.buffer_writes        11513                      
system.ruby.network.routers15.crossbar_activity        11513                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        11520                      
system.ruby.network.routers15.sw_output_arbiter_activity        11513                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       253080                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      253080    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       253080                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    723231000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
