Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:10:25 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.20e-02    0.402 1.49e+07    0.428 100.0
  U0_CLK_GATE (CLK_GATE)               3.02e-03 9.35e-03 3.71e+04 1.24e-02   2.9
  U0_ALU (ALU_IN_WIDTH8_OUT_WIDTH16)      0.000 2.48e-02 5.60e+06 3.04e-02   7.1
    div_42 (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                          0.000    0.000 2.55e+06 2.55e-03   0.6
    mult_38 (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.64e+06 1.64e-03   0.4
    add_30 (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.17e+05 2.17e-04   0.1
    sub_34 (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.40e+05 2.40e-04   0.1
  U0_RF (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                       3.72e-03    0.211 3.23e+06    0.218  50.8
  U0_SYS_CNTRL (SYS_CNTRL)                0.000 1.22e-02 4.88e+05 1.27e-02   3.0
  U0_UART (UART_DATA_WIDTH8)           1.20e-03 2.84e-03 2.02e+06 6.07e-03   1.4
    U0_UART_RX (UART_RX)               9.56e-04 2.65e-03 1.39e+06 5.00e-03   1.2
      U0_STRT_CHK (UART_RX_STRT_CHK)      0.000 5.74e-05 1.66e+04 7.40e-05   0.0
      U0_STP_CHK (UART_RX_STP_CHK)        0.000 1.01e-04 2.79e+04 1.29e-04   0.0
      U0_PAR_CHK (UART_RX_PAR_CHK)        0.000 1.58e-04 1.47e+05 3.05e-04   0.1
      U0_DESERIALIZER (UART_RX_DESERIALIZER)
                                       1.41e-06 4.61e-04 2.29e+05 6.91e-04   0.2
      U0_DATA_SAMPLING (UART_RX_DATA_SAMPLING)
                                       1.17e-04 3.19e-04 3.72e+05 8.08e-04   0.2
      U0_EDG_BIT_COUNTER (UART_RX_EDG_BIT_COUNTER)
                                       2.93e-04 9.09e-04 3.18e+05 1.52e-03   0.4
      U0_FSM (UART_RX_FSM)             3.07e-04 6.29e-04 2.76e+05 1.21e-03   0.3
    U0_UART_TX (UART_TX)               2.31e-04 1.71e-04 6.26e+05 1.03e-03   0.2
      U0_PARITY_CALC (UART_TX_PARITY_CALC)
                                          0.000 5.24e-05 2.56e+05 3.08e-04   0.1
      U0_MUX (UART_TX_MUX)             5.34e-06 1.01e-05 3.76e+04 5.30e-05   0.0
      U0_SERIALIZER (UART_TX_SERIALIZER)
                                          0.000 6.98e-05 2.37e+05 3.07e-04   0.1
      U0_FSM (UART_TX_FSM)                0.000 2.33e-05 9.05e+04 1.14e-04   0.0
  U1_CLKDIV (CLKDIV_RATIO_WIDTH8_1)    1.98e-04 5.89e-04 5.35e+05 1.32e-03   0.3
    add_47 (CLKDIV_RATIO_WIDTH8_1_DW01_inc_0)
                                          0.000    0.000 9.76e+04 9.76e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 4.49e+04 4.49e-05   0.0
  U0_CLKDIV (CLKDIV_RATIO_WIDTH8_0)    1.74e-05 5.97e-04 5.18e+05 1.13e-03   0.3
    add_47 (CLKDIV_RATIO_WIDTH8_0_DW01_inc_0)
                                       8.78e-07 3.10e-06 9.76e+04 1.02e-04   0.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.15e-04 2.25e+04 1.37e-04   0.0
  U0_ASYNC_FIFO (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                       2.30e-03    0.118 2.16e+06    0.122  28.6
    Sync_w2r (SYNC_ADDRSIZE3_1)           0.000 4.59e-04 7.19e+04 5.31e-04   0.1
    Sync_r2w (SYNC_ADDRSIZE3_0)           0.000 1.17e-02 8.27e+04 1.17e-02   2.7
    U2_FIFO_RD (FIFO_RD_ADDRSIZE3)        0.000 4.59e-04 2.31e+05 6.91e-04   0.2
    U1_FIFO_WR (FIFO_WR_ADDRSIZE3)        0.000 1.17e-02 2.35e+05 1.19e-02   2.8
    U0_FIFO_MEM (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                       1.82e-03 9.37e-02 1.53e+06 9.70e-02  22.6
  U0_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 1.75e-02 1.72e+05 1.77e-02   4.1
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 2.59e-05 4.51e-03 2.53e+04 4.56e-03   1.1
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 8.06e-06 2.66e-04 2.35e+04 2.97e-04   0.1
1
