Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 10 11:39:46 2022
| Host         : n7-b204-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           19 |
| No           | No                    | Yes                    |              48 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             134 |           40 |
| Yes          | No                    | Yes                    |             343 |          114 |
| Yes          | Yes                   | No                     |             144 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                            |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_protocol/U_protocole_init/oneW_out0                               |                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_data_display/U_segment7/U_AN_counter/dp_int                       | rst_IBUF                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/oneW_out0                                      |                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_data_display/U_puissance_10/c_dix0                                | U_data_display/U_puissance_10/c_dix[3]_i_1_n_0           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_data_display/U_puissance_10/c_un0                                 | U_data_display/U_puissance_10/c_un[3]_i_1_n_0            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/word_write0                            |                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/U_compteur_800m/E[0]                   | rst_IBUF                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/U_compteur_45u/s_msg_read0                     | U_protocol/U_read_8b/s_msg_read[6]_i_1_n_0               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/temph0                                 |                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/templ0                                 |                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_data_display/U_puissance_10/centaine0                             |                                                          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/msg_read0                                      |                                                          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/U_compteur_15u/E[0]                            | rst_IBUF                                                 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | U_data_display/U_temp_buffer/E[0]                                   | rst_IBUF                                                 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/temp0                                  |                                                          |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/E[0]                                   |                                                          |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | U_data_display/U_compteur_15u/E[0]                                  | rst_IBUF                                                 |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | U_protocol/U_write_8b/bit_selec_buffer0                             | U_protocol/U_write_8b/bit_selec_buffer[31]_i_1_n_0       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_timer/timer_out_reg_0[0]                                          |                                                          |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_data_display/U_puissance_10/s_temperature0                        |                                                          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_timer/timer_out_reg_1[0]                                          | rst_IBUF                                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U_compteur_1s/compteur[31]_i_1_n_0                                  | rst_IBUF                                                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/U_compteur_45u/compteur[31]_i_1__3_n_0         | rst_IBUF                                                 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | U_timer/timer_out_reg_2[0]                                          | rst_IBUF                                                 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/U_compteur_15u/compteur                        | rst_IBUF                                                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U_protocol/U_protocole_init/U_compteur_60u/compteur[31]_i_1__0_n_0  | rst_IBUF                                                 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | U_protocol/U_read_8b/nbr_bit_lu0                                    | U_protocol/U_read_8b/nbr_bit_lu[31]_i_1_n_0              |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_protocol/U_protocole_init/U_compteur_480u/compteur[31]_i_1__1_n_0 | rst_IBUF                                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/nbr_byte_lu0                           | U_protocol/U_master_protocol/nbr_byte_lu[31]_i_1_n_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U_protocol/U_write_8b/U_compteur_61u/compteur[31]_i_1__4_n_0        | rst_IBUF                                                 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U_protocol/U_write_8b/bit_selec_0                                   | rst_IBUF                                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_protocol/U_master_protocol/start_read0                            | U_protocol/U_master_protocol/nbr_byte_lu_buf[31]_i_1_n_0 |                8 |             33 |         4.12 |
|  clk_IBUF_BUFG |                                                                     |                                                          |               19 |             38 |         2.00 |
|  clk_IBUF_BUFG |                                                                     | rst_IBUF                                                 |               19 |             48 |         2.53 |
+----------------+---------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


