// Seed: 1074195601
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  wire id_8;
  assign id_3 = 1;
  always @(posedge id_5) begin
    id_4 = id_5;
  end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    output supply0 id_7,
    output wire id_8,
    inout supply0 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri id_16,
    input supply1 id_17
);
  supply1 id_19 = id_5;
  wire id_20;
  module_0(
      id_5, id_7, id_11, id_9, id_6, id_2, id_6
  );
endmodule
