Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: camera_to_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "camera_to_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "camera_to_display"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : camera_to_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/DCM2.vhd" in Library work.
Architecture behavioral of Entity dcm2 is up to date.
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/ipcore_dir/VRAM160x120x8.vhd" in Library work.
Architecture vram160x120x8_a of Entity vram160x120x8 is up to date.
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/ipcore_dir/VRAM2.vhd" in Library work.
Architecture vram2_a of Entity vram2 is up to date.
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/EXTEND_BOARD_WITH_7SEG.vhd" in Library work.
Architecture behavioral of Entity extend_board_with_7seg is up to date.
Compiling vhdl file "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" in Library work.
Entity <camera_to_display> compiled.
Entity <camera_to_display> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <camera_to_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXTEND_BOARD_WITH_7SEG> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <camera_to_display> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 277: Width mismatch. <cam1_write_addr> has a width of 15 bits but assigned expression is 16-bit wide.
WARNING:Xst:2211 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 287: Instantiating black box module <VRAM160x120x8>.
WARNING:Xst:2211 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 302: Instantiating black box module <VRAM2>.
WARNING:Xst:1610 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 388: Width mismatch. <disp_read_addr> has a width of 15 bits but assigned expression is 16-bit wide.
Entity <camera_to_display> analyzed. Unit <camera_to_display> generated.

Analyzing Entity <DCM1> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM1>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM1>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM1>.
Entity <DCM1> analyzed. Unit <DCM1> generated.

Analyzing Entity <DCM2> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM2>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM2>.
Entity <DCM2> analyzed. Unit <DCM2> generated.

Analyzing Entity <EXTEND_BOARD_WITH_7SEG> in library <work> (Architecture <behavioral>).
Entity <EXTEND_BOARD_WITH_7SEG> analyzed. Unit <EXTEND_BOARD_WITH_7SEG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <IO_C1SDA> in unit <camera_to_display> is removed.

Synthesizing Unit <EXTEND_BOARD_WITH_7SEG>.
    Related source file is "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/EXTEND_BOARD_WITH_7SEG.vhd".
    Found 16x8-bit ROM for signal <led_high>.
    Found 4x3-bit ROM for signal <O_LED_RYB>.
    Found 16x8-bit ROM for signal <led_low>.
    Found 8-bit updown counter for signal <b_count>.
    Found 1-bit register for signal <b_dechat>.
    Found 1-bit register for signal <b_dechat_old>.
    Found 4-bit up counter for signal <dechat_count>.
    Found 8-bit updown counter for signal <r_count>.
    Found 1-bit register for signal <r_dechat>.
    Found 14-bit up counter for signal <repeat_timer>.
    Found 1-bit register for signal <sampling_clk>.
    Found 10-bit up counter for signal <sampling_timer>.
    Found 8-bit 4-to-1 multiplexer for signal <selected_count>.
    Found 2-bit up counter for signal <selected_reg>.
    Found 8-bit updown counter for signal <y_count>.
    Found 1-bit register for signal <y_dechat>.
    Summary:
	inferred   3 ROM(s).
	inferred   7 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <EXTEND_BOARD_WITH_7SEG> synthesized.


Synthesizing Unit <DCM1>.
    Related source file is "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/DCM1.vhd".
Unit <DCM1> synthesized.


Synthesizing Unit <DCM2>.
    Related source file is "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/DCM2.vhd".
Unit <DCM2> synthesized.


Synthesizing Unit <camera_to_display>.
    Related source file is "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd".
WARNING:Xst:647 - Input <I_C1D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <IO_C1SDA> is never assigned.
WARNING:Xst:646 - Signal <ui_y_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ui_switch_ryb_dechat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ui_b_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst_from_dcm2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <disp_enable_8d<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_raw2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_raw1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_fx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 277: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/workspace/fpga/3rd_day/camera_practice_0_grayscale/camera_to_display.vhd" line 388: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <cam1_href_old>.
    Found 10-bit up counter for signal <cam1_line_count>.
    Found 10-bit up counter for signal <cam1_pixel_count>.
    Found 15-bit adder for signal <cam1_write_addr>.
    Found 8x8-bit multiplier for signal <cam1_write_addr$mult0000> created at line 277.
    Found 8-bit register for signal <cam1_y>.
    Found 1-bit register for signal <cam1_y_valid>.
    Found 1-bit register for signal <disp_enable>.
    Found 11-bit comparator less for signal <disp_enable$cmp_lt0000> created at line 377.
    Found 11-bit comparator less for signal <disp_enable$cmp_lt0001> created at line 377.
    Found 8-bit register for signal <disp_enable_8d>.
    Found 1-bit register for signal <disp_hsync>.
    Found 11-bit comparator greatequal for signal <disp_hsync$cmp_le0000> created at line 369.
    Found 11-bit comparator less for signal <disp_hsync$cmp_lt0000> created at line 369.
    Found 10-bit up counter for signal <disp_line_count>.
    Found 11-bit comparator greatequal for signal <disp_line_count$cmp_ge0000> created at line 341.
    Found 11-bit comparator greatequal for signal <disp_line_count$cmp_ge0001> created at line 344.
    Found 10-bit up counter for signal <disp_pixel_count>.
    Found 15-bit adder for signal <disp_read_addr>.
    Found 8x8-bit multiplier for signal <disp_read_addr$mult0000> created at line 388.
    Found 1-bit register for signal <disp_vsync>.
    Found 11-bit comparator greatequal for signal <disp_vsync$cmp_le0000> created at line 361.
    Found 11-bit comparator less for signal <disp_vsync$cmp_lt0000> created at line 361.
    Found 15-bit register for signal <disp_write_addr>.
    Found 1-bit register for signal <disp_write_enable<0>>.
    Found 8-bit register for signal <disp_y_peak>.
    Found 8-bit subtractor for signal <disp_y_peak$addsub0000> created at line 413.
    Found 8-bit comparator greatequal for signal <disp_y_peak$cmp_ge0000> created at line 412.
    Found 8-bit comparator greater for signal <disp_y_peak$cmp_gt0000> created at line 409.
    Summary:
	inferred   4 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  10 Comparator(s).
Unit <camera_to_display> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Counters                                             : 11
 10-bit up counter                                     : 5
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit updown counter                                  : 3
# Registers                                            : 15
 1-bit register                                        : 11
 15-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 10
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 4
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/VRAM160x120x8.ngc>.
Reading core <ipcore_dir/VRAM2.ngc>.
Loading core <VRAM160x120x8> for timing and area information for instance <VRAM1>.
Loading core <VRAM2> for timing and area information for instance <VRAM_S>.
WARNING:Xst:2677 - Node <disp_enable_8d_2> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_3> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_4> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_5> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_6> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_7> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_2> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_3> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_4> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_5> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_6> of sequential type is unconnected in block <camera_to_display>.
WARNING:Xst:2677 - Node <disp_enable_8d_7> of sequential type is unconnected in block <camera_to_display>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Counters                                             : 11
 10-bit up counter                                     : 5
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit updown counter                                  : 3
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 10
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 4
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <camera_to_display> ...

Optimizing unit <EXTEND_BOARD_WITH_7SEG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block camera_to_display, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 138
 Flip-Flops                                            : 138

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : camera_to_display.ngr
Top Level Output File Name         : camera_to_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 537
#      GND                         : 3
#      INV                         : 18
#      LUT1                        : 70
#      LUT2                        : 75
#      LUT2_L                      : 1
#      LUT3                        : 14
#      LUT4                        : 77
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 130
#      MUXF5                       : 17
#      VCC                         : 3
#      XORCY                       : 126
# FlipFlops/Latches                : 144
#      FD                          : 27
#      FDE                         : 39
#      FDR                         : 38
#      FDRE                        : 26
#      FDRS                        : 4
#      FDSE                        : 10
# RAMS                             : 20
#      RAMB16_S1_S1                : 16
#      RAMB16_S4_S4                : 4
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 68
#      IBUF                        : 13
#      IBUFG                       : 2
#      OBUF                        : 53
# DCMs                             : 2
#      DCM_SP                      : 2
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      140  out of   8672     1%  
 Number of Slice Flip Flops:            144  out of  17344     0%  
 Number of 4 input LUTs:                258  out of  17344     1%  
 Number of IOs:                          71
 Number of bonded IOBs:                  68  out of    250    27%  
 Number of BRAMs:                        20  out of     28    71%  
 Number of MULT18X18SIOs:                 2  out of     28     7%  
 Number of GCLKs:                         5  out of     24    20%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+--------------------------+-------+
Clock Signal                             | Clock buffer(FF name)    | Load  |
-----------------------------------------+--------------------------+-------+
I_CLK25                                  | MAIN_DCM/DCM_SP_INST:CLK0| 86    |
I_C1PCLK                                 | CAM1_DCM/DCM_SP_INST:CLK0| 40    |
Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1| BUFG                     | 48    |
-----------------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.735ns (Maximum Frequency: 85.215MHz)
   Minimum input arrival time before clock: 4.353ns
   Maximum output required time after clock: 8.643ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I_CLK25'
  Clock period: 11.735ns (frequency: 85.215MHz)
  Total number of paths / destination ports: 25297 / 561
-------------------------------------------------------------------------
Delay:               11.735ns (Levels of Logic = 8)
  Source:            disp_line_count_9 (FF)
  Destination:       VRAM_S/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram (RAM)
  Source Clock:      I_CLK25 rising
  Destination Clock: I_CLK25 rising

  Data Path: disp_line_count_9 to VRAM_S/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.633  disp_line_count_9 (disp_line_count_9)
     MULT18X18SIO:A7->P10    1   4.602   0.595  Mmult_disp_read_addr_mult0000 (disp_read_addr_mult0000<10>)
     LUT1:I0->O            1   0.704   0.000  Madd_disp_read_addr_cy<10>_rt (Madd_disp_read_addr_cy<10>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_disp_read_addr_cy<10> (Madd_disp_read_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_disp_read_addr_cy<11> (Madd_disp_read_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_disp_read_addr_cy<12> (Madd_disp_read_addr_cy<12>)
     XORCY:CI->O          21   0.804   1.303  Madd_disp_read_addr_xor<13> (disp_read_addr<13>)
     begin scope: 'VRAM_S'
     LUT3:I0->O            2   0.704   0.447  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[2]_PWR_16_o_equal_5_o<2>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>)
     RAMB16_S4_S4:ENB          0.770          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                     11.735ns (8.757ns logic, 2.978ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I_C1PCLK'
  Clock period: 11.145ns (frequency: 89.726MHz)
  Total number of paths / destination ports: 10435 / 221
-------------------------------------------------------------------------
Delay:               11.145ns (Levels of Logic = 8)
  Source:            cam1_line_count_2 (FF)
  Destination:       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram (RAM)
  Source Clock:      I_C1PCLK rising
  Destination Clock: I_C1PCLK rising

  Data Path: cam1_line_count_2 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.447  cam1_line_count_2 (cam1_line_count_2)
     MULT18X18SIO:A0->P10    1   4.602   0.595  Mmult_cam1_write_addr_mult0000 (cam1_write_addr_mult0000<10>)
     LUT1:I0->O            1   0.704   0.000  Madd_cam1_write_addr_cy<10>_rt (Madd_cam1_write_addr_cy<10>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_cam1_write_addr_cy<10> (Madd_cam1_write_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cam1_write_addr_cy<11> (Madd_cam1_write_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cam1_write_addr_cy<12> (Madd_cam1_write_addr_cy<12>)
     XORCY:CI->O           9   0.804   0.899  Madd_cam1_write_addr_xor<13> (cam1_write_addr<13>)
     begin scope: 'VRAM1'
     LUT3:I1->O            2   0.704   0.447  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_4_cmp_eq00001 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_4_cmp_eq0000)
     RAMB16_S4_S4:ENA          0.770          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                     11.145ns (8.757ns logic, 2.388ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1'
  Clock period: 7.141ns (frequency: 140.036MHz)
  Total number of paths / destination ports: 1467 / 94
-------------------------------------------------------------------------
Delay:               7.141ns (Levels of Logic = 4)
  Source:            Inst_EXTEND_BOARD_WITH_7SEG/repeat_timer_13 (FF)
  Destination:       Inst_EXTEND_BOARD_WITH_7SEG/y_count_7 (FF)
  Source Clock:      Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1 rising
  Destination Clock: Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1 rising

  Data Path: Inst_EXTEND_BOARD_WITH_7SEG/repeat_timer_13 to Inst_EXTEND_BOARD_WITH_7SEG/y_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             3   0.591   0.706  Inst_EXTEND_BOARD_WITH_7SEG/repeat_timer_13 (Inst_EXTEND_BOARD_WITH_7SEG/repeat_timer_13)
     LUT4:I0->O            1   0.704   0.499  Inst_EXTEND_BOARD_WITH_7SEG/b_count_not0001126 (Inst_EXTEND_BOARD_WITH_7SEG/b_count_not0001126)
     LUT4:I1->O            1   0.704   0.595  Inst_EXTEND_BOARD_WITH_7SEG/b_count_not0001165 (Inst_EXTEND_BOARD_WITH_7SEG/b_count_not0001165)
     LUT4_D:I0->O          2   0.704   0.622  Inst_EXTEND_BOARD_WITH_7SEG/b_count_not0001195 (Inst_EXTEND_BOARD_WITH_7SEG/N26)
     LUT3:I0->O            8   0.704   0.757  Inst_EXTEND_BOARD_WITH_7SEG/y_count_not00011 (Inst_EXTEND_BOARD_WITH_7SEG/y_count_not0001)
     FDE:CE                    0.555          Inst_EXTEND_BOARD_WITH_7SEG/y_count_0
    ----------------------------------------
    Total                      7.141ns (3.962ns logic, 3.179ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_C1PCLK'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.353ns (Levels of Logic = 2)
  Source:            I_C1HREF (PAD)
  Destination:       cam1_y_valid (FF)
  Destination Clock: I_C1PCLK rising

  Data Path: I_C1HREF to cam1_y_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  I_C1HREF_IBUF (I_C1HREF_IBUF)
     INV:I->O             11   0.704   0.933  I_C1HREF_inv1_INV_0 (I_C1HREF_inv)
     FDR:R                     0.911          cam1_y_valid
    ----------------------------------------
    Total                      4.353ns (2.833ns logic, 1.520ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1'
  Total number of paths / destination ports: 15 / 7
-------------------------------------------------------------------------
Offset:              4.042ns (Levels of Logic = 2)
  Source:            I_EXTEND_SWITCH_RYB<2> (PAD)
  Destination:       Inst_EXTEND_BOARD_WITH_7SEG/dechat_count_3 (FF)
  Destination Clock: Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1 rising

  Data Path: I_EXTEND_SWITCH_RYB<2> to Inst_EXTEND_BOARD_WITH_7SEG/dechat_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  I_EXTEND_SWITCH_RYB_2_IBUF (I_EXTEND_SWITCH_RYB_2_IBUF)
     LUT3:I0->O            4   0.704   0.587  Inst_EXTEND_BOARD_WITH_7SEG/dechat_count_and00001 (Inst_EXTEND_BOARD_WITH_7SEG/dechat_count_and0000)
     FDR:R                     0.911          Inst_EXTEND_BOARD_WITH_7SEG/dechat_count_0
    ----------------------------------------
    Total                      4.042ns (2.833ns logic, 1.209ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_CLK25'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.842ns (Levels of Logic = 2)
  Source:            Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (FF)
  Destination:       O_EXTEND_7SEG_LED<7> (PAD)
  Source Clock:      I_CLK25 rising

  Data Path: Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk to O_EXTEND_7SEG_LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.820  Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1)
     MUXF5:S->O            1   0.739   0.420  Inst_EXTEND_BOARD_WITH_7SEG/O_7SEG_LED<3>57 (O_EXTEND_7SEG_LED_3_OBUF)
     OBUF:I->O                 3.272          O_EXTEND_7SEG_LED_3_OBUF (O_EXTEND_7SEG_LED<3>)
    ----------------------------------------
    Total                      5.842ns (4.602ns logic, 1.240ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1'
  Total number of paths / destination ports: 510 / 10
-------------------------------------------------------------------------
Offset:              8.643ns (Levels of Logic = 5)
  Source:            Inst_EXTEND_BOARD_WITH_7SEG/selected_reg_1 (FF)
  Destination:       O_EXTEND_7SEG_LED<7> (PAD)
  Source Clock:      Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1 rising

  Data Path: Inst_EXTEND_BOARD_WITH_7SEG/selected_reg_1 to O_EXTEND_7SEG_LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.591   1.427  Inst_EXTEND_BOARD_WITH_7SEG/selected_reg_1 (Inst_EXTEND_BOARD_WITH_7SEG/selected_reg_1)
     LUT4:I0->O            1   0.704   0.000  Inst_EXTEND_BOARD_WITH_7SEG/Mmux_selected_count81 (Inst_EXTEND_BOARD_WITH_7SEG/Mmux_selected_count8)
     MUXF5:I1->O           7   0.321   0.883  Inst_EXTEND_BOARD_WITH_7SEG/Mmux_selected_count8_f5 (Inst_EXTEND_BOARD_WITH_7SEG/selected_count<3>)
     LUT4:I0->O            1   0.704   0.000  Inst_EXTEND_BOARD_WITH_7SEG/O_7SEG_LED<3>57_F (N39)
     MUXF5:I0->O           1   0.321   0.420  Inst_EXTEND_BOARD_WITH_7SEG/O_7SEG_LED<3>57 (O_EXTEND_7SEG_LED_3_OBUF)
     OBUF:I->O                 3.272          O_EXTEND_7SEG_LED_3_OBUF (O_EXTEND_7SEG_LED<3>)
    ----------------------------------------
    Total                      8.643ns (5.913ns logic, 2.730ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.23 secs
 
--> 

Total memory usage is 316752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    1 (   0 filtered)

