
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.005089    0.018662    0.003550    1.003550 v rst (in)
                                                         rst (net)
                      0.018662    0.000000    1.003550 v input1/A (sg13g2_buf_1)
     2    0.014402    0.052807    0.085671    1.089221 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.052807    0.000116    1.089337 v fanout79/A (sg13g2_buf_8)
     8    0.032228    0.027898    0.090337    1.179674 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.027904    0.000375    1.180049 v _291_/A (sg13g2_inv_1)
     1    0.009739    0.047403    0.048980    1.229029 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.047404    0.000129    1.229157 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.229157   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.012471    0.028695    0.010255    5.010255 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    5.010255 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    5.078545 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000062    5.078606 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017805    0.022334    0.064894    5.143500 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022334    0.000037    5.143537 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.893537   clock uncertainty
                                  0.000000    4.893537   clock reconvergence pessimism
                                 -0.128082    4.765455   library recovery time
                                              4.765455   data required time
---------------------------------------------------------------------------------------------
                                              4.765455   data required time
                                             -1.229157   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536298   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012471    0.028695    0.010256    0.010256 ^ clk (in)
                                                         clk (net)
                      0.028695    0.000000    0.010256 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020229    0.023653    0.068289    0.078544 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023653    0.000039    0.078583 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018788    0.022773    0.065278    0.143861 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022773    0.000017    0.143879 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045959    0.183892    0.327771 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045959    0.000022    0.327793 v fanout76/A (sg13g2_buf_8)
     8    0.042356    0.031005    0.090598    0.418391 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031009    0.000335    0.418726 v fanout75/A (sg13g2_buf_8)
     8    0.034468    0.027938    0.080745    0.499470 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027938    0.000094    0.499564 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016740    0.198510    0.180754    0.680318 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.198510    0.000004    0.680322 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007906    0.085605    0.132831    0.813153 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085605    0.000023    0.813176 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004189    0.082629    0.114131    0.927307 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082629    0.000015    0.927322 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004827    0.057296    0.081403    1.008725 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057296    0.000025    1.008750 v _273_/A (sg13g2_nor2_1)
     1    0.004449    0.060382    0.074417    1.083167 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.060382    0.000017    1.083184 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.007011    0.070715    0.079746    1.162931 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.070715    0.000079    1.163010 v output15/A (sg13g2_buf_1)
     1    0.012210    0.047259    0.102609    1.265620 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.047259    0.000200    1.265819 v sine_out[1] (out)
                                              1.265819   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.265819   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484181   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
