|test_tone_generator
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
MAX10_CLK2_50 => ~NO_FANOUT~
MAX10_CLK3_50 => ~NO_FANOUT~
FPGA_RESET_n => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
KEY[4] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] << HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DATA <> tones_generator_sys:dac16.dac_tones_generator_0_spi_data_data
DAC_SCLK << tones_generator_sys:dac16.dac_tones_generator_0_spi_data_spi_clk
DAC_SYNC_n << tones_generator_sys:dac16.dac_tones_generator_0_spi_data_spi_sync
FLASH_DATA[0] <> <UNC>
FLASH_DATA[1] <> <UNC>
FLASH_DATA[2] <> <UNC>
FLASH_DATA[3] <> <UNC>
FLASH_DCLK << <GND>
FLASH_NCSO << <GND>
FLASH_RESET_n << <GND>
PM_I2C_SCL << <GND>
PM_I2C_SDA <> <UNC>
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
UART_RESET_n << <GND>
UART_RX => ~NO_FANOUT~
UART_TX << <GND>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>


|test_tone_generator|pll100:pll100MHz
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|test_tone_generator|pll100:pll100MHz|altpll:altpll_component
inclk[0] => pll100_altpll:auto_generated.inclk[0]
inclk[1] => pll100_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll100_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test_tone_generator|pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|test_tone_generator|tones_generator_sys:dac16
dac_tones_generator_0_clock_clk => dac_tones_generator_0_clock_clk.IN1
dac_tones_generator_0_dac_out_data_dac[0] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[1] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[2] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[3] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[4] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[5] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[6] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[7] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[8] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[9] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[10] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[11] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[12] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[13] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[14] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_dac_out_data_dac[15] <= tone_generator_qip:dac_tones_generator_0.dac_data_out
dac_tones_generator_0_reset_reset_n => dac_tones_generator_0_reset_reset_n.IN1
dac_tones_generator_0_spi_data_data <= tone_generator_qip:dac_tones_generator_0.DAC_DATA
dac_tones_generator_0_spi_data_spi_clk <= tone_generator_qip:dac_tones_generator_0.DAC_SCLK
dac_tones_generator_0_spi_data_spi_sync <= tone_generator_qip:dac_tones_generator_0.DAC_SYNC_n
dac_tones_generator_0_switches_switches_in[0] => dac_tones_generator_0_switches_switches_in[0].IN1
dac_tones_generator_0_switches_switches_in[1] => dac_tones_generator_0_switches_switches_in[1].IN1
dac_tones_generator_0_switches_switches_in[2] => dac_tones_generator_0_switches_switches_in[2].IN1
dac_tones_generator_0_switches_switches_in[3] => dac_tones_generator_0_switches_switches_in[3].IN1
dac_tones_generator_0_switches_switches_in[4] => dac_tones_generator_0_switches_switches_in[4].IN1


|test_tone_generator|tones_generator_sys:dac16|tone_generator_qip:dac_tones_generator_0
clk_in => clk_in.IN1
reset_n => reset_n.IN1
DAC_DATA <= DAC16:dac.DIN
DAC_SCLK <= DAC16:dac.SCLK
DAC_SYNC_n <= DAC16:dac.SYNC
dac_data_out[0] <= DAC16:dac.DATA16
dac_data_out[1] <= DAC16:dac.DATA16
dac_data_out[2] <= DAC16:dac.DATA16
dac_data_out[3] <= DAC16:dac.DATA16
dac_data_out[4] <= DAC16:dac.DATA16
dac_data_out[5] <= DAC16:dac.DATA16
dac_data_out[6] <= DAC16:dac.DATA16
dac_data_out[7] <= DAC16:dac.DATA16
dac_data_out[8] <= DAC16:dac.DATA16
dac_data_out[9] <= DAC16:dac.DATA16
dac_data_out[10] <= DAC16:dac.DATA16
dac_data_out[11] <= DAC16:dac.DATA16
dac_data_out[12] <= DAC16:dac.DATA16
dac_data_out[13] <= DAC16:dac.DATA16
dac_data_out[14] <= DAC16:dac.DATA16
dac_data_out[15] <= DAC16:dac.DATA16
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1


|test_tone_generator|tones_generator_sys:dac16|tone_generator_qip:dac_tones_generator_0|DAC16:dac
RESET_N => RESET_N.IN1
CLK_100 => WAVE[0].CLK
CLK_100 => WAVE[1].CLK
CLK_100 => WAVE[2].CLK
CLK_100 => WAVE[3].CLK
CLK_100 => WAVE[4].CLK
CLK_100 => WAVE[5].CLK
CLK_100 => H_L.CLK
CLK_100 => WAVE_SW[0].CLK
CLK_100 => WAVE_SW[1].CLK
CLK_100 => WAVE_SW[2].CLK
CLK_100 => WAVE_SW[3].CLK
CLK_100 => WAVE_SW[4].CLK
CLK_100 => clk_50.CLK
DATA16[0] <= raw_sine_wave:sine_wave.wave_out
DATA16[1] <= raw_sine_wave:sine_wave.wave_out
DATA16[2] <= raw_sine_wave:sine_wave.wave_out
DATA16[3] <= raw_sine_wave:sine_wave.wave_out
DATA16[4] <= raw_sine_wave:sine_wave.wave_out
DATA16[5] <= raw_sine_wave:sine_wave.wave_out
DATA16[6] <= raw_sine_wave:sine_wave.wave_out
DATA16[7] <= raw_sine_wave:sine_wave.wave_out
DATA16[8] <= raw_sine_wave:sine_wave.wave_out
DATA16[9] <= raw_sine_wave:sine_wave.wave_out
DATA16[10] <= raw_sine_wave:sine_wave.wave_out
DATA16[11] <= raw_sine_wave:sine_wave.wave_out
DATA16[12] <= raw_sine_wave:sine_wave.wave_out
DATA16[13] <= raw_sine_wave:sine_wave.wave_out
DATA16[14] <= raw_sine_wave:sine_wave.wave_out
DATA16[15] <= raw_sine_wave:sine_wave.wave_out
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => WAVE_SW[0].DATAIN
SW[1] => WAVE_SW[1].DATAIN
SW[2] => WAVE_SW[2].DATAIN
SW[3] => WAVE_SW[3].DATAIN
SW[4] => WAVE_SW[4].DATAIN
TR_CK <= <GND>


|test_tone_generator|tones_generator_sys:dac16|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave
clk => clk.IN1
reset => reset.IN1
clk_enable => clk_enable.IN1
Enable => Enable.IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
wave_out[0] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[1] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[2] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[3] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[4] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[5] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[6] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[7] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[8] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[9] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[10] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[11] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[12] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[13] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[14] <= enable_sine_wave:u_enable_sine_wave.wave_out
wave_out[15] <= enable_sine_wave:u_enable_sine_wave.wave_out


|test_tone_generator|tones_generator_sys:dac16|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave
clk => clk.IN1
reset => reset.IN1
enb => enb_gated.IN0
Enable => enb_gated.IN1
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
Enable => Add_out1_bypass.OUTPUTSELECT
wave_out[0] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= Add_out1_bypass.DB_MAX_OUTPUT_PORT_TYPE


|test_tone_generator|tones_generator_sys:dac16|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Sine_Wave:u_Sine_Wave
clk => address_cnt1[0].CLK
clk => address_cnt1[1].CLK
clk => address_cnt1[2].CLK
clk => address_cnt1[3].CLK
clk => address_cnt1[4].CLK
clk => address_cnt1[5].CLK
clk => address_cnt1[6].CLK
reset => address_cnt1[0].ACLR
reset => address_cnt1[1].ACLR
reset => address_cnt1[2].ACLR
reset => address_cnt1[3].ACLR
reset => address_cnt1[4].ACLR
reset => address_cnt1[5].ACLR
reset => address_cnt1[6].ACLR
enb => address_cnt1[6].ENA
enb => address_cnt1[5].ENA
enb => address_cnt1[4].ENA
enb => address_cnt1[3].ENA
enb => address_cnt1[2].ENA
enb => address_cnt1[1].ENA
enb => address_cnt1[0].ENA
Sine_Wave_out1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Sine_Wave_out1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_tone_generator|counter:c20
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q


|test_tone_generator|counter:c20|lpm_counter:LPM_COUNTER_component
clock => cntr_goi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_goi:auto_generated.q[0]
q[1] <= cntr_goi:auto_generated.q[1]
q[2] <= cntr_goi:auto_generated.q[2]
q[3] <= cntr_goi:auto_generated.q[3]
q[4] <= cntr_goi:auto_generated.q[4]
q[5] <= cntr_goi:auto_generated.q[5]
q[6] <= cntr_goi:auto_generated.q[6]
q[7] <= cntr_goi:auto_generated.q[7]
q[8] <= cntr_goi:auto_generated.q[8]
q[9] <= cntr_goi:auto_generated.q[9]
q[10] <= cntr_goi:auto_generated.q[10]
q[11] <= cntr_goi:auto_generated.q[11]
q[12] <= cntr_goi:auto_generated.q[12]
q[13] <= cntr_goi:auto_generated.q[13]
q[14] <= cntr_goi:auto_generated.q[14]
q[15] <= cntr_goi:auto_generated.q[15]
q[16] <= cntr_goi:auto_generated.q[16]
q[17] <= cntr_goi:auto_generated.q[17]
q[18] <= cntr_goi:auto_generated.q[18]
q[19] <= cntr_goi:auto_generated.q[19]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|test_tone_generator|counter:c20|lpm_counter:LPM_COUNTER_component|cntr_goi:auto_generated
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE


|test_tone_generator|counter:c20|lpm_counter:LPM_COUNTER_component|cntr_goi:auto_generated|cmpr_usb:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1


