# Floorplan information - core boundary coordinates, std. cell row height,
# minimum track pitch as defined in LEF

set ::halo 4

# POWER or GROUND #Std. cell rails starting with power or ground rails at the bottom of the core area
set ::rails_start_with "POWER" ;

# POWER or GROUND #Upper metal stripes starting with power or ground rails at the left/bottom of the core area
set ::stripes_start_with "POWER" ;

# Power nets
set ::power_nets "VDD VREG"
#set ::power_nets "VREG"
set ::ground_nets "VSS"

set ::core_domain "CORE"

# Voltage domain
set pdngen::voltage_domains {
  CORE {
    primary_power VDD primary_ground VSS
  }
  test_domain {
    primary_power "VDD VREG" primary_ground VSS
  }
}

set pdngen::global_connections {
  VREG {
    {inst_name pt_array_unit.* pin_name VREG}
  }
  VDD {
    {inst_name pt_array_unit.* pin_name VPWR}
    {inst_name pt_array_unit.* pin_name VPB}
  }
  VSS {
    {inst_name .* pin_name VGND}
    {inst_name .* pin_name VNB}
  }
}
##===> Power grid strategy
# Ensure pitches and offsets will make the stripes fall on track

#set_voltage_domain -name CORE -power VDD VREG -ground VSS

pdngen::specify_grid stdcell {
    name grid
    rails {
        met1 {width 0.49 pitch 6.66 offset 0 extend_to_core_ring 1}
    }
    core_ring {
        met4 {width 5.0 spacing 2.0 core_offset 4.5}
        met5 {width 5.0 spacing 2.0 core_offset 4.5}
    }
    straps {
        met4 {width 0.96 pitch 56.0 offset 2 extend_to_core_ring 1}
    }
    connect {{met4 met5} {met1 met4}}
    pins {met5}
}

pdngen::specify_grid macro {
    orient {R0 R180 MX MY}
    power_pins "VPWR"
    ground_pins "VGND"
    blockages "met1 met2 met3 met4"
    straps {
        met5 {width 1.60 pitch 40.0 offset 2}
    }
    connect {{met4_PIN_ver met5}}
}


#add_pdn_ring -layer {metal4 metal5} -widths 2.0 -spacings  3.0 -core_offset 15
