ARM GAS  /tmp/cc50icz3.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.section	.rodata.str1.4,"aMS",%progbits,1
  13              		.align	2
  14              	.LC0:
  15 0000 64656661 		.ascii	"defaultTask\000"
  15      756C7454 
  15      61736B00 
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.arch armv7-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu softvfp
  27              	MX_GPIO_Init:
  28              	.LFB78:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "GUI.h"
ARM GAS  /tmp/cc50icz3.s 			page 2


  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** UART_HandleTypeDef huart2;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** osThreadId defaultTaskHandle;
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_SPI1_Init(void);
  65:Core/Src/main.c **** void MX_I2C1_Init(void);
  66:Core/Src/main.c **** static void MX_RTC_Init(void);
  67:Core/Src/main.c **** static void MX_SPI3_Init(void);
  68:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  69:Core/Src/main.c **** static void MX_CRC_Init(void);
  70:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  77:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
ARM GAS  /tmp/cc50icz3.s 			page 3


  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Configure the system clock */
 101:Core/Src/main.c ****   SystemClock_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Initialize all configured peripherals */
 108:Core/Src/main.c ****   MX_GPIO_Init();
 109:Core/Src/main.c ****   MX_SPI1_Init();
 110:Core/Src/main.c ****   MX_RTC_Init();
 111:Core/Src/main.c ****   MX_SPI3_Init();
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 113:Core/Src/main.c ****   MX_CRC_Init();
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE END 2 */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 119:Core/Src/main.c ****   /* add mutexes, ... */
 120:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 123:Core/Src/main.c ****   /* add semaphores, ... */
 124:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 127:Core/Src/main.c ****   /* start timers, add new ones, ... */
 128:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 131:Core/Src/main.c ****   /* add queues, ... */
 132:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Create the thread(s) */
 135:Core/Src/main.c ****   /* definition and creation of defaultTask */
 136:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 137:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 140:Core/Src/main.c ****   /* add threads, ... */
 141:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
ARM GAS  /tmp/cc50icz3.s 			page 4


 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Start scheduler */
 144:Core/Src/main.c ****   osKernelStart();
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 147:Core/Src/main.c ****   /* Infinite loop */
 148:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 149:Core/Src/main.c ****   while (1)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     /* USER CODE END WHILE */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 169:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cc50icz3.s 			page 5


 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 201:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 202:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 203:Core/Src/main.c ****   PeriphClkInit.PLLI2S.PLLI2SMUL = RCC_PLLI2S_MUL10;
 204:Core/Src/main.c ****   PeriphClkInit.PLLI2S.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 205:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_PLL3CLK, RCC_MCODIV_1);
 210:Core/Src/main.c ****   /** Configure the Systick interrupt time
 211:Core/Src/main.c ****   */
 212:Core/Src/main.c ****   __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_HSE_PREDIV2_DIV5);
 213:Core/Src/main.c ****   /** Configure the Systick interrupt time
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c ****   __HAL_RCC_PLLI2S_CONFIG(RCC_PLLI2S_MUL10);
 216:Core/Src/main.c ****   /** Configure the Systick interrupt time
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c ****   __HAL_RCC_PLLI2S_ENABLE();
 219:Core/Src/main.c **** }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /**
 222:Core/Src/main.c ****   * @brief CRC Initialization Function
 223:Core/Src/main.c ****   * @param None
 224:Core/Src/main.c ****   * @retval None
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c **** static void MX_CRC_Init(void)
 227:Core/Src/main.c **** {
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 236:Core/Src/main.c ****   hcrc.Instance = CRC;
 237:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** void MX_I2C1_Init(void)
 253:Core/Src/main.c **** {
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
ARM GAS  /tmp/cc50icz3.s 			page 6


 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 262:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 263:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 264:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 265:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 20;
 266:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 267:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 268:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 269:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 270:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 271:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief RTC Initialization Function
 283:Core/Src/main.c ****   * @param None
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** static void MX_RTC_Init(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 294:Core/Src/main.c ****   RTC_DateTypeDef DateToUpdate = {0};
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 299:Core/Src/main.c ****   /** Initialize RTC Only
 300:Core/Src/main.c ****   */
 301:Core/Src/main.c ****   hrtc.Instance = RTC;
 302:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 303:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 304:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 312:Core/Src/main.c **** 
ARM GAS  /tmp/cc50icz3.s 			page 7


 313:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   sTime.Hours = 0x15;
 316:Core/Src/main.c ****   sTime.Minutes = 0x12;
 317:Core/Src/main.c ****   sTime.Seconds = 0x11;
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     Error_Handler();
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 324:Core/Src/main.c ****   DateToUpdate.Month = RTC_MONTH_JANUARY;
 325:Core/Src/main.c ****   DateToUpdate.Date = 0x1;
 326:Core/Src/main.c ****   DateToUpdate.Year = 0x20;
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 329:Core/Src/main.c ****   {
 330:Core/Src/main.c ****     Error_Handler();
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** }
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** /**
 339:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 340:Core/Src/main.c ****   * @param None
 341:Core/Src/main.c ****   * @retval None
 342:Core/Src/main.c ****   */
 343:Core/Src/main.c **** static void MX_SPI1_Init(void)
 344:Core/Src/main.c **** {
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 353:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 354:Core/Src/main.c ****   hspi1.Instance = SPI1;
 355:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 356:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 357:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 358:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 359:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 360:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 361:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 362:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 363:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 364:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 365:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 366:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****     Error_Handler();
 369:Core/Src/main.c ****   }
ARM GAS  /tmp/cc50icz3.s 			page 8


 370:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 373:Core/Src/main.c **** 
 374:Core/Src/main.c **** }
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** /**
 377:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 378:Core/Src/main.c ****   * @param None
 379:Core/Src/main.c ****   * @retval None
 380:Core/Src/main.c ****   */
 381:Core/Src/main.c **** static void MX_SPI3_Init(void)
 382:Core/Src/main.c **** {
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 391:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 392:Core/Src/main.c ****   hspi3.Instance = SPI3;
 393:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 394:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 395:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 396:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 397:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 398:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 399:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 400:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 401:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 402:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 403:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 404:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** }
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** /**
 415:Core/Src/main.c ****   * @brief USART2 Initialization Function
 416:Core/Src/main.c ****   * @param None
 417:Core/Src/main.c ****   * @retval None
 418:Core/Src/main.c ****   */
 419:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 420:Core/Src/main.c **** {
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
ARM GAS  /tmp/cc50icz3.s 			page 9


 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 429:Core/Src/main.c ****   huart2.Instance = USART2;
 430:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 431:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 432:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 433:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 434:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 435:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 436:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 437:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** }
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /**
 448:Core/Src/main.c ****   * @brief GPIO Initialization Function
 449:Core/Src/main.c ****   * @param None
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** static void MX_GPIO_Init(void)
 453:Core/Src/main.c **** {
  30              		.loc 1 453 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 40
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 36
  37              		.cfi_offset 4, -36
  38              		.cfi_offset 5, -32
  39              		.cfi_offset 6, -28
  40              		.cfi_offset 7, -24
  41              		.cfi_offset 8, -20
  42              		.cfi_offset 9, -16
  43              		.cfi_offset 10, -12
  44              		.cfi_offset 11, -8
  45              		.cfi_offset 14, -4
  46 0004 8BB0     		sub	sp, sp, #44
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 80
 454:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  49              		.loc 1 454 3 view .LVU1
  50              		.loc 1 454 20 is_stmt 0 view .LVU2
  51 0006 0024     		movs	r4, #0
  52 0008 0694     		str	r4, [sp, #24]
  53 000a 0794     		str	r4, [sp, #28]
  54 000c 0894     		str	r4, [sp, #32]
  55 000e 0994     		str	r4, [sp, #36]
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 457:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
ARM GAS  /tmp/cc50icz3.s 			page 10


  56              		.loc 1 457 3 is_stmt 1 view .LVU3
  57              	.LBB2:
  58              		.loc 1 457 3 view .LVU4
  59              		.loc 1 457 3 view .LVU5
  60 0010 674B     		ldr	r3, .L3
  61 0012 9A69     		ldr	r2, [r3, #24]
  62 0014 42F04002 		orr	r2, r2, #64
  63 0018 9A61     		str	r2, [r3, #24]
  64              		.loc 1 457 3 view .LVU6
  65 001a 9A69     		ldr	r2, [r3, #24]
  66 001c 02F04002 		and	r2, r2, #64
  67 0020 0192     		str	r2, [sp, #4]
  68              		.loc 1 457 3 view .LVU7
  69 0022 019A     		ldr	r2, [sp, #4]
  70              	.LBE2:
  71              		.loc 1 457 3 view .LVU8
 458:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 458 3 view .LVU9
  73              	.LBB3:
  74              		.loc 1 458 3 view .LVU10
  75              		.loc 1 458 3 view .LVU11
  76 0024 9A69     		ldr	r2, [r3, #24]
  77 0026 42F01002 		orr	r2, r2, #16
  78 002a 9A61     		str	r2, [r3, #24]
  79              		.loc 1 458 3 view .LVU12
  80 002c 9A69     		ldr	r2, [r3, #24]
  81 002e 02F01002 		and	r2, r2, #16
  82 0032 0292     		str	r2, [sp, #8]
  83              		.loc 1 458 3 view .LVU13
  84 0034 029A     		ldr	r2, [sp, #8]
  85              	.LBE3:
  86              		.loc 1 458 3 view .LVU14
 459:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 459 3 view .LVU15
  88              	.LBB4:
  89              		.loc 1 459 3 view .LVU16
  90              		.loc 1 459 3 view .LVU17
  91 0036 9A69     		ldr	r2, [r3, #24]
  92 0038 42F00402 		orr	r2, r2, #4
  93 003c 9A61     		str	r2, [r3, #24]
  94              		.loc 1 459 3 view .LVU18
  95 003e 9A69     		ldr	r2, [r3, #24]
  96 0040 02F00402 		and	r2, r2, #4
  97 0044 0392     		str	r2, [sp, #12]
  98              		.loc 1 459 3 view .LVU19
  99 0046 039A     		ldr	r2, [sp, #12]
 100              	.LBE4:
 101              		.loc 1 459 3 view .LVU20
 460:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 102              		.loc 1 460 3 view .LVU21
 103              	.LBB5:
 104              		.loc 1 460 3 view .LVU22
 105              		.loc 1 460 3 view .LVU23
 106 0048 9A69     		ldr	r2, [r3, #24]
 107 004a 42F00802 		orr	r2, r2, #8
 108 004e 9A61     		str	r2, [r3, #24]
 109              		.loc 1 460 3 view .LVU24
ARM GAS  /tmp/cc50icz3.s 			page 11


 110 0050 9A69     		ldr	r2, [r3, #24]
 111 0052 02F00802 		and	r2, r2, #8
 112 0056 0492     		str	r2, [sp, #16]
 113              		.loc 1 460 3 view .LVU25
 114 0058 049A     		ldr	r2, [sp, #16]
 115              	.LBE5:
 116              		.loc 1 460 3 view .LVU26
 461:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 117              		.loc 1 461 3 view .LVU27
 118              	.LBB6:
 119              		.loc 1 461 3 view .LVU28
 120              		.loc 1 461 3 view .LVU29
 121 005a 9A69     		ldr	r2, [r3, #24]
 122 005c 42F02002 		orr	r2, r2, #32
 123 0060 9A61     		str	r2, [r3, #24]
 124              		.loc 1 461 3 view .LVU30
 125 0062 9B69     		ldr	r3, [r3, #24]
 126 0064 03F02003 		and	r3, r3, #32
 127 0068 0593     		str	r3, [sp, #20]
 128              		.loc 1 461 3 view .LVU31
 129 006a 059B     		ldr	r3, [sp, #20]
 130              	.LBE6:
 131              		.loc 1 461 3 view .LVU32
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 464:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, DB02_Pin|DB03_Pin|DB04_Pin|DB05_Pin
 132              		.loc 1 464 3 view .LVU33
 133 006c DFF84CA1 		ldr	r10, .L3+12
 134 0070 0122     		movs	r2, #1
 135 0072 4FF6FF71 		movw	r1, #65535
 136 0076 5046     		mov	r0, r10
 137 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 138              	.LVL0:
 465:Core/Src/main.c ****                           |DB06_Pin|DB07_Pin|DB08_Pin|DB09_Pin
 466:Core/Src/main.c ****                           |DB10_Pin|DB11_Pin|DB12_Pin|DB13_Pin
 467:Core/Src/main.c ****                           |DB14_Pin|DB15_Pin|DB00_Pin|DB01_Pin, GPIO_PIN_SET);
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 470:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LCD_WR_Pin|USB_PWR_Pin|F_CS_Pin, GPIO_PIN_SET);
 139              		.loc 1 470 3 view .LVU34
 140 007c DFF84081 		ldr	r8, .L3+16
 141 0080 0122     		movs	r2, #1
 142 0082 4FF48641 		mov	r1, #17152
 143 0086 4046     		mov	r0, r8
 144 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL1:
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 473:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, SD_CS_Pin|LCD_RS_Pin|LCD_WRError_Pin|LCD_RD_Pin
 146              		.loc 1 473 3 view .LVU35
 147 008c 494E     		ldr	r6, .L3+4
 148 008e 0122     		movs	r2, #1
 149 0090 4EF69C01 		movw	r1, #59548
 150 0094 3046     		mov	r0, r6
 151 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL2:
 474:Core/Src/main.c ****                           |LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_SET);
ARM GAS  /tmp/cc50icz3.s 			page 12


 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 477:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LCD_CS_Pin|TP_CS_Pin, GPIO_PIN_SET);
 153              		.loc 1 477 3 view .LVU36
 154 009a DFF82891 		ldr	r9, .L3+20
 155 009e 0122     		movs	r2, #1
 156 00a0 4FF44071 		mov	r1, #768
 157 00a4 4846     		mov	r0, r9
 158 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL3:
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /*Configure GPIO pins : DB02_Pin DB03_Pin DB04_Pin DB05_Pin
 480:Core/Src/main.c ****                            DB06_Pin DB07_Pin DB08_Pin DB09_Pin
 481:Core/Src/main.c ****                            DB10_Pin DB11_Pin DB12_Pin DB13_Pin
 482:Core/Src/main.c ****                            DB14_Pin DB15_Pin DB00_Pin DB01_Pin */
 483:Core/Src/main.c ****   GPIO_InitStruct.Pin = DB02_Pin|DB03_Pin|DB04_Pin|DB05_Pin
 160              		.loc 1 483 3 view .LVU37
 161              		.loc 1 483 23 is_stmt 0 view .LVU38
 162 00aa 4FF6FF73 		movw	r3, #65535
 163 00ae 0693     		str	r3, [sp, #24]
 484:Core/Src/main.c ****                           |DB06_Pin|DB07_Pin|DB08_Pin|DB09_Pin
 485:Core/Src/main.c ****                           |DB10_Pin|DB11_Pin|DB12_Pin|DB13_Pin
 486:Core/Src/main.c ****                           |DB14_Pin|DB15_Pin|DB00_Pin|DB01_Pin;
 487:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 164              		.loc 1 487 3 is_stmt 1 view .LVU39
 165              		.loc 1 487 24 is_stmt 0 view .LVU40
 166 00b0 0125     		movs	r5, #1
 167 00b2 0795     		str	r5, [sp, #28]
 488:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 488 3 is_stmt 1 view .LVU41
 169              		.loc 1 488 24 is_stmt 0 view .LVU42
 170 00b4 0894     		str	r4, [sp, #32]
 489:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 171              		.loc 1 489 3 is_stmt 1 view .LVU43
 172              		.loc 1 489 25 is_stmt 0 view .LVU44
 173 00b6 0327     		movs	r7, #3
 174 00b8 0997     		str	r7, [sp, #36]
 490:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 490 3 is_stmt 1 view .LVU45
 176 00ba 06A9     		add	r1, sp, #24
 177 00bc 5046     		mov	r0, r10
 178 00be FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /*Configure GPIO pins : Key_temper_Pin Key2_Pin RMII_INT_Pin */
 493:Core/Src/main.c ****   GPIO_InitStruct.Pin = Key_temper_Pin|Key2_Pin|RMII_INT_Pin;
 180              		.loc 1 493 3 view .LVU46
 181              		.loc 1 493 23 is_stmt 0 view .LVU47
 182 00c2 42F23003 		movw	r3, #8240
 183 00c6 0693     		str	r3, [sp, #24]
 494:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 184              		.loc 1 494 3 is_stmt 1 view .LVU48
 185              		.loc 1 494 24 is_stmt 0 view .LVU49
 186 00c8 0794     		str	r4, [sp, #28]
 495:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 495 3 is_stmt 1 view .LVU50
 188              		.loc 1 495 24 is_stmt 0 view .LVU51
ARM GAS  /tmp/cc50icz3.s 			page 13


 189 00ca 0894     		str	r4, [sp, #32]
 496:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 190              		.loc 1 496 3 is_stmt 1 view .LVU52
 191 00cc 06A9     		add	r1, sp, #24
 192 00ce 4846     		mov	r0, r9
 193 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL5:
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /*Configure GPIO pins : Wakeup_Pin USB_ID_Pin */
 499:Core/Src/main.c ****   GPIO_InitStruct.Pin = Wakeup_Pin|USB_ID_Pin;
 195              		.loc 1 499 3 view .LVU53
 196              		.loc 1 499 23 is_stmt 0 view .LVU54
 197 00d4 40F20143 		movw	r3, #1025
 198 00d8 0693     		str	r3, [sp, #24]
 500:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 199              		.loc 1 500 3 is_stmt 1 view .LVU55
 200              		.loc 1 500 24 is_stmt 0 view .LVU56
 201 00da 0794     		str	r4, [sp, #28]
 501:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 501 3 is_stmt 1 view .LVU57
 203              		.loc 1 501 24 is_stmt 0 view .LVU58
 204 00dc 0894     		str	r4, [sp, #32]
 502:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 502 3 is_stmt 1 view .LVU59
 206 00de DFF8E8B0 		ldr	fp, .L3+24
 207 00e2 06A9     		add	r1, sp, #24
 208 00e4 5846     		mov	r0, fp
 209 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL6:
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /*Configure GPIO pin : Key_Pin */
 505:Core/Src/main.c ****   GPIO_InitStruct.Pin = Key_Pin;
 211              		.loc 1 505 3 view .LVU60
 212              		.loc 1 505 23 is_stmt 0 view .LVU61
 213 00ea 4FF48063 		mov	r3, #1024
 214 00ee 0693     		str	r3, [sp, #24]
 506:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 215              		.loc 1 506 3 is_stmt 1 view .LVU62
 216              		.loc 1 506 24 is_stmt 0 view .LVU63
 217 00f0 0794     		str	r4, [sp, #28]
 507:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 507 3 is_stmt 1 view .LVU64
 219              		.loc 1 507 24 is_stmt 0 view .LVU65
 220 00f2 0894     		str	r4, [sp, #32]
 508:Core/Src/main.c ****   HAL_GPIO_Init(Key_GPIO_Port, &GPIO_InitStruct);
 221              		.loc 1 508 3 is_stmt 1 view .LVU66
 222 00f4 06A9     		add	r1, sp, #24
 223 00f6 4046     		mov	r0, r8
 224 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL7:
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /*Configure GPIO pin : LCD_WR_Pin */
 511:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_WR_Pin;
 226              		.loc 1 511 3 view .LVU67
 227              		.loc 1 511 23 is_stmt 0 view .LVU68
 228 00fc 4FF48043 		mov	r3, #16384
 229 0100 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/cc50icz3.s 			page 14


 512:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 230              		.loc 1 512 3 is_stmt 1 view .LVU69
 231              		.loc 1 512 24 is_stmt 0 view .LVU70
 232 0102 0795     		str	r5, [sp, #28]
 513:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 513 3 is_stmt 1 view .LVU71
 234              		.loc 1 513 24 is_stmt 0 view .LVU72
 235 0104 0894     		str	r4, [sp, #32]
 514:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 236              		.loc 1 514 3 is_stmt 1 view .LVU73
 237              		.loc 1 514 25 is_stmt 0 view .LVU74
 238 0106 0997     		str	r7, [sp, #36]
 515:Core/Src/main.c ****   HAL_GPIO_Init(LCD_WR_GPIO_Port, &GPIO_InitStruct);
 239              		.loc 1 515 3 is_stmt 1 view .LVU75
 240 0108 06A9     		add	r1, sp, #24
 241 010a 4046     		mov	r0, r8
 242 010c FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL8:
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /*Configure GPIO pins : PD8 PD9 PD10 */
 518:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 244              		.loc 1 518 3 view .LVU76
 245              		.loc 1 518 23 is_stmt 0 view .LVU77
 246 0110 4FF4E063 		mov	r3, #1792
 247 0114 0693     		str	r3, [sp, #24]
 519:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248              		.loc 1 519 3 is_stmt 1 view .LVU78
 249              		.loc 1 519 24 is_stmt 0 view .LVU79
 250 0116 0794     		str	r4, [sp, #28]
 520:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 520 3 is_stmt 1 view .LVU80
 252              		.loc 1 520 24 is_stmt 0 view .LVU81
 253 0118 0894     		str	r4, [sp, #32]
 521:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 254              		.loc 1 521 3 is_stmt 1 view .LVU82
 255 011a 06A9     		add	r1, sp, #24
 256 011c 3046     		mov	r0, r6
 257 011e FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL9:
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /*Configure GPIO pin : SD_CS_Pin */
 524:Core/Src/main.c ****   GPIO_InitStruct.Pin = SD_CS_Pin;
 259              		.loc 1 524 3 view .LVU83
 260              		.loc 1 524 23 is_stmt 0 view .LVU84
 261 0122 4FF40063 		mov	r3, #2048
 262 0126 0693     		str	r3, [sp, #24]
 525:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 263              		.loc 1 525 3 is_stmt 1 view .LVU85
 264              		.loc 1 525 24 is_stmt 0 view .LVU86
 265 0128 0795     		str	r5, [sp, #28]
 526:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 526 3 is_stmt 1 view .LVU87
 267              		.loc 1 526 24 is_stmt 0 view .LVU88
 268 012a 0894     		str	r4, [sp, #32]
 527:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 269              		.loc 1 527 3 is_stmt 1 view .LVU89
 270              		.loc 1 527 25 is_stmt 0 view .LVU90
ARM GAS  /tmp/cc50icz3.s 			page 15


 271 012c 0995     		str	r5, [sp, #36]
 528:Core/Src/main.c ****   HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 272              		.loc 1 528 3 is_stmt 1 view .LVU91
 273 012e 06A9     		add	r1, sp, #24
 274 0130 3046     		mov	r0, r6
 275 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 276              	.LVL10:
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /*Configure GPIO pins : LCD_RS_Pin LCD_WRError_Pin LCD_RD_Pin */
 531:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_WRError_Pin|LCD_RD_Pin;
 277              		.loc 1 531 3 view .LVU92
 278              		.loc 1 531 23 is_stmt 0 view .LVU93
 279 0136 4FF46043 		mov	r3, #57344
 280 013a 0693     		str	r3, [sp, #24]
 532:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 281              		.loc 1 532 3 is_stmt 1 view .LVU94
 282              		.loc 1 532 24 is_stmt 0 view .LVU95
 283 013c 0795     		str	r5, [sp, #28]
 533:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 284              		.loc 1 533 3 is_stmt 1 view .LVU96
 285              		.loc 1 533 24 is_stmt 0 view .LVU97
 286 013e 0894     		str	r4, [sp, #32]
 534:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287              		.loc 1 534 3 is_stmt 1 view .LVU98
 288              		.loc 1 534 25 is_stmt 0 view .LVU99
 289 0140 0997     		str	r7, [sp, #36]
 535:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 290              		.loc 1 535 3 is_stmt 1 view .LVU100
 291 0142 06A9     		add	r1, sp, #24
 292 0144 3046     		mov	r0, r6
 293 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 294              	.LVL11:
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /*Configure GPIO pins : LCD_CS_Pin TP_CS_Pin */
 538:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_CS_Pin|TP_CS_Pin;
 295              		.loc 1 538 3 view .LVU101
 296              		.loc 1 538 23 is_stmt 0 view .LVU102
 297 014a 4FF4407A 		mov	r10, #768
 298 014e CDF818A0 		str	r10, [sp, #24]
 539:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 299              		.loc 1 539 3 is_stmt 1 view .LVU103
 300              		.loc 1 539 24 is_stmt 0 view .LVU104
 301 0152 0795     		str	r5, [sp, #28]
 540:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 302              		.loc 1 540 3 is_stmt 1 view .LVU105
 303              		.loc 1 540 24 is_stmt 0 view .LVU106
 304 0154 0894     		str	r4, [sp, #32]
 541:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 305              		.loc 1 541 3 is_stmt 1 view .LVU107
 306              		.loc 1 541 25 is_stmt 0 view .LVU108
 307 0156 0997     		str	r7, [sp, #36]
 542:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 308              		.loc 1 542 3 is_stmt 1 view .LVU109
 309 0158 06A9     		add	r1, sp, #24
 310 015a 4846     		mov	r0, r9
 311 015c FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL12:
ARM GAS  /tmp/cc50icz3.s 			page 16


 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pin : MCO_Pin */
 545:Core/Src/main.c ****   GPIO_InitStruct.Pin = MCO_Pin;
 313              		.loc 1 545 3 view .LVU110
 314              		.loc 1 545 23 is_stmt 0 view .LVU111
 315 0160 4FF48073 		mov	r3, #256
 316 0164 0693     		str	r3, [sp, #24]
 546:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317              		.loc 1 546 3 is_stmt 1 view .LVU112
 318              		.loc 1 546 24 is_stmt 0 view .LVU113
 319 0166 4FF00209 		mov	r9, #2
 320 016a CDF81C90 		str	r9, [sp, #28]
 547:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 321              		.loc 1 547 3 is_stmt 1 view .LVU114
 322              		.loc 1 547 25 is_stmt 0 view .LVU115
 323 016e 0997     		str	r7, [sp, #36]
 548:Core/Src/main.c ****   HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 324              		.loc 1 548 3 is_stmt 1 view .LVU116
 325 0170 06A9     		add	r1, sp, #24
 326 0172 5846     		mov	r0, fp
 327 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
 551:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 329              		.loc 1 551 3 view .LVU117
 330              		.loc 1 551 23 is_stmt 0 view .LVU118
 331 0178 9C23     		movs	r3, #156
 332 017a 0693     		str	r3, [sp, #24]
 552:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 333              		.loc 1 552 3 is_stmt 1 view .LVU119
 334              		.loc 1 552 24 is_stmt 0 view .LVU120
 335 017c 0795     		str	r5, [sp, #28]
 553:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 553 3 is_stmt 1 view .LVU121
 337              		.loc 1 553 24 is_stmt 0 view .LVU122
 338 017e 0894     		str	r4, [sp, #32]
 554:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 339              		.loc 1 554 3 is_stmt 1 view .LVU123
 340              		.loc 1 554 25 is_stmt 0 view .LVU124
 341 0180 CDF82490 		str	r9, [sp, #36]
 555:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 342              		.loc 1 555 3 is_stmt 1 view .LVU125
 343 0184 06A9     		add	r1, sp, #24
 344 0186 3046     		mov	r0, r6
 345 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 346              	.LVL14:
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /*Configure GPIO pins : USB_PWR_Pin F_CS_Pin */
 558:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PWR_Pin|F_CS_Pin;
 347              		.loc 1 558 3 view .LVU126
 348              		.loc 1 558 23 is_stmt 0 view .LVU127
 349 018c CDF818A0 		str	r10, [sp, #24]
 559:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 350              		.loc 1 559 3 is_stmt 1 view .LVU128
 351              		.loc 1 559 24 is_stmt 0 view .LVU129
 352 0190 0795     		str	r5, [sp, #28]
ARM GAS  /tmp/cc50icz3.s 			page 17


 560:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 353              		.loc 1 560 3 is_stmt 1 view .LVU130
 354              		.loc 1 560 24 is_stmt 0 view .LVU131
 355 0192 0894     		str	r4, [sp, #32]
 561:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 356              		.loc 1 561 3 is_stmt 1 view .LVU132
 357              		.loc 1 561 25 is_stmt 0 view .LVU133
 358 0194 CDF82490 		str	r9, [sp, #36]
 562:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 359              		.loc 1 562 3 is_stmt 1 view .LVU134
 360 0198 06A9     		add	r1, sp, #24
 361 019a 4046     		mov	r0, r8
 362 019c FFF7FEFF 		bl	HAL_GPIO_Init
 363              	.LVL15:
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /*Configure peripheral I/O remapping */
 565:Core/Src/main.c ****   __HAL_AFIO_REMAP_ETH_ENABLE();
 364              		.loc 1 565 3 view .LVU135
 365              	.LBB7:
 366              		.loc 1 565 3 view .LVU136
 367 01a0 054A     		ldr	r2, .L3+8
 368 01a2 5368     		ldr	r3, [r2, #4]
 369              	.LVL16:
 370              		.loc 1 565 3 view .LVU137
 371              		.loc 1 565 3 view .LVU138
 372 01a4 43F0E463 		orr	r3, r3, #119537664
 373              	.LVL17:
 374              		.loc 1 565 3 view .LVU139
 375 01a8 5360     		str	r3, [r2, #4]
 376              	.LBE7:
 377              		.loc 1 565 3 view .LVU140
 566:Core/Src/main.c **** 
 567:Core/Src/main.c **** }
 378              		.loc 1 567 1 is_stmt 0 view .LVU141
 379 01aa 0BB0     		add	sp, sp, #44
 380              	.LCFI2:
 381              		.cfi_def_cfa_offset 36
 382              		@ sp needed
 383 01ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 384              	.L4:
 385              		.align	2
 386              	.L3:
 387 01b0 00100240 		.word	1073876992
 388 01b4 00140140 		.word	1073812480
 389 01b8 00000140 		.word	1073807360
 390 01bc 00180140 		.word	1073813504
 391 01c0 000C0140 		.word	1073810432
 392 01c4 00100140 		.word	1073811456
 393 01c8 00080140 		.word	1073809408
 394              		.cfi_endproc
 395              	.LFE78:
 397              		.section	.text.MX_SPI1_Init,"ax",%progbits
 398              		.align	1
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 402              		.fpu softvfp
ARM GAS  /tmp/cc50icz3.s 			page 18


 404              	MX_SPI1_Init:
 405              	.LFB75:
 344:Core/Src/main.c **** 
 406              		.loc 1 344 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410 0000 08B5     		push	{r3, lr}
 411              	.LCFI3:
 412              		.cfi_def_cfa_offset 8
 413              		.cfi_offset 3, -8
 414              		.cfi_offset 14, -4
 354:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 415              		.loc 1 354 3 view .LVU143
 354:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 416              		.loc 1 354 18 is_stmt 0 view .LVU144
 417 0002 0D48     		ldr	r0, .L7
 418 0004 0D4B     		ldr	r3, .L7+4
 419 0006 0360     		str	r3, [r0]
 355:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 420              		.loc 1 355 3 is_stmt 1 view .LVU145
 355:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 421              		.loc 1 355 19 is_stmt 0 view .LVU146
 422 0008 4FF48273 		mov	r3, #260
 423 000c 4360     		str	r3, [r0, #4]
 356:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 424              		.loc 1 356 3 is_stmt 1 view .LVU147
 356:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 425              		.loc 1 356 24 is_stmt 0 view .LVU148
 426 000e 0023     		movs	r3, #0
 427 0010 8360     		str	r3, [r0, #8]
 357:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 428              		.loc 1 357 3 is_stmt 1 view .LVU149
 357:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 429              		.loc 1 357 23 is_stmt 0 view .LVU150
 430 0012 C360     		str	r3, [r0, #12]
 358:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 431              		.loc 1 358 3 is_stmt 1 view .LVU151
 358:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 432              		.loc 1 358 26 is_stmt 0 view .LVU152
 433 0014 0222     		movs	r2, #2
 434 0016 0261     		str	r2, [r0, #16]
 359:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 435              		.loc 1 359 3 is_stmt 1 view .LVU153
 359:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 436              		.loc 1 359 23 is_stmt 0 view .LVU154
 437 0018 0122     		movs	r2, #1
 438 001a 4261     		str	r2, [r0, #20]
 360:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 439              		.loc 1 360 3 is_stmt 1 view .LVU155
 360:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 440              		.loc 1 360 18 is_stmt 0 view .LVU156
 441 001c 4FF40072 		mov	r2, #512
 442 0020 8261     		str	r2, [r0, #24]
 361:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 443              		.loc 1 361 3 is_stmt 1 view .LVU157
 361:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/cc50icz3.s 			page 19


 444              		.loc 1 361 32 is_stmt 0 view .LVU158
 445 0022 0822     		movs	r2, #8
 446 0024 C261     		str	r2, [r0, #28]
 362:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 447              		.loc 1 362 3 is_stmt 1 view .LVU159
 362:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 448              		.loc 1 362 23 is_stmt 0 view .LVU160
 449 0026 0362     		str	r3, [r0, #32]
 363:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 450              		.loc 1 363 3 is_stmt 1 view .LVU161
 363:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 451              		.loc 1 363 21 is_stmt 0 view .LVU162
 452 0028 4362     		str	r3, [r0, #36]
 364:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 453              		.loc 1 364 3 is_stmt 1 view .LVU163
 364:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 454              		.loc 1 364 29 is_stmt 0 view .LVU164
 455 002a 8362     		str	r3, [r0, #40]
 365:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 456              		.loc 1 365 3 is_stmt 1 view .LVU165
 365:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 457              		.loc 1 365 28 is_stmt 0 view .LVU166
 458 002c 0A23     		movs	r3, #10
 459 002e C362     		str	r3, [r0, #44]
 366:Core/Src/main.c ****   {
 460              		.loc 1 366 3 is_stmt 1 view .LVU167
 366:Core/Src/main.c ****   {
 461              		.loc 1 366 7 is_stmt 0 view .LVU168
 462 0030 FFF7FEFF 		bl	HAL_SPI_Init
 463              	.LVL18:
 374:Core/Src/main.c **** 
 464              		.loc 1 374 1 view .LVU169
 465 0034 08BD     		pop	{r3, pc}
 466              	.L8:
 467 0036 00BF     		.align	2
 468              	.L7:
 469 0038 00000000 		.word	hspi1
 470 003c 00300140 		.word	1073819648
 471              		.cfi_endproc
 472              	.LFE75:
 474              		.section	.text.MX_SPI3_Init,"ax",%progbits
 475              		.align	1
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 479              		.fpu softvfp
 481              	MX_SPI3_Init:
 482              	.LFB76:
 382:Core/Src/main.c **** 
 483              		.loc 1 382 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 08B5     		push	{r3, lr}
 488              	.LCFI4:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 3, -8
ARM GAS  /tmp/cc50icz3.s 			page 20


 491              		.cfi_offset 14, -4
 392:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 492              		.loc 1 392 3 view .LVU171
 392:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 493              		.loc 1 392 18 is_stmt 0 view .LVU172
 494 0002 0C48     		ldr	r0, .L11
 495 0004 0C4B     		ldr	r3, .L11+4
 496 0006 0360     		str	r3, [r0]
 393:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 497              		.loc 1 393 3 is_stmt 1 view .LVU173
 393:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 498              		.loc 1 393 19 is_stmt 0 view .LVU174
 499 0008 4FF48273 		mov	r3, #260
 500 000c 4360     		str	r3, [r0, #4]
 394:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 501              		.loc 1 394 3 is_stmt 1 view .LVU175
 394:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 502              		.loc 1 394 24 is_stmt 0 view .LVU176
 503 000e 0023     		movs	r3, #0
 504 0010 8360     		str	r3, [r0, #8]
 395:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 505              		.loc 1 395 3 is_stmt 1 view .LVU177
 395:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 506              		.loc 1 395 23 is_stmt 0 view .LVU178
 507 0012 C360     		str	r3, [r0, #12]
 396:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 508              		.loc 1 396 3 is_stmt 1 view .LVU179
 396:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 509              		.loc 1 396 26 is_stmt 0 view .LVU180
 510 0014 0361     		str	r3, [r0, #16]
 397:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 511              		.loc 1 397 3 is_stmt 1 view .LVU181
 397:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 512              		.loc 1 397 23 is_stmt 0 view .LVU182
 513 0016 4361     		str	r3, [r0, #20]
 398:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 514              		.loc 1 398 3 is_stmt 1 view .LVU183
 398:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 515              		.loc 1 398 18 is_stmt 0 view .LVU184
 516 0018 4FF40072 		mov	r2, #512
 517 001c 8261     		str	r2, [r0, #24]
 399:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 518              		.loc 1 399 3 is_stmt 1 view .LVU185
 399:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 519              		.loc 1 399 32 is_stmt 0 view .LVU186
 520 001e 1822     		movs	r2, #24
 521 0020 C261     		str	r2, [r0, #28]
 400:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 522              		.loc 1 400 3 is_stmt 1 view .LVU187
 400:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 523              		.loc 1 400 23 is_stmt 0 view .LVU188
 524 0022 0362     		str	r3, [r0, #32]
 401:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 525              		.loc 1 401 3 is_stmt 1 view .LVU189
 401:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 526              		.loc 1 401 21 is_stmt 0 view .LVU190
 527 0024 4362     		str	r3, [r0, #36]
ARM GAS  /tmp/cc50icz3.s 			page 21


 402:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 528              		.loc 1 402 3 is_stmt 1 view .LVU191
 402:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 529              		.loc 1 402 29 is_stmt 0 view .LVU192
 530 0026 8362     		str	r3, [r0, #40]
 403:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 531              		.loc 1 403 3 is_stmt 1 view .LVU193
 403:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 532              		.loc 1 403 28 is_stmt 0 view .LVU194
 533 0028 0A23     		movs	r3, #10
 534 002a C362     		str	r3, [r0, #44]
 404:Core/Src/main.c ****   {
 535              		.loc 1 404 3 is_stmt 1 view .LVU195
 404:Core/Src/main.c ****   {
 536              		.loc 1 404 7 is_stmt 0 view .LVU196
 537 002c FFF7FEFF 		bl	HAL_SPI_Init
 538              	.LVL19:
 412:Core/Src/main.c **** 
 539              		.loc 1 412 1 view .LVU197
 540 0030 08BD     		pop	{r3, pc}
 541              	.L12:
 542 0032 00BF     		.align	2
 543              	.L11:
 544 0034 00000000 		.word	hspi3
 545 0038 003C0040 		.word	1073757184
 546              		.cfi_endproc
 547              	.LFE76:
 549              		.section	.text.MX_RTC_Init,"ax",%progbits
 550              		.align	1
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu softvfp
 556              	MX_RTC_Init:
 557              	.LFB74:
 287:Core/Src/main.c **** 
 558              		.loc 1 287 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 8
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562 0000 10B5     		push	{r4, lr}
 563              	.LCFI5:
 564              		.cfi_def_cfa_offset 8
 565              		.cfi_offset 4, -8
 566              		.cfi_offset 14, -4
 567 0002 82B0     		sub	sp, sp, #8
 568              	.LCFI6:
 569              		.cfi_def_cfa_offset 16
 293:Core/Src/main.c ****   RTC_DateTypeDef DateToUpdate = {0};
 570              		.loc 1 293 3 view .LVU199
 293:Core/Src/main.c ****   RTC_DateTypeDef DateToUpdate = {0};
 571              		.loc 1 293 19 is_stmt 0 view .LVU200
 572 0004 0023     		movs	r3, #0
 573 0006 ADF80430 		strh	r3, [sp, #4]	@ movhi
 574 000a 8DF80630 		strb	r3, [sp, #6]
 294:Core/Src/main.c **** 
 575              		.loc 1 294 3 is_stmt 1 view .LVU201
ARM GAS  /tmp/cc50icz3.s 			page 22


 294:Core/Src/main.c **** 
 576              		.loc 1 294 19 is_stmt 0 view .LVU202
 577 000e 0093     		str	r3, [sp]
 301:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 578              		.loc 1 301 3 is_stmt 1 view .LVU203
 301:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 579              		.loc 1 301 17 is_stmt 0 view .LVU204
 580 0010 144C     		ldr	r4, .L15
 581 0012 154B     		ldr	r3, .L15+4
 582 0014 2360     		str	r3, [r4]
 302:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 583              		.loc 1 302 3 is_stmt 1 view .LVU205
 302:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 584              		.loc 1 302 26 is_stmt 0 view .LVU206
 585 0016 4FF0FF33 		mov	r3, #-1
 586 001a 6360     		str	r3, [r4, #4]
 303:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 587              		.loc 1 303 3 is_stmt 1 view .LVU207
 303:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 588              		.loc 1 303 20 is_stmt 0 view .LVU208
 589 001c 4FF48073 		mov	r3, #256
 590 0020 A360     		str	r3, [r4, #8]
 304:Core/Src/main.c ****   {
 591              		.loc 1 304 3 is_stmt 1 view .LVU209
 304:Core/Src/main.c ****   {
 592              		.loc 1 304 7 is_stmt 0 view .LVU210
 593 0022 2046     		mov	r0, r4
 594 0024 FFF7FEFF 		bl	HAL_RTC_Init
 595              	.LVL20:
 315:Core/Src/main.c ****   sTime.Minutes = 0x12;
 596              		.loc 1 315 3 is_stmt 1 view .LVU211
 315:Core/Src/main.c ****   sTime.Minutes = 0x12;
 597              		.loc 1 315 15 is_stmt 0 view .LVU212
 598 0028 1523     		movs	r3, #21
 599 002a 8DF80430 		strb	r3, [sp, #4]
 316:Core/Src/main.c ****   sTime.Seconds = 0x11;
 600              		.loc 1 316 3 is_stmt 1 view .LVU213
 316:Core/Src/main.c ****   sTime.Seconds = 0x11;
 601              		.loc 1 316 17 is_stmt 0 view .LVU214
 602 002e 1223     		movs	r3, #18
 603 0030 8DF80530 		strb	r3, [sp, #5]
 317:Core/Src/main.c **** 
 604              		.loc 1 317 3 is_stmt 1 view .LVU215
 317:Core/Src/main.c **** 
 605              		.loc 1 317 17 is_stmt 0 view .LVU216
 606 0034 1123     		movs	r3, #17
 607 0036 8DF80630 		strb	r3, [sp, #6]
 319:Core/Src/main.c ****   {
 608              		.loc 1 319 3 is_stmt 1 view .LVU217
 319:Core/Src/main.c ****   {
 609              		.loc 1 319 7 is_stmt 0 view .LVU218
 610 003a 0122     		movs	r2, #1
 611 003c 01A9     		add	r1, sp, #4
 612 003e 2046     		mov	r0, r4
 613 0040 FFF7FEFF 		bl	HAL_RTC_SetTime
 614              	.LVL21:
 323:Core/Src/main.c ****   DateToUpdate.Month = RTC_MONTH_JANUARY;
ARM GAS  /tmp/cc50icz3.s 			page 23


 615              		.loc 1 323 3 is_stmt 1 view .LVU219
 323:Core/Src/main.c ****   DateToUpdate.Month = RTC_MONTH_JANUARY;
 616              		.loc 1 323 24 is_stmt 0 view .LVU220
 617 0044 0122     		movs	r2, #1
 618 0046 8DF80020 		strb	r2, [sp]
 324:Core/Src/main.c ****   DateToUpdate.Date = 0x1;
 619              		.loc 1 324 3 is_stmt 1 view .LVU221
 324:Core/Src/main.c ****   DateToUpdate.Date = 0x1;
 620              		.loc 1 324 22 is_stmt 0 view .LVU222
 621 004a 8DF80120 		strb	r2, [sp, #1]
 325:Core/Src/main.c ****   DateToUpdate.Year = 0x20;
 622              		.loc 1 325 3 is_stmt 1 view .LVU223
 325:Core/Src/main.c ****   DateToUpdate.Year = 0x20;
 623              		.loc 1 325 21 is_stmt 0 view .LVU224
 624 004e 8DF80220 		strb	r2, [sp, #2]
 326:Core/Src/main.c **** 
 625              		.loc 1 326 3 is_stmt 1 view .LVU225
 326:Core/Src/main.c **** 
 626              		.loc 1 326 21 is_stmt 0 view .LVU226
 627 0052 2023     		movs	r3, #32
 628 0054 8DF80330 		strb	r3, [sp, #3]
 328:Core/Src/main.c ****   {
 629              		.loc 1 328 3 is_stmt 1 view .LVU227
 328:Core/Src/main.c ****   {
 630              		.loc 1 328 7 is_stmt 0 view .LVU228
 631 0058 6946     		mov	r1, sp
 632 005a 2046     		mov	r0, r4
 633 005c FFF7FEFF 		bl	HAL_RTC_SetDate
 634              	.LVL22:
 336:Core/Src/main.c **** 
 635              		.loc 1 336 1 view .LVU229
 636 0060 02B0     		add	sp, sp, #8
 637              	.LCFI7:
 638              		.cfi_def_cfa_offset 8
 639              		@ sp needed
 640 0062 10BD     		pop	{r4, pc}
 641              	.L16:
 642              		.align	2
 643              	.L15:
 644 0064 00000000 		.word	hrtc
 645 0068 00280040 		.word	1073752064
 646              		.cfi_endproc
 647              	.LFE74:
 649              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu softvfp
 656              	MX_USART2_UART_Init:
 657              	.LFB77:
 420:Core/Src/main.c **** 
 658              		.loc 1 420 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/cc50icz3.s 			page 24


 663              	.LCFI8:
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 3, -8
 666              		.cfi_offset 14, -4
 429:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 667              		.loc 1 429 3 view .LVU231
 429:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 668              		.loc 1 429 19 is_stmt 0 view .LVU232
 669 0002 0848     		ldr	r0, .L19
 670 0004 084B     		ldr	r3, .L19+4
 671 0006 0360     		str	r3, [r0]
 430:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 672              		.loc 1 430 3 is_stmt 1 view .LVU233
 430:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 673              		.loc 1 430 24 is_stmt 0 view .LVU234
 674 0008 4FF4E133 		mov	r3, #115200
 675 000c 4360     		str	r3, [r0, #4]
 431:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 676              		.loc 1 431 3 is_stmt 1 view .LVU235
 431:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 677              		.loc 1 431 26 is_stmt 0 view .LVU236
 678 000e 0023     		movs	r3, #0
 679 0010 8360     		str	r3, [r0, #8]
 432:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 680              		.loc 1 432 3 is_stmt 1 view .LVU237
 432:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 681              		.loc 1 432 24 is_stmt 0 view .LVU238
 682 0012 C360     		str	r3, [r0, #12]
 433:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 683              		.loc 1 433 3 is_stmt 1 view .LVU239
 433:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 684              		.loc 1 433 22 is_stmt 0 view .LVU240
 685 0014 0361     		str	r3, [r0, #16]
 434:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 686              		.loc 1 434 3 is_stmt 1 view .LVU241
 434:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 687              		.loc 1 434 20 is_stmt 0 view .LVU242
 688 0016 0C22     		movs	r2, #12
 689 0018 4261     		str	r2, [r0, #20]
 435:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 690              		.loc 1 435 3 is_stmt 1 view .LVU243
 435:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 691              		.loc 1 435 25 is_stmt 0 view .LVU244
 692 001a 8361     		str	r3, [r0, #24]
 436:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 693              		.loc 1 436 3 is_stmt 1 view .LVU245
 436:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 694              		.loc 1 436 28 is_stmt 0 view .LVU246
 695 001c C361     		str	r3, [r0, #28]
 437:Core/Src/main.c ****   {
 696              		.loc 1 437 3 is_stmt 1 view .LVU247
 437:Core/Src/main.c ****   {
 697              		.loc 1 437 7 is_stmt 0 view .LVU248
 698 001e FFF7FEFF 		bl	HAL_UART_Init
 699              	.LVL23:
 445:Core/Src/main.c **** 
 700              		.loc 1 445 1 view .LVU249
ARM GAS  /tmp/cc50icz3.s 			page 25


 701 0022 08BD     		pop	{r3, pc}
 702              	.L20:
 703              		.align	2
 704              	.L19:
 705 0024 00000000 		.word	huart2
 706 0028 00440040 		.word	1073759232
 707              		.cfi_endproc
 708              	.LFE77:
 710              		.section	.text.MX_CRC_Init,"ax",%progbits
 711              		.align	1
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
 715              		.fpu softvfp
 717              	MX_CRC_Init:
 718              	.LFB72:
 227:Core/Src/main.c **** 
 719              		.loc 1 227 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 08B5     		push	{r3, lr}
 724              	.LCFI9:
 725              		.cfi_def_cfa_offset 8
 726              		.cfi_offset 3, -8
 727              		.cfi_offset 14, -4
 236:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 728              		.loc 1 236 3 view .LVU251
 236:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 729              		.loc 1 236 17 is_stmt 0 view .LVU252
 730 0002 0348     		ldr	r0, .L23
 731 0004 034B     		ldr	r3, .L23+4
 732 0006 0360     		str	r3, [r0]
 237:Core/Src/main.c ****   {
 733              		.loc 1 237 3 is_stmt 1 view .LVU253
 237:Core/Src/main.c ****   {
 734              		.loc 1 237 7 is_stmt 0 view .LVU254
 735 0008 FFF7FEFF 		bl	HAL_CRC_Init
 736              	.LVL24:
 245:Core/Src/main.c **** 
 737              		.loc 1 245 1 view .LVU255
 738 000c 08BD     		pop	{r3, pc}
 739              	.L24:
 740 000e 00BF     		.align	2
 741              	.L23:
 742 0010 00000000 		.word	hcrc
 743 0014 00300240 		.word	1073885184
 744              		.cfi_endproc
 745              	.LFE72:
 747              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 748              		.align	2
 749              	.LC2:
 750 0000 416E616C 		.ascii	"Analog input:\012\000"
 750      6F672069 
 750      6E707574 
 750      3A0A00
 751 000f 00       		.align	2
ARM GAS  /tmp/cc50icz3.s 			page 26


 752              	.LC3:
 753 0010 783A00   		.ascii	"x:\000"
 754 0013 00       		.align	2
 755              	.LC4:
 756 0014 2C20793A 		.ascii	", y:\000"
 756      00
 757 0019 000000   		.align	2
 758              	.LC5:
 759 001c 0A506F73 		.ascii	"\012Position:\012\000"
 759      6974696F 
 759      6E3A0A00 
 760              		.section	.text.StartDefaultTask,"ax",%progbits
 761              		.align	1
 762              		.global	StartDefaultTask
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu softvfp
 768              	StartDefaultTask:
 769              	.LVL25:
 770              	.LFB79:
 568:Core/Src/main.c **** 
 569:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c **** /* USER CODE END 4 */
 572:Core/Src/main.c **** 
 573:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 574:Core/Src/main.c **** /**
 575:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 576:Core/Src/main.c ****   * @param  argument: Not used
 577:Core/Src/main.c ****   * @retval None
 578:Core/Src/main.c ****   */
 579:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 580:Core/Src/main.c **** void StartDefaultTask(void const * argument)
 581:Core/Src/main.c **** {
 771              		.loc 1 581 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 16
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		.loc 1 581 1 is_stmt 0 view .LVU257
 776 0000 70B5     		push	{r4, r5, r6, lr}
 777              	.LCFI10:
 778              		.cfi_def_cfa_offset 16
 779              		.cfi_offset 4, -16
 780              		.cfi_offset 5, -12
 781              		.cfi_offset 6, -8
 782              		.cfi_offset 14, -4
 783 0002 84B0     		sub	sp, sp, #16
 784              	.LCFI11:
 785              		.cfi_def_cfa_offset 32
 582:Core/Src/main.c ****   /* init code for USB_HOST */
 583:Core/Src/main.c ****   MX_USB_HOST_Init();
 786              		.loc 1 583 3 is_stmt 1 view .LVU258
 787 0004 FFF7FEFF 		bl	MX_USB_HOST_Init
 788              	.LVL26:
 584:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 585:Core/Src/main.c ****   GUI_Init();
ARM GAS  /tmp/cc50icz3.s 			page 27


 789              		.loc 1 585 3 view .LVU259
 790 0008 FFF7FEFF 		bl	GUI_Init
 791              	.LVL27:
 792              	.L26:
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   // GUI_SetBkColor(GUI_BLACK);
 588:Core/Src/main.c ****   // GUI_Clear();
 589:Core/Src/main.c ****   // GUI_DispStringAt("101Hello World!", 30, 10);
 590:Core/Src/main.c **** //   GUI_SetFont(&GUI_Font8x16);
 591:Core/Src/main.c **** 
 592:Core/Src/main.c **** // GUI_SetBkColor(GUI_BLUE);
 593:Core/Src/main.c **** // GUI_Clear();
 594:Core/Src/main.c **** // GUI_SetPenSize(10);
 595:Core/Src/main.c **** // GUI_SetColor(GUI_RED);
 596:Core/Src/main.c **** // GUI_DrawLine(80, 10, 220, 90);
 597:Core/Src/main.c **** // GUI_DrawLine(80, 90, 220, 10);
 598:Core/Src/main.c **** // GUI_SetBkColor(GUI_BLACK);
 599:Core/Src/main.c **** // GUI_SetColor(GUI_WHITE);
 600:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_NORMAL);
 601:Core/Src/main.c **** // GUI_DispStringHCenterAt("GUI_TM_NORMAL" , 160, 10);
 602:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_REV);
 603:Core/Src/main.c **** // GUI_DispStringHCenterAt("GUI_TM_REV" , 160, 26);
 604:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_TRANS);
 605:Core/Src/main.c **** // GUI_DispStringHCenterAt("GUI_TM_TRANS" , 160, 42);
 606:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_XOR);
 607:Core/Src/main.c **** // GUI_DispStringHCenterAt("GUI_TM_XOR" , 160, 58);
 608:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_TRANS | GUI_TM_REV);
 609:Core/Src/main.c **** // GUI_DispStringHCenterAt("GUI_TM_TRANS | GUI_TM_REV", 160, 74);
 610:Core/Src/main.c **** // GUI_SetTextMode(GUI_TM_NORMAL);
 611:Core/Src/main.c **** // GUI_DispStringAt("101Hello World!", 0, 0);
 612:Core/Src/main.c **** 
 613:Core/Src/main.c **** 
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* Infinite loop */
 616:Core/Src/main.c ****   for(;;)
 793              		.loc 1 616 3 discriminator 1 view .LVU260
 794              	.LBB8:
 617:Core/Src/main.c ****   {
 618:Core/Src/main.c ****     GUI_PID_STATE TouchState;
 795              		.loc 1 618 5 discriminator 1 view .LVU261
 619:Core/Src/main.c ****     int xPhys, yPhys;
 796              		.loc 1 619 5 discriminator 1 view .LVU262
 620:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 797              		.loc 1 620 5 discriminator 1 view .LVU263
 798 000c 0421     		movs	r1, #4
 799 000e 2748     		ldr	r0, .L28
 800 0010 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 801              	.LVL28:
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****     GUI_TOUCH_Exec();
 802              		.loc 1 622 5 discriminator 1 view .LVU264
 803 0014 FFF7FEFF 		bl	GUI_TOUCH_Exec
 804              	.LVL29:
 623:Core/Src/main.c ****   
 624:Core/Src/main.c ****     GUI_TOUCH_GetState(&TouchState); /* Get the touch position in pixel */
 805              		.loc 1 624 5 discriminator 1 view .LVU265
 806 0018 01A8     		add	r0, sp, #4
ARM GAS  /tmp/cc50icz3.s 			page 28


 807 001a FFF7FEFF 		bl	GUI_TOUCH_GetState
 808              	.LVL30:
 625:Core/Src/main.c ****     xPhys = GUI_TOUCH_GetxPhys(); /* Get the A/D mesurement result in x */
 809              		.loc 1 625 5 discriminator 1 view .LVU266
 810              		.loc 1 625 13 is_stmt 0 discriminator 1 view .LVU267
 811 001e FFF7FEFF 		bl	GUI_TOUCH_GetxPhys
 812              	.LVL31:
 813 0022 0546     		mov	r5, r0
 814              	.LVL32:
 626:Core/Src/main.c ****     yPhys = GUI_TOUCH_GetyPhys(); /* Get the A/D mesurement result in y */
 815              		.loc 1 626 5 is_stmt 1 discriminator 1 view .LVU268
 816              		.loc 1 626 13 is_stmt 0 discriminator 1 view .LVU269
 817 0024 FFF7FEFF 		bl	GUI_TOUCH_GetyPhys
 818              	.LVL33:
 819              		.loc 1 626 13 discriminator 1 view .LVU270
 820 0028 0446     		mov	r4, r0
 821              	.LVL34:
 627:Core/Src/main.c ****     /* Display the measurement result */
 628:Core/Src/main.c ****     GUI_SetColor(GUI_BLUE);
 822              		.loc 1 628 5 is_stmt 1 discriminator 1 view .LVU271
 823 002a 4FF47F00 		mov	r0, #16711680
 824              	.LVL35:
 825              		.loc 1 628 5 is_stmt 0 discriminator 1 view .LVU272
 826 002e FFF7FEFF 		bl	GUI_SetColor
 827              	.LVL36:
 629:Core/Src/main.c ****     GUI_DispStringAt("Analog input:\n", 10, 30);
 828              		.loc 1 629 5 is_stmt 1 discriminator 1 view .LVU273
 829 0032 1E22     		movs	r2, #30
 830 0034 0A21     		movs	r1, #10
 831 0036 1E48     		ldr	r0, .L28+4
 832 0038 FFF7FEFF 		bl	GUI_DispStringAt
 833              	.LVL37:
 630:Core/Src/main.c ****     GUI_GotoY(GUI_GetDispPosY() + 2);
 834              		.loc 1 630 5 discriminator 1 view .LVU274
 835              		.loc 1 630 15 is_stmt 0 discriminator 1 view .LVU275
 836 003c FFF7FEFF 		bl	GUI_GetDispPosY
 837              	.LVL38:
 838              		.loc 1 630 5 discriminator 1 view .LVU276
 839 0040 0230     		adds	r0, r0, #2
 840 0042 FFF7FEFF 		bl	GUI_GotoY
 841              	.LVL39:
 631:Core/Src/main.c ****     GUI_DispString("x:");
 842              		.loc 1 631 5 is_stmt 1 discriminator 1 view .LVU277
 843 0046 1B4E     		ldr	r6, .L28+8
 844 0048 3046     		mov	r0, r6
 845 004a FFF7FEFF 		bl	GUI_DispString
 846              	.LVL40:
 632:Core/Src/main.c ****     GUI_DispDec(xPhys, 4);
 847              		.loc 1 632 5 discriminator 1 view .LVU278
 848 004e 0421     		movs	r1, #4
 849 0050 2846     		mov	r0, r5
 850 0052 FFF7FEFF 		bl	GUI_DispDec
 851              	.LVL41:
 633:Core/Src/main.c ****     GUI_DispString(", y:");
 852              		.loc 1 633 5 discriminator 1 view .LVU279
 853 0056 184D     		ldr	r5, .L28+12
 854              	.LVL42:
ARM GAS  /tmp/cc50icz3.s 			page 29


 855              		.loc 1 633 5 is_stmt 0 discriminator 1 view .LVU280
 856 0058 2846     		mov	r0, r5
 857 005a FFF7FEFF 		bl	GUI_DispString
 858              	.LVL43:
 634:Core/Src/main.c ****     GUI_DispDec(yPhys, 4);
 859              		.loc 1 634 5 is_stmt 1 discriminator 1 view .LVU281
 860 005e 0421     		movs	r1, #4
 861 0060 2046     		mov	r0, r4
 862 0062 FFF7FEFF 		bl	GUI_DispDec
 863              	.LVL44:
 635:Core/Src/main.c ****     /* Display the according position */
 636:Core/Src/main.c ****     GUI_SetColor(GUI_RED);
 864              		.loc 1 636 5 discriminator 1 view .LVU282
 865 0066 FF20     		movs	r0, #255
 866 0068 FFF7FEFF 		bl	GUI_SetColor
 867              	.LVL45:
 637:Core/Src/main.c ****     GUI_GotoY(GUI_GetDispPosY() + 4);
 868              		.loc 1 637 5 discriminator 1 view .LVU283
 869              		.loc 1 637 15 is_stmt 0 discriminator 1 view .LVU284
 870 006c FFF7FEFF 		bl	GUI_GetDispPosY
 871              	.LVL46:
 872              		.loc 1 637 5 discriminator 1 view .LVU285
 873 0070 0430     		adds	r0, r0, #4
 874 0072 FFF7FEFF 		bl	GUI_GotoY
 875              	.LVL47:
 638:Core/Src/main.c ****     GUI_DispString("\nPosition:\n");
 876              		.loc 1 638 5 is_stmt 1 discriminator 1 view .LVU286
 877 0076 1148     		ldr	r0, .L28+16
 878 0078 FFF7FEFF 		bl	GUI_DispString
 879              	.LVL48:
 639:Core/Src/main.c ****     GUI_GotoY(GUI_GetDispPosY() + 2);
 880              		.loc 1 639 5 discriminator 1 view .LVU287
 881              		.loc 1 639 15 is_stmt 0 discriminator 1 view .LVU288
 882 007c FFF7FEFF 		bl	GUI_GetDispPosY
 883              	.LVL49:
 884              		.loc 1 639 5 discriminator 1 view .LVU289
 885 0080 0230     		adds	r0, r0, #2
 886 0082 FFF7FEFF 		bl	GUI_GotoY
 887              	.LVL50:
 640:Core/Src/main.c ****     GUI_DispString("x:");
 888              		.loc 1 640 5 is_stmt 1 discriminator 1 view .LVU290
 889 0086 3046     		mov	r0, r6
 890 0088 FFF7FEFF 		bl	GUI_DispString
 891              	.LVL51:
 641:Core/Src/main.c ****     GUI_DispDec(TouchState.x,4);
 892              		.loc 1 641 5 discriminator 1 view .LVU291
 893 008c 0421     		movs	r1, #4
 894 008e 0198     		ldr	r0, [sp, #4]
 895 0090 FFF7FEFF 		bl	GUI_DispDec
 896              	.LVL52:
 642:Core/Src/main.c ****     GUI_DispString(", y:");
 897              		.loc 1 642 5 discriminator 1 view .LVU292
 898 0094 2846     		mov	r0, r5
 899 0096 FFF7FEFF 		bl	GUI_DispString
 900              	.LVL53:
 643:Core/Src/main.c ****     GUI_DispDec(TouchState.y,4);
 901              		.loc 1 643 5 discriminator 1 view .LVU293
ARM GAS  /tmp/cc50icz3.s 			page 30


 902 009a 0421     		movs	r1, #4
 903 009c 0298     		ldr	r0, [sp, #8]
 904 009e FFF7FEFF 		bl	GUI_DispDec
 905              	.LVL54:
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****     osDelay(100);
 906              		.loc 1 645 5 discriminator 1 view .LVU294
 907 00a2 6420     		movs	r0, #100
 908 00a4 FFF7FEFF 		bl	osDelay
 909              	.LVL55:
 910              	.LBE8:
 616:Core/Src/main.c ****   {
 911              		.loc 1 616 8 discriminator 1 view .LVU295
 912 00a8 B0E7     		b	.L26
 913              	.L29:
 914 00aa 00BF     		.align	2
 915              	.L28:
 916 00ac 00140140 		.word	1073812480
 917 00b0 00000000 		.word	.LC2
 918 00b4 10000000 		.word	.LC3
 919 00b8 14000000 		.word	.LC4
 920 00bc 1C000000 		.word	.LC5
 921              		.cfi_endproc
 922              	.LFE79:
 924              		.section	.text.SystemClock_Config,"ax",%progbits
 925              		.align	1
 926              		.global	SystemClock_Config
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 930              		.fpu softvfp
 932              	SystemClock_Config:
 933              	.LFB71:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 934              		.loc 1 163 1 view -0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 112
 937              		@ frame_needed = 0, uses_anonymous_args = 0
 938 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 939              	.LCFI12:
 940              		.cfi_def_cfa_offset 20
 941              		.cfi_offset 4, -20
 942              		.cfi_offset 5, -16
 943              		.cfi_offset 6, -12
 944              		.cfi_offset 7, -8
 945              		.cfi_offset 14, -4
 946 0002 9DB0     		sub	sp, sp, #116
 947              	.LCFI13:
 948              		.cfi_def_cfa_offset 136
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 949              		.loc 1 164 3 view .LVU297
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 950              		.loc 1 164 22 is_stmt 0 view .LVU298
 951 0004 0024     		movs	r4, #0
 952 0006 1294     		str	r4, [sp, #72]
 953 0008 1494     		str	r4, [sp, #80]
 165:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  /tmp/cc50icz3.s 			page 31


 954              		.loc 1 165 3 is_stmt 1 view .LVU299
 165:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 955              		.loc 1 165 22 is_stmt 0 view .LVU300
 956 000a 0994     		str	r4, [sp, #36]
 957 000c 0A94     		str	r4, [sp, #40]
 958 000e 0B94     		str	r4, [sp, #44]
 959 0010 0C94     		str	r4, [sp, #48]
 960 0012 0D94     		str	r4, [sp, #52]
 166:Core/Src/main.c **** 
 961              		.loc 1 166 3 is_stmt 1 view .LVU301
 166:Core/Src/main.c **** 
 962              		.loc 1 166 28 is_stmt 0 view .LVU302
 963 0014 2022     		movs	r2, #32
 964 0016 2146     		mov	r1, r4
 965 0018 01A8     		add	r0, sp, #4
 966 001a FFF7FEFF 		bl	memset
 967              	.LVL56:
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 968              		.loc 1 171 3 is_stmt 1 view .LVU303
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 969              		.loc 1 171 36 is_stmt 0 view .LVU304
 970 001e 0923     		movs	r3, #9
 971 0020 0E93     		str	r3, [sp, #56]
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 972              		.loc 1 172 3 is_stmt 1 view .LVU305
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 973              		.loc 1 172 30 is_stmt 0 view .LVU306
 974 0022 4FF48033 		mov	r3, #65536
 975 0026 1093     		str	r3, [sp, #64]
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 976              		.loc 1 173 3 is_stmt 1 view .LVU307
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 977              		.loc 1 173 36 is_stmt 0 view .LVU308
 978 0028 0422     		movs	r2, #4
 979 002a 1192     		str	r2, [sp, #68]
 174:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 980              		.loc 1 174 3 is_stmt 1 view .LVU309
 174:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 981              		.loc 1 174 30 is_stmt 0 view .LVU310
 982 002c 0125     		movs	r5, #1
 983 002e 1395     		str	r5, [sp, #76]
 175:Core/Src/main.c ****   RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 984              		.loc 1 175 3 is_stmt 1 view .LVU311
 175:Core/Src/main.c ****   RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 985              		.loc 1 175 30 is_stmt 0 view .LVU312
 986 0030 1595     		str	r5, [sp, #84]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 987              		.loc 1 176 3 is_stmt 1 view .LVU313
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 988              		.loc 1 176 35 is_stmt 0 view .LVU314
 989 0032 0F93     		str	r3, [sp, #60]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 990              		.loc 1 177 3 is_stmt 1 view .LVU315
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 991              		.loc 1 177 34 is_stmt 0 view .LVU316
 992 0034 0226     		movs	r6, #2
 993 0036 1696     		str	r6, [sp, #88]
ARM GAS  /tmp/cc50icz3.s 			page 32


 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 994              		.loc 1 178 3 is_stmt 1 view .LVU317
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 995              		.loc 1 178 35 is_stmt 0 view .LVU318
 996 0038 1793     		str	r3, [sp, #92]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 997              		.loc 1 179 3 is_stmt 1 view .LVU319
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 998              		.loc 1 179 32 is_stmt 0 view .LVU320
 999 003a 4FF4E013 		mov	r3, #1835008
 1000 003e 1893     		str	r3, [sp, #96]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 1001              		.loc 1 180 3 is_stmt 1 view .LVU321
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 1002              		.loc 1 180 36 is_stmt 0 view .LVU322
 1003 0040 1996     		str	r6, [sp, #100]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 1004              		.loc 1 181 3 is_stmt 1 view .LVU323
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 1005              		.loc 1 181 34 is_stmt 0 view .LVU324
 1006 0042 4FF4C063 		mov	r3, #1536
 1007 0046 1A93     		str	r3, [sp, #104]
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1008              		.loc 1 182 3 is_stmt 1 view .LVU325
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1009              		.loc 1 182 42 is_stmt 0 view .LVU326
 1010 0048 4027     		movs	r7, #64
 1011 004a 1B97     		str	r7, [sp, #108]
 183:Core/Src/main.c ****   {
 1012              		.loc 1 183 3 is_stmt 1 view .LVU327
 183:Core/Src/main.c ****   {
 1013              		.loc 1 183 7 is_stmt 0 view .LVU328
 1014 004c 0EA8     		add	r0, sp, #56
 1015 004e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1016              	.LVL57:
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1017              		.loc 1 189 3 is_stmt 1 view .LVU329
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1018              		.loc 1 189 31 is_stmt 0 view .LVU330
 1019 0052 0F23     		movs	r3, #15
 1020 0054 0993     		str	r3, [sp, #36]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1021              		.loc 1 191 3 is_stmt 1 view .LVU331
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1022              		.loc 1 191 34 is_stmt 0 view .LVU332
 1023 0056 0A96     		str	r6, [sp, #40]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1024              		.loc 1 192 3 is_stmt 1 view .LVU333
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1025              		.loc 1 192 35 is_stmt 0 view .LVU334
 1026 0058 0B94     		str	r4, [sp, #44]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1027              		.loc 1 193 3 is_stmt 1 view .LVU335
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1028              		.loc 1 193 36 is_stmt 0 view .LVU336
 1029 005a 4FF48063 		mov	r3, #1024
 1030 005e 0C93     		str	r3, [sp, #48]
ARM GAS  /tmp/cc50icz3.s 			page 33


 194:Core/Src/main.c **** 
 1031              		.loc 1 194 3 is_stmt 1 view .LVU337
 194:Core/Src/main.c **** 
 1032              		.loc 1 194 36 is_stmt 0 view .LVU338
 1033 0060 0D94     		str	r4, [sp, #52]
 196:Core/Src/main.c ****   {
 1034              		.loc 1 196 3 is_stmt 1 view .LVU339
 196:Core/Src/main.c ****   {
 1035              		.loc 1 196 7 is_stmt 0 view .LVU340
 1036 0062 3146     		mov	r1, r6
 1037 0064 09A8     		add	r0, sp, #36
 1038 0066 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1039              	.LVL58:
 200:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1040              		.loc 1 200 3 is_stmt 1 view .LVU341
 200:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1041              		.loc 1 200 38 is_stmt 0 view .LVU342
 1042 006a 1123     		movs	r3, #17
 1043 006c 0193     		str	r3, [sp, #4]
 201:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 1044              		.loc 1 201 3 is_stmt 1 view .LVU343
 201:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 1045              		.loc 1 201 35 is_stmt 0 view .LVU344
 1046 006e 4FF40073 		mov	r3, #512
 1047 0072 0293     		str	r3, [sp, #8]
 202:Core/Src/main.c ****   PeriphClkInit.PLLI2S.PLLI2SMUL = RCC_PLLI2S_MUL10;
 1048              		.loc 1 202 3 is_stmt 1 view .LVU345
 202:Core/Src/main.c ****   PeriphClkInit.PLLI2S.PLLI2SMUL = RCC_PLLI2S_MUL10;
 1049              		.loc 1 202 35 is_stmt 0 view .LVU346
 1050 0074 0894     		str	r4, [sp, #32]
 203:Core/Src/main.c ****   PeriphClkInit.PLLI2S.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 1051              		.loc 1 203 3 is_stmt 1 view .LVU347
 203:Core/Src/main.c ****   PeriphClkInit.PLLI2S.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 1052              		.loc 1 203 34 is_stmt 0 view .LVU348
 1053 0076 4FF40043 		mov	r3, #32768
 1054 007a 0693     		str	r3, [sp, #24]
 204:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1055              		.loc 1 204 3 is_stmt 1 view .LVU349
 204:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1056              		.loc 1 204 40 is_stmt 0 view .LVU350
 1057 007c 0797     		str	r7, [sp, #28]
 205:Core/Src/main.c ****   {
 1058              		.loc 1 205 3 is_stmt 1 view .LVU351
 205:Core/Src/main.c ****   {
 1059              		.loc 1 205 7 is_stmt 0 view .LVU352
 1060 007e 01A8     		add	r0, sp, #4
 1061 0080 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1062              	.LVL59:
 209:Core/Src/main.c ****   /** Configure the Systick interrupt time
 1063              		.loc 1 209 3 is_stmt 1 view .LVU353
 1064 0084 2246     		mov	r2, r4
 1065 0086 4FF03061 		mov	r1, #184549376
 1066 008a 2046     		mov	r0, r4
 1067 008c FFF7FEFF 		bl	HAL_RCC_MCOConfig
 1068              	.LVL60:
 212:Core/Src/main.c ****   /** Configure the Systick interrupt time
 1069              		.loc 1 212 3 view .LVU354
ARM GAS  /tmp/cc50icz3.s 			page 34


 1070 0090 074A     		ldr	r2, .L32
 1071 0092 D36A     		ldr	r3, [r2, #44]
 1072 0094 23F0F003 		bic	r3, r3, #240
 1073 0098 3B43     		orrs	r3, r3, r7
 1074 009a D362     		str	r3, [r2, #44]
 215:Core/Src/main.c ****   /** Configure the Systick interrupt time
 1075              		.loc 1 215 3 view .LVU355
 1076 009c D36A     		ldr	r3, [r2, #44]
 1077 009e 23F47043 		bic	r3, r3, #61440
 1078 00a2 43F40043 		orr	r3, r3, #32768
 1079 00a6 D362     		str	r3, [r2, #44]
 218:Core/Src/main.c **** }
 1080              		.loc 1 218 3 view .LVU356
 1081 00a8 024B     		ldr	r3, .L32+4
 1082 00aa 1D60     		str	r5, [r3]
 219:Core/Src/main.c **** 
 1083              		.loc 1 219 1 is_stmt 0 view .LVU357
 1084 00ac 1DB0     		add	sp, sp, #116
 1085              	.LCFI14:
 1086              		.cfi_def_cfa_offset 20
 1087              		@ sp needed
 1088 00ae F0BD     		pop	{r4, r5, r6, r7, pc}
 1089              	.L33:
 1090              		.align	2
 1091              	.L32:
 1092 00b0 00100240 		.word	1073876992
 1093 00b4 70004242 		.word	1111621744
 1094              		.cfi_endproc
 1095              	.LFE71:
 1097              		.section	.text.main,"ax",%progbits
 1098              		.align	1
 1099              		.global	main
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1103              		.fpu softvfp
 1105              	main:
 1106              	.LFB70:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1107              		.loc 1 86 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ Volatile: function does not return.
 1110              		@ args = 0, pretend = 0, frame = 32
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112 0000 00B5     		push	{lr}
 1113              	.LCFI15:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 14, -4
 1116 0002 89B0     		sub	sp, sp, #36
 1117              	.LCFI16:
 1118              		.cfi_def_cfa_offset 40
  94:Core/Src/main.c **** 
 1119              		.loc 1 94 3 view .LVU359
 1120 0004 FFF7FEFF 		bl	HAL_Init
 1121              	.LVL61:
 101:Core/Src/main.c **** 
 1122              		.loc 1 101 3 view .LVU360
ARM GAS  /tmp/cc50icz3.s 			page 35


 1123 0008 FFF7FEFF 		bl	SystemClock_Config
 1124              	.LVL62:
 108:Core/Src/main.c ****   MX_SPI1_Init();
 1125              		.loc 1 108 3 view .LVU361
 1126 000c FFF7FEFF 		bl	MX_GPIO_Init
 1127              	.LVL63:
 109:Core/Src/main.c ****   MX_RTC_Init();
 1128              		.loc 1 109 3 view .LVU362
 1129 0010 FFF7FEFF 		bl	MX_SPI1_Init
 1130              	.LVL64:
 110:Core/Src/main.c ****   MX_SPI3_Init();
 1131              		.loc 1 110 3 view .LVU363
 1132 0014 FFF7FEFF 		bl	MX_RTC_Init
 1133              	.LVL65:
 111:Core/Src/main.c ****   MX_USART2_UART_Init();
 1134              		.loc 1 111 3 view .LVU364
 1135 0018 FFF7FEFF 		bl	MX_SPI3_Init
 1136              	.LVL66:
 112:Core/Src/main.c ****   MX_CRC_Init();
 1137              		.loc 1 112 3 view .LVU365
 1138 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 1139              	.LVL67:
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1140              		.loc 1 113 3 view .LVU366
 1141 0020 FFF7FEFF 		bl	MX_CRC_Init
 1142              	.LVL68:
 136:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 1143              		.loc 1 136 3 view .LVU367
 1144 0024 01AC     		add	r4, sp, #4
 1145 0026 084D     		ldr	r5, .L37
 1146 0028 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1147 002a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1148 002c 95E80700 		ldm	r5, {r0, r1, r2}
 1149 0030 84E80700 		stm	r4, {r0, r1, r2}
 137:Core/Src/main.c **** 
 1150              		.loc 1 137 3 view .LVU368
 137:Core/Src/main.c **** 
 1151              		.loc 1 137 23 is_stmt 0 view .LVU369
 1152 0034 0021     		movs	r1, #0
 1153 0036 01A8     		add	r0, sp, #4
 1154 0038 FFF7FEFF 		bl	osThreadCreate
 1155              	.LVL69:
 137:Core/Src/main.c **** 
 1156              		.loc 1 137 21 view .LVU370
 1157 003c 034B     		ldr	r3, .L37+4
 1158 003e 1860     		str	r0, [r3]
 144:Core/Src/main.c **** 
 1159              		.loc 1 144 3 is_stmt 1 view .LVU371
 1160 0040 FFF7FEFF 		bl	osKernelStart
 1161              	.LVL70:
 1162              	.L35:
 149:Core/Src/main.c ****   {
 1163              		.loc 1 149 3 discriminator 1 view .LVU372
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 1164              		.loc 1 154 3 discriminator 1 view .LVU373
 149:Core/Src/main.c ****   {
 1165              		.loc 1 149 9 discriminator 1 view .LVU374
ARM GAS  /tmp/cc50icz3.s 			page 36


 1166 0044 FEE7     		b	.L35
 1167              	.L38:
 1168 0046 00BF     		.align	2
 1169              	.L37:
 1170 0048 00000000 		.word	.LANCHOR0
 1171 004c 00000000 		.word	defaultTaskHandle
 1172              		.cfi_endproc
 1173              	.LFE70:
 1175              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1176              		.align	1
 1177              		.global	MX_I2C1_Init
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1181              		.fpu softvfp
 1183              	MX_I2C1_Init:
 1184              	.LFB73:
 253:Core/Src/main.c **** 
 1185              		.loc 1 253 1 view -0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 0
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 1189 0000 08B5     		push	{r3, lr}
 1190              	.LCFI17:
 1191              		.cfi_def_cfa_offset 8
 1192              		.cfi_offset 3, -8
 1193              		.cfi_offset 14, -4
 262:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 1194              		.loc 1 262 3 view .LVU376
 262:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 1195              		.loc 1 262 18 is_stmt 0 view .LVU377
 1196 0002 0948     		ldr	r0, .L41
 1197 0004 094B     		ldr	r3, .L41+4
 1198 0006 0360     		str	r3, [r0]
 263:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1199              		.loc 1 263 3 is_stmt 1 view .LVU378
 263:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1200              		.loc 1 263 25 is_stmt 0 view .LVU379
 1201 0008 094B     		ldr	r3, .L41+8
 1202 000a 4360     		str	r3, [r0, #4]
 264:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 20;
 1203              		.loc 1 264 3 is_stmt 1 view .LVU380
 264:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 20;
 1204              		.loc 1 264 24 is_stmt 0 view .LVU381
 1205 000c 0023     		movs	r3, #0
 1206 000e 8360     		str	r3, [r0, #8]
 265:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1207              		.loc 1 265 3 is_stmt 1 view .LVU382
 265:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1208              		.loc 1 265 26 is_stmt 0 view .LVU383
 1209 0010 1422     		movs	r2, #20
 1210 0012 C260     		str	r2, [r0, #12]
 266:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1211              		.loc 1 266 3 is_stmt 1 view .LVU384
 266:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1212              		.loc 1 266 29 is_stmt 0 view .LVU385
 1213 0014 4FF48042 		mov	r2, #16384
ARM GAS  /tmp/cc50icz3.s 			page 37


 1214 0018 0261     		str	r2, [r0, #16]
 267:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1215              		.loc 1 267 3 is_stmt 1 view .LVU386
 267:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1216              		.loc 1 267 30 is_stmt 0 view .LVU387
 1217 001a 4361     		str	r3, [r0, #20]
 268:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1218              		.loc 1 268 3 is_stmt 1 view .LVU388
 268:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1219              		.loc 1 268 26 is_stmt 0 view .LVU389
 1220 001c 8361     		str	r3, [r0, #24]
 269:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1221              		.loc 1 269 3 is_stmt 1 view .LVU390
 269:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1222              		.loc 1 269 30 is_stmt 0 view .LVU391
 1223 001e C361     		str	r3, [r0, #28]
 270:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1224              		.loc 1 270 3 is_stmt 1 view .LVU392
 270:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1225              		.loc 1 270 28 is_stmt 0 view .LVU393
 1226 0020 0362     		str	r3, [r0, #32]
 271:Core/Src/main.c ****   {
 1227              		.loc 1 271 3 is_stmt 1 view .LVU394
 271:Core/Src/main.c ****   {
 1228              		.loc 1 271 7 is_stmt 0 view .LVU395
 1229 0022 FFF7FEFF 		bl	HAL_I2C_Init
 1230              	.LVL71:
 279:Core/Src/main.c **** 
 1231              		.loc 1 279 1 view .LVU396
 1232 0026 08BD     		pop	{r3, pc}
 1233              	.L42:
 1234              		.align	2
 1235              	.L41:
 1236 0028 00000000 		.word	hi2c1
 1237 002c 00540040 		.word	1073763328
 1238 0030 801A0600 		.word	400000
 1239              		.cfi_endproc
 1240              	.LFE73:
 1242              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1243              		.align	1
 1244              		.global	HAL_TIM_PeriodElapsedCallback
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu softvfp
 1250              	HAL_TIM_PeriodElapsedCallback:
 1251              	.LVL72:
 1252              	.LFB80:
 646:Core/Src/main.c ****   }
 647:Core/Src/main.c ****   /* USER CODE END 5 */
 648:Core/Src/main.c **** }
 649:Core/Src/main.c **** 
 650:Core/Src/main.c **** /**
 651:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 652:Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 653:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 654:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
ARM GAS  /tmp/cc50icz3.s 			page 38


 655:Core/Src/main.c ****   * @param  htim : TIM handle
 656:Core/Src/main.c ****   * @retval None
 657:Core/Src/main.c ****   */
 658:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 659:Core/Src/main.c **** {
 1253              		.loc 1 659 1 is_stmt 1 view -0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 0
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257              		.loc 1 659 1 is_stmt 0 view .LVU398
 1258 0000 08B5     		push	{r3, lr}
 1259              	.LCFI18:
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 3, -8
 1262              		.cfi_offset 14, -4
 660:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 663:Core/Src/main.c ****   if (htim->Instance == TIM2) {
 1263              		.loc 1 663 3 is_stmt 1 view .LVU399
 1264              		.loc 1 663 11 is_stmt 0 view .LVU400
 1265 0002 0368     		ldr	r3, [r0]
 1266              		.loc 1 663 6 view .LVU401
 1267 0004 B3F1804F 		cmp	r3, #1073741824
 1268 0008 00D0     		beq	.L46
 1269              	.LVL73:
 1270              	.L43:
 664:Core/Src/main.c ****     HAL_IncTick();
 665:Core/Src/main.c ****   }
 666:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 667:Core/Src/main.c **** 
 668:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 669:Core/Src/main.c **** }
 1271              		.loc 1 669 1 view .LVU402
 1272 000a 08BD     		pop	{r3, pc}
 1273              	.LVL74:
 1274              	.L46:
 664:Core/Src/main.c ****     HAL_IncTick();
 1275              		.loc 1 664 5 is_stmt 1 view .LVU403
 1276 000c FFF7FEFF 		bl	HAL_IncTick
 1277              	.LVL75:
 1278              		.loc 1 669 1 is_stmt 0 view .LVU404
 1279 0010 FBE7     		b	.L43
 1280              		.cfi_endproc
 1281              	.LFE80:
 1283              		.section	.text.Error_Handler,"ax",%progbits
 1284              		.align	1
 1285              		.global	Error_Handler
 1286              		.syntax unified
 1287              		.thumb
 1288              		.thumb_func
 1289              		.fpu softvfp
 1291              	Error_Handler:
 1292              	.LFB81:
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** /**
 672:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
ARM GAS  /tmp/cc50icz3.s 			page 39


 673:Core/Src/main.c ****   * @retval None
 674:Core/Src/main.c ****   */
 675:Core/Src/main.c **** void Error_Handler(void)
 676:Core/Src/main.c **** {
 1293              		.loc 1 676 1 is_stmt 1 view -0
 1294              		.cfi_startproc
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              		@ link register save eliminated.
 677:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 678:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 681:Core/Src/main.c **** }
 1298              		.loc 1 681 1 view .LVU406
 1299 0000 7047     		bx	lr
 1300              		.cfi_endproc
 1301              	.LFE81:
 1303              		.comm	defaultTaskHandle,4,4
 1304              		.comm	huart2,64,4
 1305              		.comm	hspi3,88,4
 1306              		.comm	hspi1,88,4
 1307              		.comm	hrtc,20,4
 1308              		.comm	hi2c1,84,4
 1309              		.comm	hcrc,8,4
 1310              		.section	.rodata
 1311              		.align	2
 1312              		.set	.LANCHOR0,. + 0
 1313              	.LC6:
 1314 0000 00000000 		.word	.LC0
 1315 0004 00000000 		.word	StartDefaultTask
 1316 0008 0000     		.short	0
 1317 000a 0000     		.space	2
 1318 000c 00000000 		.word	0
 1319 0010 80000000 		.word	128
 1320 0014 00000000 		.word	0
 1321 0018 00000000 		.word	0
 1322              		.text
 1323              	.Letext0:
 1324              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 1325              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 1326              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1327              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1328              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
 1329              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1330              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1331              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1332              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1333              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1334              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1335              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
 1336              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 1337              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 1338              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 1339              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1340              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1341              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/cc50icz3.s 			page 40


 1342              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h"
 1343              		.file 21 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 1344              		.file 22 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1345              		.file 23 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1346              		.file 24 "Middlewares/ST/STemWin/inc/LCD.h"
 1347              		.file 25 "Middlewares/ST/STemWin/inc/GUI.h"
 1348              		.file 26 "Middlewares/ST/STemWin/inc/GUI_Type.h"
 1349              		.file 27 "USB_HOST/App/usb_host.h"
 1350              		.file 28 "<built-in>"
ARM GAS  /tmp/cc50icz3.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc50icz3.s:13     .rodata.str1.4:0000000000000000 $d
     /tmp/cc50icz3.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc50icz3.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc50icz3.s:387    .text.MX_GPIO_Init:00000000000001b0 $d
     /tmp/cc50icz3.s:398    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc50icz3.s:404    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc50icz3.s:469    .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi1
     /tmp/cc50icz3.s:475    .text.MX_SPI3_Init:0000000000000000 $t
     /tmp/cc50icz3.s:481    .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
     /tmp/cc50icz3.s:544    .text.MX_SPI3_Init:0000000000000034 $d
                            *COM*:0000000000000058 hspi3
     /tmp/cc50icz3.s:550    .text.MX_RTC_Init:0000000000000000 $t
     /tmp/cc50icz3.s:556    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/cc50icz3.s:644    .text.MX_RTC_Init:0000000000000064 $d
                            *COM*:0000000000000014 hrtc
     /tmp/cc50icz3.s:650    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cc50icz3.s:656    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cc50icz3.s:705    .text.MX_USART2_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart2
     /tmp/cc50icz3.s:711    .text.MX_CRC_Init:0000000000000000 $t
     /tmp/cc50icz3.s:717    .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/cc50icz3.s:742    .text.MX_CRC_Init:0000000000000010 $d
                            *COM*:0000000000000008 hcrc
     /tmp/cc50icz3.s:748    .rodata.StartDefaultTask.str1.4:0000000000000000 $d
     /tmp/cc50icz3.s:761    .text.StartDefaultTask:0000000000000000 $t
     /tmp/cc50icz3.s:768    .text.StartDefaultTask:0000000000000000 StartDefaultTask
     /tmp/cc50icz3.s:916    .text.StartDefaultTask:00000000000000ac $d
     /tmp/cc50icz3.s:925    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc50icz3.s:932    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc50icz3.s:1092   .text.SystemClock_Config:00000000000000b0 $d
     /tmp/cc50icz3.s:1098   .text.main:0000000000000000 $t
     /tmp/cc50icz3.s:1105   .text.main:0000000000000000 main
     /tmp/cc50icz3.s:1170   .text.main:0000000000000048 $d
                            *COM*:0000000000000004 defaultTaskHandle
     /tmp/cc50icz3.s:1176   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc50icz3.s:1183   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc50icz3.s:1236   .text.MX_I2C1_Init:0000000000000028 $d
                            *COM*:0000000000000054 hi2c1
     /tmp/cc50icz3.s:1243   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc50icz3.s:1250   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc50icz3.s:1284   .text.Error_Handler:0000000000000000 $t
     /tmp/cc50icz3.s:1291   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc50icz3.s:1311   .rodata:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_UART_Init
HAL_CRC_Init
MX_USB_HOST_Init
ARM GAS  /tmp/cc50icz3.s 			page 42


GUI_Init
HAL_GPIO_TogglePin
GUI_TOUCH_Exec
GUI_TOUCH_GetState
GUI_TOUCH_GetxPhys
GUI_TOUCH_GetyPhys
GUI_SetColor
GUI_DispStringAt
GUI_GetDispPosY
GUI_GotoY
GUI_DispString
GUI_DispDec
osDelay
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_MCOConfig
HAL_Init
osThreadCreate
osKernelStart
HAL_I2C_Init
HAL_IncTick
