# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do 8BitRegister_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/8 Bit Register/eightBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture rtl of eightbitRegister
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/8 Bit Register/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# 
vcom -reportprogress 300 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/8 Bit Register/eightBitRegister_Testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_eightBitRegister
# -- Compiling architecture behavior of testbench_eightBitRegister
vsim -voptargs=+acc work.testbench_eightbitregister
# vsim -voptargs=+acc work.testbench_eightbitregister 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_eightbitregister(behavior)
# Loading work.eightbitregister(rtl)
# Loading work.enardff_2(rtl)
add wave -position insertpoint  \
sim:/testbench_eightbitregister/sim_end \
sim:/testbench_eightbitregister/period \
sim:/testbench_eightbitregister/o_q \
sim:/testbench_eightbitregister/i_gReset \
sim:/testbench_eightbitregister/i_enable \
sim:/testbench_eightbitregister/i_clock \
sim:/testbench_eightbitregister/i_Data
run
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Skipping entity eightbitregister
# -- Skipping entity enardff_2
# -- Skipping entity testbench_eightbitregister
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture rtl of eightbitRegister
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# -- Compiling entity testbench_eightBitRegister
# -- Compiling architecture behavior of testbench_eightBitRegister
vcom -work work -O0 {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/8 Bit Register/eightBitRegister_Testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_eightBitRegister
# -- Compiling architecture behavior of testbench_eightBitRegister
vsim -voptargs=+acc work.testbench_eightbitregister
# vsim -voptargs=+acc work.testbench_eightbitregister 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_eightbitregister(behavior)
# Loading work.eightbitregister(rtl)
# Loading work.enardff_2(rtl)
add wave -position insertpoint  \
sim:/testbench_eightbitregister/sim_end \
sim:/testbench_eightbitregister/period \
sim:/testbench_eightbitregister/o_q \
sim:/testbench_eightbitregister/i_gReset \
sim:/testbench_eightbitregister/i_enable \
sim:/testbench_eightbitregister/i_clock \
sim:/testbench_eightbitregister/i_Data
run
