Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:02:45 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.340        0.000                      0                31417        0.042        0.000                      0                31417        3.225        0.000                       0                 14557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.340        0.000                      0                31417        0.042        0.000                      0                31417        3.225        0.000                       0                 14557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.525ns (22.963%)  route 5.116ns (77.037%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.953     6.678    R0_0/D[21]
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[9][7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[9][7][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y76         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[9][7][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][10][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.525ns (23.040%)  route 5.094ns (76.960%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.931     6.656    R0_0/D[21]
    SLICE_X39Y79         FDRE                                         r  R0_0/mem_reg[5][10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X39Y79         FDRE                                         r  R0_0/mem_reg[5][10][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y79         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][10][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 1.525ns (23.071%)  route 5.085ns (76.929%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.922     6.647    R0_0/D[21]
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[10][7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[10][7][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y76         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[10][7][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[11][10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 1.523ns (23.065%)  route 5.080ns (76.935%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.187 r  add14/mem_reg[11][11][23]_i_2/O[7]
                         net (fo=2, routed)           0.424     5.611    fsm/out[7]
    SLICE_X36Y92         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.674 r  fsm/mem[11][11][23]_i_1/O
                         net (fo=144, routed)         0.966     6.640    R0_0/D[23]
    SLICE_X42Y75         FDRE                                         r  R0_0/mem_reg[11][10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X42Y75         FDRE                                         r  R0_0/mem_reg[11][10][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y75         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[11][10][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[8][9][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.523ns (23.097%)  route 5.071ns (76.903%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.187 r  add14/mem_reg[11][11][23]_i_2/O[7]
                         net (fo=2, routed)           0.424     5.611    fsm/out[7]
    SLICE_X36Y92         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.674 r  fsm/mem[11][11][23]_i_1/O
                         net (fo=144, routed)         0.957     6.631    R0_0/D[23]
    SLICE_X46Y83         FDRE                                         r  R0_0/mem_reg[8][9][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X46Y83         FDRE                                         r  R0_0/mem_reg[8][9][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X46Y83         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[8][9][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][10][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 1.525ns (23.124%)  route 5.070ns (76.876%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.907     6.632    R0_0/D[21]
    SLICE_X40Y82         FDRE                                         r  R0_0/mem_reg[10][10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y82         FDRE                                         r  R0_0/mem_reg[10][10][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y82         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[10][10][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[11][7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.525ns (23.131%)  route 5.068ns (76.869%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.905     6.630    R0_0/D[21]
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[11][7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y76         FDRE                                         r  R0_0/mem_reg[11][7][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y76         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[11][7][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][9][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.525ns (23.138%)  route 5.066ns (76.862%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.903     6.628    R0_0/D[21]
    SLICE_X39Y81         FDRE                                         r  R0_0/mem_reg[0][9][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X39Y81         FDRE                                         r  R0_0/mem_reg[0][9][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y81         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[0][9][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.525ns (23.145%)  route 5.064ns (76.855%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.186 r  add14/mem_reg[11][11][23]_i_2/O[5]
                         net (fo=2, routed)           0.473     5.659    fsm/out[5]
    SLICE_X34Y74         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.725 r  fsm/mem[11][11][21]_i_1/O
                         net (fo=144, routed)         0.901     6.626    R0_0/D[21]
    SLICE_X40Y78         FDRE                                         r  R0_0/mem_reg[9][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y78         FDRE                                         r  R0_0/mem_reg[9][1][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y78         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[9][1][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 fsm23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[8][3][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.523ns (23.118%)  route 5.065ns (76.882%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm23/clk
    SLICE_X43Y64         FDRE                                         r  fsm23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm23/out_reg[0]/Q
                         net (fo=25, routed)          0.132     0.266    fsm23/out_reg_n_0_[0]
    SLICE_X43Y64         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     0.433 f  fsm23/done_i_5__5/O
                         net (fo=1, routed)           0.279     0.712    fsm23/done_i_5__5_n_0
    SLICE_X43Y64         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.776 f  fsm23/done_i_2__16/O
                         net (fo=22, routed)          0.251     1.027    fsm22/out_reg[2]_1
    SLICE_X41Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.091 f  fsm22/done_i_2__15/O
                         net (fo=16, routed)          0.205     1.296    fsm21/out_reg[0]_86
    SLICE_X38Y66         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.334 r  fsm21/done_i_1__55/O
                         net (fo=58, routed)          0.282     1.616    fsm21/R_read1_10_write_en
    SLICE_X39Y68         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.793 r  fsm21/mem[11][3][31]_i_4/O
                         net (fo=108, routed)         1.152     2.945    R0_0/out[13]_i_10__6_0
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.127 r  R0_0/out[3]_i_33/O
                         net (fo=1, routed)           0.542     3.669    R0_0/out[3]_i_33_n_0
    SLICE_X32Y79         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.732 r  R0_0/out[3]_i_10__6/O
                         net (fo=1, routed)           0.011     3.743    R0_0/out[3]_i_10__6_n_0
    SLICE_X32Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.826 r  R0_0/out_reg[3]_i_4__6/O
                         net (fo=1, routed)           0.306     4.132    R0_0/out_reg[3]_i_4__6_n_0
    SLICE_X31Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.194 r  R0_0/out[3]_i_1__7/O
                         net (fo=11, routed)          0.464     4.658    fsm22/R0_0_read_data[3]
    SLICE_X36Y80         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.757 r  fsm22/mem[11][11][7]_i_15/O
                         net (fo=1, routed)           0.010     4.767    add14/S[3]
    SLICE_X36Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.962 r  add14/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.990    add14/mem_reg[11][11][7]_i_2_n_0
    SLICE_X36Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.013 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.041    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X36Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.187 r  add14/mem_reg[11][11][23]_i_2/O[7]
                         net (fo=2, routed)           0.424     5.611    fsm/out[7]
    SLICE_X36Y92         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.674 r  fsm/mem[11][11][23]_i_1/O
                         net (fo=144, routed)         0.951     6.625    R0_0/D[23]
    SLICE_X40Y83         FDRE                                         r  R0_0/mem_reg[8][3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X40Y83         FDRE                                         r  R0_0/mem_reg[8][3][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y83         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[8][3][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    bin_read8_0/clk
    SLICE_X44Y27         FDRE                                         r  bin_read8_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read8_0/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.107    v_00/out_reg[24]_1
    SLICE_X44Y28         FDRE                                         r  v_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    v_00/clk
    SLICE_X44Y28         FDRE                                         r  v_00/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y28         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[13]
    SLICE_X47Y56         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y56         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X47Y61         FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[27]
    SLICE_X47Y61         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[27]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X47Y61         FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[17]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[17]
    SLICE_X23Y61         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe2/quotient[17]_i_1__1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe2/quotient[17]_i_1__1_n_0
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[19]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[19]
    SLICE_X23Y61         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe2/quotient[19]_i_1__1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe2/quotient[19]_i_1__1_n_0
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X23Y61         FDRE                                         r  div_pipe2/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe3/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe3/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe3/clk
    SLICE_X44Y61         FDRE                                         r  div_pipe3/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe3/quotient_reg[7]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe3/quotient[7]
    SLICE_X44Y61         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe3/quotient[7]_i_1__2/O
                         net (fo=1, routed)           0.015     0.106    div_pipe3/quotient[7]_i_1__2_n_0
    SLICE_X44Y61         FDRE                                         r  div_pipe3/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe3/clk
    SLICE_X44Y61         FDRE                                         r  div_pipe3/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe3/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg38/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg38/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    par_done_reg38/clk
    SLICE_X44Y35         FDRE                                         r  par_done_reg38/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg38/out_reg[0]/Q
                         net (fo=7, routed)           0.025     0.076    fsm14/par_done_reg38_out
    SLICE_X44Y35         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm14/out[0]_i_1__113/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg38/out_reg[0]_0
    SLICE_X44Y35         FDRE                                         r  par_done_reg38/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    par_done_reg38/clk
    SLICE_X44Y35         FDRE                                         r  par_done_reg38/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y35         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg38/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 j00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.013     0.013    j00/clk
    SLICE_X21Y66         FDRE                                         r  j00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j00/out_reg[0]/Q
                         net (fo=23, routed)          0.031     0.083    j00/Q[0]
    SLICE_X21Y66         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.103 r  j00/out[1]_i_1__47/O
                         net (fo=1, routed)           0.006     0.109    j00/out[1]_i_1__47_n_0
    SLICE_X21Y66         FDRE                                         r  j00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.019     0.019    j00/clk
    SLICE_X21Y66         FDRE                                         r  j00/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y66         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j00/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[14]
    SLICE_X47Y56         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X47Y56         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y56         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X47Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X47Y58         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X47Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y6   mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y5   mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe11/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y10  mult_pipe2/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe3/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y10  mult_pipe4/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe5/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y15  mult_pipe6/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y16  mult_pipe7/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y50   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y16   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y19   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y17   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y16   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y25   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y50   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y50   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y18   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y16   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y16   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y19   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y19   A0_0/mem_reg[0][0][12]/C



