LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY tregset IS
END tregset;
 
ARCHITECTURE one OF tregset IS

  COMPONENT regset IS
     PORT (ABUS,BBUS : INOUT std_logic_vector (15 downto 0);
           Aload,Bload,Adrive,Bdrive : IN std_logic;
           Aregno,Bregno : IN std_logic_vector (2 downto 0));
  END COMPONENT;
  FOR ALL: regset USE ENTITY work.regset(one);
  -- signals
  SIGNAL ABUS,BBUS : std_logic_vector (15 downto 0);
  SIGNAL Aload,Bload,Adrive,Bdrive :  std_logic;
  SIGNAL Aregno,Bregno : std_logic_vector (2 downto 0);

BEGIN
  rs : regset PORT MAP (ABUS,BBUS,Aload,Bload,Adrive,Bdrive,Aregno,Bregno);

  PROCESS
    PROCEDURE tst (vAregno,vBregno : IN std_logic_vector(2 downto 0)) IS
    BEGIN
       ABUS <= "ZZZZZZZZZZZZZZZZ";  BBUS <= "ZZZZZZZZZZZZZZZZ";
       Adrive <= '0'; Bdrive <= '0'; Aload <= '0'; Bload <= '0';
       Aregno <= vAregno; Bregno <= vBregno;
       WAIT FOR 10 ns;
       ABUS <= "0000111100001111"; BBUS <= "1111000011110000";
       WAIT FOR 1 ns;
       Aload <= '1';
       WAIT FOR 9 ns;
      ABUS <= "ZZZZZZZZZZZZZZZZ";  BBUS <= "ZZZZZZZZZZZZZZZZ";
      Aload <= '0';
      WAIT FOR 10 ns;
      Adrive <= '1';
      WAIT FOR 10 ns;
      Adrive <= '0';
      WAIT FOR 10 ns;
      Bdrive <= '1';
      WAIT FOR 10 ns;
      Bdrive <= '1';
      WAIT FOR 10 ns;
    END tst;
  BEGIN
    ABUS <= "ZZZZZZZZZZZZZZZZ";  BBUS <= "ZZZZZZZZZZZZZZZZ";
    Adrive <= '0'; Bdrive <= '0'; Aload <= '0'; Bload <= '0';
    Aregno <= "000"; Bregno <= "000";
    WAIT FOR 10 ns;
    ABUS <= "0000111100001111"; BBUS <= "1111000011110000"; Aregno <= "000";
    WAIT FOR 1 ns;
    Aload <= '1';
    WAIT FOR 9 ns;
    ABUS <= "ZZZZZZZZZZZZZZZZ";  BBUS <= "ZZZZZZZZZZZZZZZZ";
    Aload <= '0';
    WAIT FOR 10 ns;
    Adrive <= '1';
    WAIT FOR 10 ns;
    Adrive <= '0';
    WAIT FOR 10 ns;
    tst("001","001");
    tst("010","001");
    tst("011","001");
    

  WAIT;
  END PROCESS; 

END one;