// Seed: 874637410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_2, id_6, id_10, id_10, id_6, id_6
  );
  always @(id_3) begin
    @(posedge 1'b0) id_4 <= id_9 | id_9 | id_5;
    id_1 <= id_1;
  end
  wire id_11 = id_10;
  wire id_12 = id_12;
endmodule
