Command: vcs -full64 -sverilog +v2k -timescale=1ns/1ns +notimingcheck +nospecify \
+vcs+flush+all -o simv -l compile.log -f rtl_list.f -f sim_list.f +incdir+../ssy_tb/tb \
+delay_mode_path +dump_fsdb -debug_all -P /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -R +fsdb+autoflush \
-l run.log
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Oct 17 14:00:31 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../rtl/icb_unalign_bridge.sv'
Parsing design file '../rtl/ia_loader.sv'
Parsing included file '../include/define.svh'.
Back to file '../rtl/ia_loader.sv'.
Parsing included file '../include/icb_types.svh'.
Parsing included file '../include/define.svh'.
Back to file '../include/icb_types.svh'.
Back to file '../rtl/ia_loader.sv'.
Parsing design file '../tb/ia_loader_if.sv'
Parsing design file '../tb/icb_if.sv'
Parsing included file '../include/icb_types.svh'.
Back to file '../tb/icb_if.sv'.
Parsing design file '../tc/tb_ia_loader.sv'
Parsing included file '../include/define.svh'.
Back to file '../tc/tb_ia_loader.sv'.
Parsing included file '../include/icb_types.svh'.
Back to file '../tc/tb_ia_loader.sv'.
Parsing included file '../include/memory_model.sv'.
Back to file '../tc/tb_ia_loader.sv'.
Parsing included file '../include/Finish_task.sv'.
Back to file '../tc/tb_ia_loader.sv'.

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "../tc/tb_ia_loader.sv", 428: token is 'int'
                  int dut_tile_row = u_ia_loader.tile_row_idx;
                     ^
  SystemVerilog  keyword 'int' is not expected to be used in this context.

1 warning
1 error
CPU time: .190 seconds to compile
