
*** Running vivado
    with args -log AXI_Convolution_AXI_Convolution_Cont_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_Convolution_AXI_Convolution_Cont_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AXI_Convolution_AXI_Convolution_Cont_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller/Convolution_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Accelerator/Convolution_Accelerator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/LED_Timer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/AXI_Matrix_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Accelerator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_IP_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.cache/ip 
Command: synth_design -top AXI_Convolution_AXI_Convolution_Cont_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16172
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLIER_INPUT is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:158]
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLICAND_INPUT is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:159]
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLY_START is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:160]
WARNING: [Synth 8-2611] redeclaration of ansi port cSum is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:161]
WARNING: [Synth 8-992] controller_data is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:171]
WARNING: [Synth 8-992] controller_needs_data is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:172]
WARNING: [Synth 8-992] controller_served is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:173]
WARNING: [Synth 8-2611] redeclaration of ansi port debug is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:179]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1081.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_AXI_Convolution_Cont_0_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ip/AXI_Convolution_AXI_Convolution_Cont_0_0/synth/AXI_Convolution_AXI_Convolution_Cont_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXI' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXI' (1#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXIS' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v:8]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXIS' (2#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v:8]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_M00_AXIS' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6090] variable 'TDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:52]
WARNING: [Synth 8-6090] variable 'TVALID' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:53]
WARNING: [Synth 8-6090] variable 'TDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6090] variable 'TVALID' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:58]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_M00_AXIS' (3#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-7071] port 'DMA_data' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' is unconnected for instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
WARNING: [Synth 8-7071] port 'DMA_valid' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' is unconnected for instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
WARNING: [Synth 8-7023] instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' has 9 connections declared, but only 7 given [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0' (4#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_AXI_Convolution_Cont_0_0' (5#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ip/AXI_Convolution_AXI_Convolution_Cont_0_0/synth/AXI_Convolution_AXI_Convolution_Cont_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.656 ; gain = 53.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.656 ; gain = 53.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.656 ; gain = 53.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1134.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1238.117 ; gain = 0.004

*** Running vivado
    with args -log AXI_Convolution_AXI_Convolution_Cont_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_Convolution_AXI_Convolution_Cont_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AXI_Convolution_AXI_Convolution_Cont_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller/Convolution_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Accelerator/Convolution_Accelerator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/LED_Timer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/AXI_Matrix_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/Convolution_Accelerator_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Accelerator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_IP_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.cache/ip 
Command: synth_design -top AXI_Convolution_AXI_Convolution_Cont_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8232
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLIER_INPUT is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:158]
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLICAND_INPUT is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:159]
WARNING: [Synth 8-2611] redeclaration of ansi port MULTIPLY_START is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:160]
WARNING: [Synth 8-2611] redeclaration of ansi port cSum is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:161]
WARNING: [Synth 8-992] controller_data is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:171]
WARNING: [Synth 8-992] controller_needs_data is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:172]
WARNING: [Synth 8-992] controller_served is already implicitly declared earlier [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:173]
WARNING: [Synth 8-2611] redeclaration of ansi port debug is not allowed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:179]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_AXI_Convolution_Cont_0_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ip/AXI_Convolution_AXI_Convolution_Cont_0_0/synth/AXI_Convolution_AXI_Convolution_Cont_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXI' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXI' (1#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXIS' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v:8]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_S00_AXIS' (2#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v:8]
INFO: [Synth 8-6157] synthesizing module 'AXI_Convolution_Controller_v1_0_M00_AXIS' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6090] variable 'TDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:52]
WARNING: [Synth 8-6090] variable 'TVALID' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:53]
WARNING: [Synth 8-6090] variable 'TDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6090] variable 'TVALID' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:58]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0_M00_AXIS' (3#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-7071] port 'DMA_data' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' is unconnected for instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
WARNING: [Synth 8-7071] port 'DMA_valid' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' is unconnected for instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
WARNING: [Synth 8-7023] instance 'AXI_Convolution_Controller_v1_0_M00_AXIS_inst' of module 'AXI_Convolution_Controller_v1_0_M00_AXIS' has 9 connections declared, but only 7 given [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_Controller_v1_0' (4#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ipshared/2485/hdl/AXI_Convolution_Controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Convolution_AXI_Convolution_Cont_0_0' (5#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/AXI_Convolution/ip/AXI_Convolution_AXI_Convolution_Cont_0_0/synth/AXI_Convolution_AXI_Convolution_Cont_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.195 ; gain = 53.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.195 ; gain = 53.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.195 ; gain = 53.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1134.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1236.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1236.383 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---RAMs : 
	              144 Bit	(9 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 22    
	   8 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 51    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------+--------------------+-----------+----------------------+-------------+
|Module Name                              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------------------+--------------------+-----------+----------------------+-------------+
|AXI_Convolution_AXI_Convolution_Cont_0_0 | inst/filterSet_reg | Implied   | 16 x 16              | RAM32M x 9	 | 
+-----------------------------------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1236.383 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------------------------+--------------------+-----------+----------------------+-------------+
|Module Name                              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------------------+--------------------+-----------+----------------------+-------------+
|AXI_Convolution_AXI_Convolution_Cont_0_0 | inst/filterSet_reg | Implied   | 16 x 16              | RAM32M x 9	 | 
+-----------------------------------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1246.312 ; gain = 165.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |     1|
|3     |LUT2   |   208|
|4     |LUT3   |    46|
|5     |LUT4   |   205|
|6     |LUT5   |    18|
|7     |LUT6   |   225|
|8     |MUXF7  |    32|
|9     |RAM32M |     9|
|10    |FDRE   |   696|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.570 ; gain = 66.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1249.570 ; gain = 168.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1261.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1261.625 ; gain = 180.957
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/AXI_Convolution_AXI_Convolution_Cont_0_0_synth_1/AXI_Convolution_AXI_Convolution_Cont_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AXI_Convolution_AXI_Convolution_Cont_0_0, cache-ID = 2bfa096e96011440
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/AXI_Convolution_AXI_Convolution_Cont_0_0_synth_1/AXI_Convolution_AXI_Convolution_Cont_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI_Convolution_AXI_Convolution_Cont_0_0_utilization_synth.rpt -pb AXI_Convolution_AXI_Convolution_Cont_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 21:42:35 2020...
