<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p786" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_786{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_786{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_786{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_786{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_786{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_786{left:145px;bottom:874px;letter-spacing:0.12px;word-spacing:0.06px;}
#t7_786{left:145px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t8_786{left:673px;bottom:855px;}
#t9_786{left:681px;bottom:847px;letter-spacing:-0.12px;}
#ta_786{left:145px;bottom:830px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tb_786{left:145px;bottom:813px;letter-spacing:-0.13px;}
#tc_786{left:145px;bottom:796px;letter-spacing:-0.15px;word-spacing:0.06px;}
#td_786{left:145px;bottom:780px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_786{left:558px;bottom:780px;letter-spacing:-0.18px;word-spacing:0.11px;}
#tf_786{left:663px;bottom:780px;letter-spacing:-0.09px;}
#tg_786{left:145px;bottom:763px;letter-spacing:-0.11px;}
#th_786{left:145px;bottom:746px;letter-spacing:-0.13px;}
#ti_786{left:145px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tj_786{left:145px;bottom:702px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tk_786{left:145px;bottom:685px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tl_786{left:145px;bottom:656px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tm_786{left:275px;bottom:656px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tn_786{left:275px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#to_786{left:145px;bottom:610px;letter-spacing:-0.19px;word-spacing:0.13px;}
#tp_786{left:275px;bottom:610px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tq_786{left:275px;bottom:593px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_786{left:145px;bottom:566px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#ts_786{left:145px;bottom:549px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tt_786{left:145px;bottom:532px;letter-spacing:-0.11px;}
#tu_786{left:145px;bottom:515px;letter-spacing:-0.11px;}
#tv_786{left:145px;bottom:499px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_786{left:145px;bottom:471px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tx_786{left:145px;bottom:454px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ty_786{left:145px;bottom:437px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tz_786{left:145px;bottom:421px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_786{left:145px;bottom:404px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_786{left:384px;bottom:404px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t12_786{left:508px;bottom:404px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t13_786{left:145px;bottom:376px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t14_786{left:145px;bottom:359px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t15_786{left:145px;bottom:343px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t16_786{left:145px;bottom:326px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t17_786{left:145px;bottom:309px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t18_786{left:145px;bottom:282px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t19_786{left:145px;bottom:262px;}
#t1a_786{left:182px;bottom:262px;letter-spacing:-0.12px;}
#t1b_786{left:145px;bottom:242px;}
#t1c_786{left:182px;bottom:242px;letter-spacing:-0.11px;}
#t1d_786{left:145px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t1e_786{left:145px;bottom:197px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1f_786{left:145px;bottom:181px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1g_786{left:211px;bottom:181px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#t1h_786{left:411px;bottom:181px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1i_786{left:145px;bottom:164px;letter-spacing:-0.17px;word-spacing:0.08px;}
#t1j_786{left:359px;bottom:164px;}

.s1_786{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_786{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_786{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_786{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_786{font-size:7px;font-family:Times-Roman_4fq;color:#000;}
.s6_786{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_786{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts786" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg786Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg786" style="-webkit-user-select: none;"><object width="825" height="990" data="786/786.svg" type="image/svg+xml" id="pdf786" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_786" class="t s1_786">Caches and Write Buffers </span>
<span id="t2_786" class="t s2_786">B6-2 </span><span id="t3_786" class="t s1_786">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_786" class="t s2_786">ARM DDI 0100I </span>
<span id="t5_786" class="t s3_786">B6.1 </span><span id="t6_786" class="t s3_786">About caches and write buffers </span>
<span id="t7_786" class="t s4_786">Caches and write buffers to improve average system performance are now commonplace in ARM </span>
<span id="t8_786" class="t s5_786">® </span>
<span id="t9_786" class="t s4_786">memory </span>
<span id="ta_786" class="t s4_786">systems. Core clock rates have increased at a faster rate than memory access times over recent years. This </span>
<span id="tb_786" class="t s4_786">factor, and smaller process geometries, the economics of on-chip memory, and system power constraints </span>
<span id="tc_786" class="t s4_786">have encouraged the use of caches to meet growing system demands. However, the relative cost of </span>
<span id="td_786" class="t s4_786">closely-coupled memory over memory at other points in the hierarchy (see </span><span id="te_786" class="t s6_786">Memory hierarchy </span><span id="tf_786" class="t s4_786">on </span>
<span id="tg_786" class="t s4_786">page B1-4) remains high. Therefore, closely-coupled memory is well suited to the shared-use memory </span>
<span id="th_786" class="t s4_786">model caches and write buffers provide. </span>
<span id="ti_786" class="t s4_786">A cache is a block of high-speed memory locations containing both address information (commonly known </span>
<span id="tj_786" class="t s4_786">as TAG bits) and the associated data,. The purpose is to increase the average speed of a memory access. </span>
<span id="tk_786" class="t s4_786">Caches operate on two principles of locality: </span>
<span id="tl_786" class="t s7_786">Spatial locality </span><span id="tm_786" class="t s4_786">an access to one location is likely to be followed by accesses from adjacent </span>
<span id="tn_786" class="t s4_786">locations, for example, sequential instruction execution or usage of a data structure </span>
<span id="to_786" class="t s7_786">Temporal locality </span><span id="tp_786" class="t s4_786">an access to an area of memory is likely to be repeated within a short time period, </span>
<span id="tq_786" class="t s4_786">for example execution of a code loop. </span>
<span id="tr_786" class="t s4_786">To minimize the quantity of control information stored, the spatial locality property is used to group several </span>
<span id="ts_786" class="t s4_786">locations together under the same TAG. This logical block of memory locations is commonly known as a </span>
<span id="tt_786" class="t s4_786">cache line, and is typically 32 bytes long. When data is loaded into a cache, access times for subsequent </span>
<span id="tu_786" class="t s4_786">loads and stores are dramatically reduced, resulting in overall performance benefits. An access to </span>
<span id="tv_786" class="t s4_786">information already in the cache is known as a cache hit, and other accesses are called cache misses. </span>
<span id="tw_786" class="t s4_786">Normally, caches are self-managing with the updates occurring automatically. Whenever the processor </span>
<span id="tx_786" class="t s4_786">wants to access a cacheable location, the cache is checked. If the access is a cache hit, the access occurs </span>
<span id="ty_786" class="t s4_786">immediately, otherwise a location is allocated and the cache line loaded from memory. Different cache </span>
<span id="tz_786" class="t s4_786">topologies and access policies are possible. All cache topologies and access policies must comply with a </span>
<span id="t10_786" class="t s4_786">memory coherence model. See Chapter B2 </span><span id="t11_786" class="t s6_786">Memory Order Model </span><span id="t12_786" class="t s4_786">for more details on memory ordering. </span>
<span id="t13_786" class="t s4_786">A write buffer is a block of high-speed memory whose purpose is to optimize stores to main memory. When </span>
<span id="t14_786" class="t s4_786">a store occurs, its data, address and other details, for example data size, are written to the write buffer at high </span>
<span id="t15_786" class="t s4_786">speed. The write buffer then completes the store at main memory speed. This is typically much slower than </span>
<span id="t16_786" class="t s4_786">the speed of the ARM processor. In the meantime, the ARM processor can proceed to execute further </span>
<span id="t17_786" class="t s4_786">instructions at full speed. </span>
<span id="t18_786" class="t s4_786">Write buffers and caches introduce a number of potential problems, mainly because of: </span>
<span id="t19_786" class="t s4_786">• </span><span id="t1a_786" class="t s4_786">memory accesses occurring at times other than when the programmer would normally expect them </span>
<span id="t1b_786" class="t s4_786">• </span><span id="t1c_786" class="t s4_786">there being multiple physical locations where a data item can be held. </span>
<span id="t1d_786" class="t s4_786">This chapter discusses cache features, associated problems, and the cache and write buffer control facilities </span>
<span id="t1e_786" class="t s4_786">that can be used to manage them. They are common to the MMU system architecture described in </span>
<span id="t1f_786" class="t s4_786">Chapter B4 </span><span id="t1g_786" class="t s6_786">Virtual Memory System Architecture </span><span id="t1h_786" class="t s4_786">and the PMU system architecture described in Chapter B5 </span>
<span id="t1i_786" class="t s6_786">Protected Memory System Architecture</span><span id="t1j_786" class="t s4_786">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
