v 20060123 1
B 300 300 3700 6600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4000 7000 9 10 0 0 0 0 1
footprint=LFCSP_VQ56
T 4000 7200 9 10 0 0 0 0 1
description=Analog Devices DDS chip
T 4000 7400 9 10 0 0 0 0 1
device=AD9958BCPZ
T 4000 7600 9 10 0 0 0 0 1
dist-license=GPL
T 4000 7800 9 10 0 0 0 0 1
use-license=unlimited
T 4000 8000 9 10 0 0 0 0 1
author=Newell Jensen newell.jensen@gmail.com
T 2200 6300 9 10 1 1 0 3 1
refdes=U?
T 2200 5900 9 10 1 1 0 3 1
AD9958
P 0 6500 300 6500 1 0 0
{
T 350 6500 9 10 1 1 0 1 1
pinlabel=SYNC_IN
T 200 6550 5 8 1 1 0 6 1
pinnumber=1
T 200 6550 5 8 0 1 0 6 1
pinseq=1
T 200 6550 9 10 0 1 0 6 1
pintype=pas
}
P 0 6300 300 6300 1 0 0
{
T 350 6300 9 10 1 1 0 1 1
pinlabel=SYNC_OUT
T 200 6350 5 8 1 1 0 6 1
pinnumber=2
T 200 6350 5 8 0 1 0 6 1
pinseq=2
T 200 6350 9 10 0 1 0 6 1
pintype=pas
}
P 0 6100 300 6100 1 0 0
{
T 350 6100 9 10 1 1 0 1 1
pinlabel=MASTER_RESET
T 200 6150 5 8 1 1 0 6 1
pinnumber=3
T 200 6150 5 8 0 1 0 6 1
pinseq=3
T 200 6150 9 10 0 1 0 6 1
pintype=pas
}
P 0 5900 300 5900 1 0 0
{
T 350 5900 9 10 1 1 0 1 1
pinlabel=PWR_DWN_CTL
T 200 5950 5 8 1 1 0 6 1
pinnumber=4
T 200 5950 5 8 0 1 0 6 1
pinseq=4
T 200 5950 9 10 0 1 0 6 1
pintype=pas
}
P 0 5700 300 5700 1 0 0
{
T 350 5700 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 5750 5 8 1 1 0 6 1
pinnumber=5
T 200 5750 5 8 0 1 0 6 1
pinseq=5
T 200 5750 9 10 0 1 0 6 1
pintype=pas
}
P 0 5500 300 5500 1 0 0
{
T 350 5500 9 10 1 1 0 1 1
pinlabel=AGND
T 200 5550 5 8 1 1 0 6 1
pinnumber=6
T 200 5550 5 8 0 1 0 6 1
pinseq=6
T 200 5550 9 10 0 1 0 6 1
pintype=pas
}
P 0 5300 300 5300 1 0 0
{
T 350 5300 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 5350 5 8 1 1 0 6 1
pinnumber=7
T 200 5350 5 8 0 1 0 6 1
pinseq=7
T 200 5350 9 10 0 1 0 6 1
pintype=pas
}
P 0 5100 300 5100 1 0 0
{
T 350 5100 9 10 1 1 0 1 1
pinlabel=CHO_IOUT
T 200 5150 5 8 1 1 0 6 1
pinnumber=8
T 200 5150 5 8 0 1 0 6 1
pinseq=8
T 200 5150 9 10 0 1 0 6 1
pintype=pas
}
V 250 4900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 4900 200 4900 1 0 0
{
T 350 4900 9 10 1 1 0 1 1
pinlabel=\_CHO_IOUT\_
T 200 4950 5 8 1 1 0 6 1
pinnumber=9
T 200 4950 5 8 0 1 0 6 1
pinseq=9
T 200 4950 9 10 0 1 0 6 1
pintype=pas
}
P 0 4700 300 4700 1 0 0
{
T 350 4700 9 10 1 1 0 1 1
pinlabel=AGND
T 200 4750 5 8 1 1 0 6 1
pinnumber=10
T 200 4750 5 8 0 1 0 6 1
pinseq=10
T 200 4750 9 10 0 1 0 6 1
pintype=pas
}
P 0 4500 300 4500 1 0 0
{
T 350 4500 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 4550 5 8 1 1 0 6 1
pinnumber=11
T 200 4550 5 8 0 1 0 6 1
pinseq=11
T 200 4550 9 10 0 1 0 6 1
pintype=pas
}
P 0 4300 300 4300 1 0 0
{
T 350 4300 9 10 1 1 0 1 1
pinlabel=AGND
T 200 4350 5 8 1 1 0 6 1
pinnumber=12
T 200 4350 5 8 0 1 0 6 1
pinseq=12
T 200 4350 9 10 0 1 0 6 1
pintype=pas
}
P 0 4100 300 4100 1 0 0
{
T 350 4100 9 10 1 1 0 1 1
pinlabel=CH1_IOUT
T 200 4150 5 8 1 1 0 6 1
pinnumber=13
T 200 4150 5 8 0 1 0 6 1
pinseq=13
T 200 4150 9 10 0 1 0 6 1
pintype=pas
}
V 250 3900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 3900 200 3900 1 0 0
{
T 350 3900 9 10 1 1 0 1 1
pinlabel=\_CH1_IOUT\_
T 200 3950 5 8 1 1 0 6 1
pinnumber=14
T 200 3950 5 8 0 1 0 6 1
pinseq=14
T 200 3950 9 10 0 1 0 6 1
pintype=pas
}
P 0 3100 300 3100 1 0 0
{
T 350 3100 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 3150 5 8 1 1 0 6 1
pinnumber=15
T 200 3150 5 8 0 1 0 6 1
pinseq=15
T 200 3150 9 10 0 1 0 6 1
pintype=pas
}
P 0 2900 300 2900 1 0 0
{
T 350 2900 9 10 1 1 0 1 1
pinlabel=AGND
T 200 2950 5 8 1 1 0 6 1
pinnumber=16
T 200 2950 5 8 0 1 0 6 1
pinseq=16
T 200 2950 9 10 0 1 0 6 1
pintype=pas
}
P 0 2700 300 2700 1 0 0
{
T 350 2700 9 10 1 1 0 1 1
pinlabel=DAC_RSET
T 200 2750 5 8 1 1 0 6 1
pinnumber=17
T 200 2750 5 8 0 1 0 6 1
pinseq=17
T 200 2750 9 10 0 1 0 6 1
pintype=pas
}
P 0 2500 300 2500 1 0 0
{
T 350 2500 9 10 1 1 0 1 1
pinlabel=AGND
T 200 2550 5 8 1 1 0 6 1
pinnumber=18
T 200 2550 5 8 0 1 0 6 1
pinseq=18
T 200 2550 9 10 0 1 0 6 1
pintype=pas
}
P 0 2300 300 2300 1 0 0
{
T 350 2300 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 2350 5 8 1 1 0 6 1
pinnumber=19
T 200 2350 5 8 0 1 0 6 1
pinseq=19
T 200 2350 9 10 0 1 0 6 1
pintype=pas
}
P 0 2100 300 2100 1 0 0
{
T 350 2100 9 10 1 1 0 1 1
pinlabel=AGND
T 200 2150 5 8 1 1 0 6 1
pinnumber=20
T 200 2150 5 8 0 1 0 6 1
pinseq=20
T 200 2150 9 10 0 1 0 6 1
pintype=pas
}
P 0 1900 300 1900 1 0 0
{
T 350 1900 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 1950 5 8 1 1 0 6 1
pinnumber=21
T 200 1950 5 8 0 1 0 6 1
pinseq=21
T 200 1950 9 10 0 1 0 6 1
pintype=pas
}
V 250 1700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1700 200 1700 1 0 0
{
T 350 1700 9 10 1 1 0 1 1
pinlabel=\_REF_CLK\_
T 200 1750 5 8 1 1 0 6 1
pinnumber=22
T 200 1750 5 8 0 1 0 6 1
pinseq=22
T 200 1750 9 10 0 1 0 6 1
pintype=pas
}
P 0 1500 300 1500 1 0 0
{
T 350 1500 9 10 1 1 0 1 1
pinlabel=REF_CLK
T 200 1550 5 8 1 1 0 6 1
pinnumber=23
T 200 1550 5 8 0 1 0 6 1
pinseq=23
T 200 1550 9 10 0 1 0 6 1
pintype=pas
}
P 0 1300 300 1300 1 0 0
{
T 350 1300 9 10 1 1 0 1 1
pinlabel=CLK_MODE_SEL
T 200 1350 5 8 1 1 0 6 1
pinnumber=24
T 200 1350 5 8 0 1 0 6 1
pinseq=24
T 200 1350 9 10 0 1 0 6 1
pintype=pas
}
P 0 1100 300 1100 1 0 0
{
T 350 1100 9 10 1 1 0 1 1
pinlabel=AGND
T 200 1150 5 8 1 1 0 6 1
pinnumber=25
T 200 1150 5 8 0 1 0 6 1
pinseq=25
T 200 1150 9 10 0 1 0 6 1
pintype=pas
}
P 0 900 300 900 1 0 0
{
T 350 900 9 10 1 1 0 1 1
pinlabel=AVDD
T 200 950 5 8 1 1 0 6 1
pinnumber=26
T 200 950 5 8 0 1 0 6 1
pinseq=26
T 200 950 9 10 0 1 0 6 1
pintype=pas
}
P 0 700 300 700 1 0 0
{
T 350 700 9 10 1 1 0 1 1
pinlabel=LOOP_FILTER
T 200 750 5 8 1 1 0 6 1
pinnumber=27
T 200 750 5 8 0 1 0 6 1
pinseq=27
T 200 750 9 10 0 1 0 6 1
pintype=pas
}
P 4300 1100 4000 1100 1 0 0
{
T 3950 1100 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 1150 5 8 1 1 0 0 1
pinnumber=29
T 4100 1150 5 8 0 1 0 0 1
pinseq=29
T 3900 1150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 1300 4000 1300 1 0 0
{
T 3950 1300 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 1350 5 8 1 1 0 0 1
pinnumber=30
T 4100 1350 5 8 0 1 0 0 1
pinseq=30
T 3900 1350 9 10 0 1 0 6 1
pintype=pas
}
P 4300 1500 4000 1500 1 0 0
{
T 3950 1500 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 1550 5 8 1 1 0 0 1
pinnumber=31
T 4100 1550 5 8 0 1 0 0 1
pinseq=31
T 3900 1550 9 10 0 1 0 6 1
pintype=pas
}
P 4300 1700 4000 1700 1 0 0
{
T 3950 1700 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 1750 5 8 1 1 0 0 1
pinnumber=33
T 4100 1750 5 8 0 1 0 0 1
pinseq=33
T 3900 1750 9 10 0 1 0 6 1
pintype=pas
}
P 4300 1900 4000 1900 1 0 0
{
T 3950 1900 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 1950 5 8 1 1 0 0 1
pinnumber=35
T 4100 1950 5 8 0 1 0 0 1
pinseq=35
T 3900 1950 9 10 0 1 0 6 1
pintype=pas
}
P 4300 2100 4000 2100 1 0 0
{
T 3950 2100 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 2150 5 8 1 1 0 0 1
pinnumber=36
T 4100 2150 5 8 0 1 0 0 1
pinseq=36
T 3900 2150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 2300 4000 2300 1 0 0
{
T 3950 2300 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 2350 5 8 1 1 0 0 1
pinnumber=37
T 4100 2350 5 8 0 1 0 0 1
pinseq=37
T 3900 2350 9 10 0 1 0 6 1
pintype=pas
}
P 4300 2500 4000 2500 1 0 0
{
T 3950 2500 9 10 1 1 0 7 1
pinlabel=AVDD
T 4100 2550 5 8 1 1 0 0 1
pinnumber=39
T 4100 2550 5 8 0 1 0 0 1
pinseq=39
T 3900 2550 9 10 0 1 0 6 1
pintype=pas
}
P 4300 2700 4000 2700 1 0 0
{
T 3950 2700 9 10 1 1 0 7 1
pinlabel=P0
T 4100 2750 5 8 1 1 0 0 1
pinnumber=40
T 4100 2750 5 8 0 1 0 0 1
pinseq=40
T 3900 2750 9 10 0 1 0 6 1
pintype=pas
}
P 4300 2900 4000 2900 1 0 0
{
T 3950 2900 9 10 1 1 0 7 1
pinlabel=P1
T 4100 2950 5 8 1 1 0 0 1
pinnumber=41
T 4100 2950 5 8 0 1 0 0 1
pinseq=41
T 3900 2950 9 10 0 1 0 6 1
pintype=pas
}
P 4300 3100 4000 3100 1 0 0
{
T 3950 3100 9 10 1 1 0 7 1
pinlabel=P2
T 4100 3150 5 8 1 1 0 0 1
pinnumber=42
T 4100 3150 5 8 0 1 0 0 1
pinseq=42
T 3900 3150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 3900 4000 3900 1 0 0
{
T 3950 3900 9 10 1 1 0 7 1
pinlabel=P3
T 4100 3950 5 8 1 1 0 0 1
pinnumber=43
T 4100 3950 5 8 0 1 0 0 1
pinseq=43
T 3900 3950 9 10 0 1 0 6 1
pintype=pas
}
P 4300 4100 4000 4100 1 0 0
{
T 3950 4100 9 10 1 1 0 7 1
pinlabel=DGND
T 4100 4150 5 8 1 1 0 0 1
pinnumber=44
T 4100 4150 5 8 0 1 0 0 1
pinseq=44
T 3900 4150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 4300 4000 4300 1 0 0
{
T 3950 4300 9 10 1 1 0 7 1
pinlabel=DVDD
T 4100 4350 5 8 1 1 0 0 1
pinnumber=45
T 4100 4350 5 8 0 1 0 0 1
pinseq=45
T 3900 4350 9 10 0 1 0 6 1
pintype=pas
}
P 4300 4500 4000 4500 1 0 0
{
T 3950 4500 9 10 1 1 0 7 1
pinlabel=I/O_UPDATE
T 4100 4550 5 8 1 1 0 0 1
pinnumber=46
T 4100 4550 5 8 0 1 0 0 1
pinseq=46
T 3900 4550 9 10 0 1 0 6 1
pintype=pas
}
V 4050 4700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4300 4700 4100 4700 1 0 0
{
T 3950 4700 9 10 1 1 0 7 1
pinlabel=\_CS\_
T 4100 4750 5 8 1 1 0 0 1
pinnumber=47
T 4100 4750 5 8 0 1 0 0 1
pinseq=47
T 3900 4750 9 10 0 1 0 6 1
pintype=pas
}
P 4300 4900 4000 4900 1 0 0
{
T 3950 4900 9 10 1 1 0 7 1
pinlabel=SCLK
T 4100 4950 5 8 1 1 0 0 1
pinnumber=48
T 4100 4950 5 8 0 1 0 0 1
pinseq=48
T 3900 4950 9 10 0 1 0 6 1
pintype=pas
}
P 4300 5100 4000 5100 1 0 0
{
T 3950 5100 9 10 1 1 0 7 1
pinlabel=DVDD_I/O
T 4100 5150 5 8 1 1 0 0 1
pinnumber=49
T 4100 5150 5 8 0 1 0 0 1
pinseq=49
T 3900 5150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 5300 4000 5300 1 0 0
{
T 3950 5300 9 10 1 1 0 7 1
pinlabel=SDIO_0
T 4100 5350 5 8 1 1 0 0 1
pinnumber=50
T 4100 5350 5 8 0 1 0 0 1
pinseq=50
T 3900 5350 9 10 0 1 0 6 1
pintype=pas
}
P 4300 5500 4000 5500 1 0 0
{
T 3950 5500 9 10 1 1 0 7 1
pinlabel=SDIO_1
T 4100 5550 5 8 1 1 0 0 1
pinnumber=51
T 4100 5550 5 8 0 1 0 0 1
pinseq=51
T 3900 5550 9 10 0 1 0 6 1
pintype=pas
}
P 4300 5700 4000 5700 1 0 0
{
T 3950 5700 9 10 1 1 0 7 1
pinlabel=SDIO_2
T 4100 5750 5 8 1 1 0 0 1
pinnumber=52
T 4100 5750 5 8 0 1 0 0 1
pinseq=52
T 3900 5750 9 10 0 1 0 6 1
pintype=pas
}
P 4300 5900 4000 5900 1 0 0
{
T 3950 5900 9 10 1 1 0 7 1
pinlabel=SDIO_3
T 4100 5950 5 8 1 1 0 0 1
pinnumber=53
T 4100 5950 5 8 0 1 0 0 1
pinseq=53
T 3900 5950 9 10 0 1 0 6 1
pintype=pas
}
P 4300 6100 4000 6100 1 0 0
{
T 3950 6100 9 10 1 1 0 7 1
pinlabel=SYNC_CLK
T 4100 6150 5 8 1 1 0 0 1
pinnumber=54
T 4100 6150 5 8 0 1 0 0 1
pinseq=54
T 3900 6150 9 10 0 1 0 6 1
pintype=pas
}
P 4300 6300 4000 6300 1 0 0
{
T 3950 6300 9 10 1 1 0 7 1
pinlabel=DVDD
T 4100 6350 5 8 1 1 0 0 1
pinnumber=55
T 4100 6350 5 8 0 1 0 0 1
pinseq=55
T 3900 6350 9 10 0 1 0 6 1
pintype=pas
}
P 4300 6500 4000 6500 1 0 0
{
T 3950 6500 9 10 1 1 0 7 1
pinlabel=DGND
T 4100 6550 5 8 1 1 0 0 1
pinnumber=56
T 4100 6550 5 8 0 1 0 0 1
pinseq=56
T 3900 6550 9 10 0 1 0 6 1
pintype=pas
}
