Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 15 22:39:01 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     26          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               74          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (20)

1. checking no_clock (154)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: fsm/reset_turnos_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (20)
-----------------------------
 There are 20 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.770      -29.566                      4                  378        0.067        0.000                      0                  378        4.020        0.000                       0                   280  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.770      -29.566                      4                  348        0.067        0.000                      0                  348        4.020        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.623        0.000                      0                   30        1.404        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.770ns,  Total Violation      -29.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.770ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.770ns  (logic 7.511ns (42.268%)  route 10.259ns (57.732%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.617     5.219    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y109        FDCE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=65, routed)          0.945     6.620    dados_aleatorios/dados[1][1]
    SLICE_X46Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.744 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.744    dados_aleatorios/resultado[4]_i_104__0_n_1
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.202 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=28, routed)          0.393     7.595    dados_aleatorios/resultado_reg[4]_i_66_n_3
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.332     7.927 r  dados_aleatorios/resultado[4]_i_118/O
                         net (fo=1, routed)           0.407     8.334    dados_aleatorios/resultado[4]_i_118_n_1
    SLICE_X47Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  dados_aleatorios/resultado[4]_i_108/O
                         net (fo=1, routed)           0.000     8.458    dados_aleatorios/resultado[4]_i_108_n_1
    SLICE_X47Y109        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.915 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=21, routed)          0.629     9.544    dados_aleatorios/resultado_reg[4]_i_67_n_3
    SLICE_X49Y109        LUT5 (Prop_lut5_I4_O)        0.329     9.873 f  dados_aleatorios/resultado[4]_i_121/O
                         net (fo=1, routed)           0.154    10.027    dados_aleatorios/puntuaciones1/instance_caso_ep/p_2_in[1]
    SLICE_X49Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.151 r  dados_aleatorios/resultado[4]_i_114_comp/O
                         net (fo=1, routed)           0.195    10.346    dados_aleatorios/resultado[4]_i_114_n_1
    SLICE_X48Y109        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.811 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=7, routed)           0.514    11.325    dados_aleatorios/resultado_reg[4]_i_88_n_3
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.329    11.654 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=3, routed)           0.826    12.480    dados_aleatorios/resultado[4]_i_83_n_1
    SLICE_X44Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.604 r  dados_aleatorios/resultado[4]_i_112/O
                         net (fo=1, routed)           0.000    12.604    dados_aleatorios/resultado[4]_i_112_n_1
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.061 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.495    13.557    dados_aleatorios/resultado_reg[4]_i_81_n_3
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.329    13.886 r  dados_aleatorios/resultado[4]_i_45/O
                         net (fo=10, routed)          0.832    14.718    dados_aleatorios/resultado[4]_i_45_n_1
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.124    14.842 r  dados_aleatorios/resultado[4]_i_79/O
                         net (fo=1, routed)           0.000    14.842    dados_aleatorios/resultado[4]_i_79_n_1
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.299 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=22, routed)          0.680    15.979    dados_aleatorios/resultado_reg[4]_i_39_n_3
    SLICE_X47Y108        LUT3 (Prop_lut3_I2_O)        0.329    16.308 f  dados_aleatorios/resultado[4]_i_52/O
                         net (fo=5, routed)           0.407    16.715    dados_aleatorios/resultado[4]_i_52_n_1
    SLICE_X49Y108        LUT6 (Prop_lut6_I4_O)        0.124    16.839 r  dados_aleatorios/resultado[4]_i_85/O
                         net (fo=1, routed)           0.715    17.554    dados_aleatorios/resultado[4]_i_85_n_1
    SLICE_X48Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.019 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.636    18.655    dados_aleatorios/resultado_reg[4]_i_48_n_3
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.329    18.984 r  dados_aleatorios/resultado[4]_i_94_comp_1/O
                         net (fo=1, routed)           0.324    19.308    dados_aleatorios/resultado[4]_i_94_n_1
    SLICE_X49Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.773 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.510    20.282    dados_aleatorios/resultado_reg[4]_i_56_n_3
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.329    20.611 r  dados_aleatorios/resultado[4]_i_20/O
                         net (fo=1, routed)           0.000    20.611    dados_aleatorios/resultado[4]_i_20_n_1
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.144 r  dados_aleatorios/resultado_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.939    22.083    dados_aleatorios/resultado_reg[4]_i_7_n_1
    SLICE_X51Y108        LUT5 (Prop_lut5_I4_O)        0.124    22.207 f  dados_aleatorios/resultado[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.658    22.865    dados_aleatorios/resultado[4]_i_3_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124    22.989 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.989    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X50Y107        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.494    14.916    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.079    15.219    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 -7.770    

Slack (VIOLATED) :        -7.368ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.315ns  (logic 7.567ns (43.701%)  route 9.748ns (56.299%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.617     5.219    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y109        FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=70, routed)          0.731     6.407    dados_aleatorios/dados[0][1]
    SLICE_X44Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.531 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.531    dados_aleatorios/resultado[4]_i_104__2_n_1
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.988 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.406     7.394    dados_aleatorios/resultado_reg[4]_i_66__1_n_3
    SLICE_X44Y109        LUT3 (Prop_lut3_I2_O)        0.329     7.723 r  dados_aleatorios/resultado[4]_i_118__1/O
                         net (fo=2, routed)           0.296     8.019    dados_aleatorios/resultado[4]_i_118__1_n_1
    SLICE_X43Y109        LUT6 (Prop_lut6_I5_O)        0.124     8.143 r  dados_aleatorios/resultado[4]_i_106__1/O
                         net (fo=1, routed)           0.340     8.483    dados_aleatorios/resultado[4]_i_106__1_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.948 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.384     9.332    dados_aleatorios/resultado_reg[4]_i_67__1_n_3
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.329     9.661 f  dados_aleatorios/resultado[4]_i_120__1/O
                         net (fo=1, routed)           0.416    10.077    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[0]
    SLICE_X44Y109        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  dados_aleatorios/resultado[4]_i_114__1/O
                         net (fo=1, routed)           0.339    10.539    dados_aleatorios/resultado[4]_i_114__1_n_1
    SLICE_X46Y110        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.027 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.346    11.374    dados_aleatorios/resultado_reg[4]_i_88__1_n_3
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.332    11.706 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=5, routed)           0.606    12.312    dados_aleatorios/resultado[4]_i_83__1_n_1
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.436 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.568    13.004    dados_aleatorios/resultado[4]_i_110__1_n_1
    SLICE_X50Y110        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.492 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=10, routed)          0.551    14.042    dados_aleatorios/resultado_reg[4]_i_81__1_n_3
    SLICE_X47Y111        LUT5 (Prop_lut5_I4_O)        0.332    14.374 r  dados_aleatorios/resultado[4]_i_45__1/O
                         net (fo=11, routed)          0.855    15.229    dados_aleatorios/resultado[4]_i_45__1_n_1
    SLICE_X47Y112        LUT4 (Prop_lut4_I0_O)        0.124    15.353 r  dados_aleatorios/resultado[4]_i_79__1/O
                         net (fo=1, routed)           0.000    15.353    dados_aleatorios/resultado[4]_i_79__1_n_1
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.810 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=23, routed)          0.669    16.479    dados_aleatorios/resultado_reg[4]_i_39__1_n_3
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.329    16.808 r  dados_aleatorios/resultado[4]_i_55__1_replica/O
                         net (fo=3, routed)           0.808    17.616    dados_aleatorios/resultado[4]_i_55__1_n_1_repN
    SLICE_X49Y113        LUT6 (Prop_lut6_I3_O)        0.124    17.740 r  dados_aleatorios/resultado[4]_i_87__1/O
                         net (fo=1, routed)           0.000    17.740    dados_aleatorios/resultado[4]_i_87__1_n_1
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.197 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.514    18.711    dados_aleatorios/resultado_reg[4]_i_48__1_n_3
    SLICE_X44Y113        LUT6 (Prop_lut6_I5_O)        0.329    19.040 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.189    19.229    dados_aleatorios/resultado[4]_i_94__1_n_1
    SLICE_X45Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.694 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.492    20.187    dados_aleatorios/resultado_reg[4]_i_56__1_n_3
    SLICE_X50Y113        LUT6 (Prop_lut6_I0_O)        0.329    20.516 r  dados_aleatorios/resultado[4]_i_20__1/O
                         net (fo=1, routed)           0.000    20.516    dados_aleatorios/resultado[4]_i_20__1_n_1
    SLICE_X50Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.049 r  dados_aleatorios/resultado_reg[4]_i_7__1/CO[3]
                         net (fo=1, routed)           0.797    21.846    dados_aleatorios/resultado_reg[4]_i_7__1_n_1
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.124    21.970 r  dados_aleatorios/resultado[4]_i_3__1_comp/O
                         net (fo=1, routed)           0.441    22.411    dados_aleatorios/resultado[4]_i_3__1_n_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.535 r  dados_aleatorios/resultado[4]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.535    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X48Y113        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.492    14.914    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X48Y113        FDCE (Setup_fdce_C_D)        0.029    15.167    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -22.535    
  -------------------------------------------------------------------
                         slack                                 -7.368    

Slack (VIOLATED) :        -7.248ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.203ns  (logic 7.588ns (44.108%)  route 9.615ns (55.892%))
  Logic Levels:           23  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.621     5.223    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y109        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  dados_aleatorios/dados_i_reg[1][0]_replica_1/Q
                         net (fo=19, routed)          0.939     6.618    dados_aleatorios/dados[1][0]_repN_1
    SLICE_X42Y109        LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.742    dados_aleatorios/resultado[4]_i_104_n_1
    SLICE_X42Y109        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.200 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=28, routed)          0.612     7.812    dados_aleatorios/resultado_reg[4]_i_66__2_n_3
    SLICE_X42Y110        LUT3 (Prop_lut3_I2_O)        0.332     8.144 r  dados_aleatorios/resultado[4]_i_118__2/O
                         net (fo=1, routed)           0.343     8.487    dados_aleatorios/resultado[4]_i_118__2_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I4_O)        0.124     8.611 r  dados_aleatorios/resultado[4]_i_108__2/O
                         net (fo=1, routed)           0.000     8.611    dados_aleatorios/resultado[4]_i_108__2_n_1
    SLICE_X43Y110        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.068 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=21, routed)          0.686     9.754    dados_aleatorios/resultado_reg[4]_i_67__2_n_3
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.329    10.083 f  dados_aleatorios/resultado[4]_i_121__2/O
                         net (fo=1, routed)           0.300    10.383    dados_aleatorios/puntuaciones2/instance_caso_eg/p_2_in[1]
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.507 r  dados_aleatorios/resultado[4]_i_114__2/O
                         net (fo=1, routed)           0.323    10.830    dados_aleatorios/resultado[4]_i_114__2_n_1
    SLICE_X43Y111        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.295 r  dados_aleatorios/resultado_reg[4]_i_88__2/CO[1]
                         net (fo=8, routed)           0.373    11.667    dados_aleatorios/resultado_reg[4]_i_88__2_n_3
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.329    11.996 r  dados_aleatorios/resultado[4]_i_83__2/O
                         net (fo=1, routed)           0.452    12.448    dados_aleatorios/resultado[4]_i_83__2_n_1
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.572 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.331    12.904    dados_aleatorios/resultado[4]_i_110__2_n_1
    SLICE_X42Y111        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.392 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=11, routed)          0.537    13.929    dados_aleatorios/resultado_reg[4]_i_81__2_n_3
    SLICE_X38Y111        LUT5 (Prop_lut5_I4_O)        0.332    14.261 r  dados_aleatorios/resultado[4]_i_54__2/O
                         net (fo=7, routed)           0.623    14.884    dados_aleatorios/resultado[4]_i_54__2_n_1
    SLICE_X39Y111        LUT4 (Prop_lut4_I1_O)        0.124    15.008 r  dados_aleatorios/resultado[4]_i_92__2/O
                         net (fo=1, routed)           0.000    15.008    dados_aleatorios/resultado[4]_i_92__2_n_1
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.465 r  dados_aleatorios/resultado_reg[4]_i_51__2/CO[1]
                         net (fo=21, routed)          0.464    15.929    dados_aleatorios/resultado_reg[4]_i_51__2_n_3
    SLICE_X38Y111        LUT6 (Prop_lut6_I5_O)        0.329    16.258 r  dados_aleatorios/resultado[4]_i_65__2/O
                         net (fo=5, routed)           0.579    16.837    dados_aleatorios/resultado[4]_i_65__2_n_1
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.961 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.465    17.426    dados_aleatorios/resultado[4]_i_85__2_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.891 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.506    18.397    dados_aleatorios/resultado_reg[4]_i_48__2_n_3
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.329    18.726 r  dados_aleatorios/resultado[4]_i_94__2_comp_1/O
                         net (fo=1, routed)           0.330    19.056    dados_aleatorios/resultado[4]_i_94__2_n_1
    SLICE_X38Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.544 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.633    20.177    dados_aleatorios/resultado_reg[4]_i_56__2_n_3
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.332    20.509 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    20.509    dados_aleatorios/resultado[4]_i_20__2_n_1
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.059 r  dados_aleatorios/resultado_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           0.857    21.915    dados_aleatorios/resultado_reg[4]_i_7__2_n_1
    SLICE_X37Y110        LUT5 (Prop_lut5_I4_O)        0.124    22.039 r  dados_aleatorios/resultado[4]_i_3__2_comp/O
                         net (fo=1, routed)           0.263    22.302    dados_aleatorios/resultado[4]_i_3__2_n_1
    SLICE_X37Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.426 r  dados_aleatorios/resultado[4]_i_1__2_comp_1/O
                         net (fo=1, routed)           0.000    22.426    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X37Y110        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.501    14.923    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X37Y110        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X37Y110        FDCE (Setup_fdce_C_D)        0.031    15.178    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -22.426    
  -------------------------------------------------------------------
                         slack                                 -7.248    

Slack (VIOLATED) :        -7.179ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 7.635ns (44.554%)  route 9.502ns (55.446%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.617     5.219    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y110        FDCE                                         r  dados_aleatorios/dados_i_reg[1][2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  dados_aleatorios/dados_i_reg[1][2]_replica/Q
                         net (fo=27, routed)          0.818     6.494    dados_aleatorios/dados[1][2]_repN
    SLICE_X41Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.618 r  dados_aleatorios/resultado[4]_i_103__1/O
                         net (fo=1, routed)           0.000     6.618    dados_aleatorios/resultado[4]_i_103__1_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.109 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=27, routed)          0.689     7.797    dados_aleatorios/resultado_reg[4]_i_66__0_n_3
    SLICE_X41Y108        LUT3 (Prop_lut3_I2_O)        0.329     8.126 r  dados_aleatorios/resultado[4]_i_118__0/O
                         net (fo=2, routed)           0.161     8.287    dados_aleatorios/resultado[4]_i_118__0_n_1
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  dados_aleatorios/resultado[4]_i_106__0/O
                         net (fo=1, routed)           0.336     8.747    dados_aleatorios/resultado[4]_i_106__0_n_1
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.235 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.389     9.624    dados_aleatorios/resultado_reg[4]_i_67__0_n_3
    SLICE_X43Y108        LUT5 (Prop_lut5_I4_O)        0.332     9.956 f  dados_aleatorios/resultado[4]_i_121__0/O
                         net (fo=1, routed)           0.303    10.259    dados_aleatorios/puntuaciones1/instance_caso_eg/p_2_in[1]
    SLICE_X41Y108        LUT5 (Prop_lut5_I1_O)        0.124    10.383 r  dados_aleatorios/resultado[4]_i_114__0_comp/O
                         net (fo=1, routed)           0.338    10.721    dados_aleatorios/resultado[4]_i_114__0_n_1
    SLICE_X40Y108        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.186 r  dados_aleatorios/resultado_reg[4]_i_88__0/CO[1]
                         net (fo=7, routed)           0.589    11.774    dados_aleatorios/resultado_reg[4]_i_88__0_n_3
    SLICE_X41Y105        LUT6 (Prop_lut6_I5_O)        0.329    12.103 r  dados_aleatorios/resultado[4]_i_80__0/O
                         net (fo=6, routed)           0.725    12.828    dados_aleatorios/resultado[4]_i_80__0_n_1
    SLICE_X40Y105        LUT4 (Prop_lut4_I3_O)        0.124    12.952 r  dados_aleatorios/resultado[4]_i_111__0/O
                         net (fo=1, routed)           0.000    12.952    dados_aleatorios/resultado[4]_i_111__0_n_1
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.443 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=11, routed)          0.420    13.863    dados_aleatorios/resultado_reg[4]_i_81__0_n_3
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.329    14.192 r  dados_aleatorios/resultado[4]_i_45__0/O
                         net (fo=4, routed)           0.820    15.012    dados_aleatorios/resultado[4]_i_45__0_n_1
    SLICE_X43Y106        LUT4 (Prop_lut4_I0_O)        0.124    15.136 r  dados_aleatorios/resultado[4]_i_79__0/O
                         net (fo=1, routed)           0.000    15.136    dados_aleatorios/resultado[4]_i_79__0_n_1
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.593 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=21, routed)          0.403    15.996    dados_aleatorios/resultado_reg[4]_i_39__0_n_3
    SLICE_X44Y106        LUT3 (Prop_lut3_I2_O)        0.329    16.325 f  dados_aleatorios/resultado[4]_i_55__0/O
                         net (fo=4, routed)           0.460    16.785    dados_aleatorios/resultado[4]_i_55__0_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I3_O)        0.124    16.909 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.342    17.251    dados_aleatorios/resultado[4]_i_85__0_n_1
    SLICE_X41Y107        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.716 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.556    18.272    dados_aleatorios/resultado_reg[4]_i_48__0_n_3
    SLICE_X38Y107        LUT6 (Prop_lut6_I4_O)        0.329    18.601 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.332    18.933    dados_aleatorios/resultado[4]_i_94__0_n_1
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.421 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.372    19.794    dados_aleatorios/resultado_reg[4]_i_56__0_n_3
    SLICE_X38Y109        LUT6 (Prop_lut6_I0_O)        0.332    20.126 r  dados_aleatorios/resultado[4]_i_20__0/O
                         net (fo=1, routed)           0.000    20.126    dados_aleatorios/resultado[4]_i_20__0_n_1
    SLICE_X38Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.659 r  dados_aleatorios/resultado_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.878    21.536    dados_aleatorios/resultado_reg[4]_i_7__0_n_1
    SLICE_X39Y109        LUT5 (Prop_lut5_I4_O)        0.124    21.660 r  dados_aleatorios/resultado[4]_i_3__0_comp/O
                         net (fo=1, routed)           0.571    22.232    dados_aleatorios/resultado[4]_i_3__0_n_1
    SLICE_X39Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.356 r  dados_aleatorios/resultado[4]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    22.356    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X39Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.500    14.922    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X39Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X39Y110        FDCE (Setup_fdce_C_D)        0.031    15.177    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 -7.179    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 2.131ns (23.295%)  route 7.017ns (76.705%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.618     5.220    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y108        FDCE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          3.166     8.842    dados_aleatorios/dados[1][2]
    SLICE_X47Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.966 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.418    10.384    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.152    10.536 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.848    11.384    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.326    11.710 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.995    12.705    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X49Y120        LUT5 (Prop_lut5_I3_O)        0.152    12.857 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.590    13.447    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X48Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.034 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.034    dados_aleatorios/resultado_i_reg[3]_i_1_n_1
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.368 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.368    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X48Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X48Y121        FDRE (Setup_fdre_C_D)        0.062    15.193    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.131ns (23.510%)  route 6.933ns (76.490%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.618     5.220    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y108        FDCE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          3.166     8.842    dados_aleatorios/dados[1][2]
    SLICE_X47Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.966 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.418    10.384    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.152    10.536 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.848    11.384    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.326    11.710 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.995    12.705    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X49Y120        LUT5 (Prop_lut5_I3_O)        0.152    12.857 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.507    13.363    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X47Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.950 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.950    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_1
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.284    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X47Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X47Y121        FDRE (Setup_fdre_C_D)        0.062    15.193    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 2.020ns (22.353%)  route 7.017ns (77.647%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.618     5.220    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y108        FDCE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          3.166     8.842    dados_aleatorios/dados[1][2]
    SLICE_X47Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.966 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.418    10.384    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.152    10.536 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.848    11.384    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.326    11.710 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.995    12.705    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X49Y120        LUT5 (Prop_lut5_I3_O)        0.152    12.857 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.590    13.447    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X48Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.034 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.034    dados_aleatorios/resultado_i_reg[3]_i_1_n_1
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.257 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.257    puntuaciones1/instance3/resultado_i_reg[9]_0[4]
    SLICE_X48Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X48Y121        FDRE (Setup_fdre_C_D)        0.062    15.193    puntuaciones1/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.020ns (22.562%)  route 6.933ns (77.438%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.618     5.220    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y108        FDCE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          3.166     8.842    dados_aleatorios/dados[1][2]
    SLICE_X47Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.966 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.418    10.384    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.152    10.536 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.848    11.384    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.326    11.710 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.995    12.705    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X49Y120        LUT5 (Prop_lut5_I3_O)        0.152    12.857 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.507    13.363    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X47Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.950 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.950    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_1
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.173 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.173    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X47Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X47Y121        FDRE (Setup_fdre_C_D)        0.062    15.193    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 1.200ns (13.740%)  route 7.533ns (86.260%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y105        FDCE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  dados_aleatorios/dados_i_reg[4][1]/Q
                         net (fo=66, routed)          3.612     9.293    dados_aleatorios/dados[4][1]
    SLICE_X50Y118        LUT3 (Prop_lut3_I2_O)        0.124     9.417 r  dados_aleatorios/resultado[4]_i_9__0/O
                         net (fo=3, routed)           0.817    10.234    dados_aleatorios/resultado[4]_i_9__0_n_1
    SLICE_X51Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.358 r  dados_aleatorios/resultado[0]_i_16/O
                         net (fo=1, routed)           1.099    11.457    dados_aleatorios/resultado[0]_i_16_n_1
    SLICE_X51Y114        LUT6 (Prop_lut6_I5_O)        0.124    11.581 r  dados_aleatorios/resultado[0]_i_13/O
                         net (fo=1, routed)           0.993    12.574    dados_aleatorios/resultado[0]_i_13_n_1
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.426    13.124    dados_aleatorios/resultado[0]_i_3_n_1
    SLICE_X50Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.248 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.587    13.835    puntuaciones2/instance_case_t/p_0_in
    SLICE_X47Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.959 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.959    puntuaciones2/instance_case_t/resultado[0]_i_1_n_1
    SLICE_X47Y117        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.489    14.911    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X47Y117        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X47Y117        FDRE (Setup_fdre_C_D)        0.031    15.166    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 1.200ns (13.747%)  route 7.529ns (86.253%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y105        FDCE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456     5.681 f  dados_aleatorios/dados_i_reg[4][1]/Q
                         net (fo=66, routed)          3.612     9.293    dados_aleatorios/dados[4][1]
    SLICE_X50Y118        LUT3 (Prop_lut3_I2_O)        0.124     9.417 r  dados_aleatorios/resultado[4]_i_9__0/O
                         net (fo=3, routed)           0.817    10.234    dados_aleatorios/resultado[4]_i_9__0_n_1
    SLICE_X51Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.358 r  dados_aleatorios/resultado[0]_i_16/O
                         net (fo=1, routed)           1.099    11.457    dados_aleatorios/resultado[0]_i_16_n_1
    SLICE_X51Y114        LUT6 (Prop_lut6_I5_O)        0.124    11.581 r  dados_aleatorios/resultado[0]_i_13/O
                         net (fo=1, routed)           0.993    12.574    dados_aleatorios/resultado[0]_i_13_n_1
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.426    13.124    dados_aleatorios/resultado[0]_i_3_n_1
    SLICE_X50Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.248 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.583    13.831    puntuaciones1/instance_case_t/p_0_in
    SLICE_X47Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.955 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.955    puntuaciones1/instance_case_t/resultado[0]_i_1_n_1
    SLICE_X47Y117        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.489    14.911    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X47Y117        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X47Y117        FDRE (Setup_fdre_C_D)        0.029    15.164    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    down/U1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.056     1.668    down/U1/SREG_reg_n_1_[0]
    SLICE_X34Y123        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.985    down/U1/clk_IBUF_BUFG
    SLICE_X34Y123        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X34Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.601    down/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    enter/U1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.729    enter/U1/SREG_reg_n_1_[0]
    SLICE_X34Y123        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.985    enter/U1/clk_IBUF_BUFG
    SLICE_X34Y123        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X34Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.599    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.506%)  route 0.081ns (36.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.553     1.472    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X32Y123        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/Q
                         net (fo=6, routed)           0.081     1.694    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[6]
    SLICE_X32Y123        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.821     1.986    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X32Y123        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X32Y123        FDPE (Hold_fdpe_C_D)         0.071     1.543    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X39Y122        FDCE                                         r  fsm/FSM_onehot_etapa_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  fsm/FSM_onehot_etapa_reg[8]/Q
                         net (fo=11, routed)          0.115     1.728    fsm/FSM_onehot_etapa_reg[15]_0[6]
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  fsm/FSM_onehot_etapa[7]_i_1/O
                         net (fo=1, routed)           0.000     1.773    fsm/FSM_onehot_etapa[7]_i_1_n_1
    SLICE_X38Y122        FDCE                                         r  fsm/FSM_onehot_etapa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.821     1.986    fsm/clk_IBUF_BUFG
    SLICE_X38Y122        FDCE                                         r  fsm/FSM_onehot_etapa_reg[7]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X38Y122        FDCE (Hold_fdce_C_D)         0.121     1.605    fsm/FSM_onehot_etapa_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.858%)  route 0.120ns (39.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.468    fsm/clk_IBUF_BUFG
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fsm/primer_enter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.729    puntuaciones2/instance_case_t/ready_reg_0[0]
    SLICE_X45Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  puntuaciones2/instance_case_t/ready_i_1/O
                         net (fo=1, routed)           0.000     1.774    puntuaciones2/instance_case_t/ready_i_1_n_1
    SLICE_X45Y125        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.981    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X45Y125        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X45Y125        FDCE (Hold_fdce_C_D)         0.092     1.593    puntuaciones2/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fsm/contador_dado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.301%)  route 0.150ns (44.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.473    fsm/clk_IBUF_BUFG
    SLICE_X37Y122        FDRE                                         r  fsm/contador_dado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  fsm/contador_dado_reg[1]/Q
                         net (fo=4, routed)           0.150     1.765    fsm/contador_dado_reg_n_1_[1]
    SLICE_X38Y122        LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  fsm/FSM_onehot_etapa[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    fsm/FSM_onehot_etapa[9]_i_1_n_1
    SLICE_X38Y122        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.821     1.986    fsm/clk_IBUF_BUFG
    SLICE_X38Y122        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X38Y122        FDCE (Hold_fdce_C_D)         0.121     1.627    fsm/FSM_onehot_etapa_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 up/U2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.029%)  route 0.120ns (45.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.550     1.469    up/U2/clk_IBUF_BUFG
    SLICE_X41Y123        FDRE                                         r  up/U2/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  up/U2/sreg_reg[1]/Q
                         net (fo=4, routed)           0.120     1.730    up/U2/sreg[1]
    SLICE_X38Y123        FDRE                                         r  up/U2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.819     1.984    up/U2/clk_IBUF_BUFG
    SLICE_X38Y123        FDRE                                         r  up/U2/sreg_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.063     1.545    up/U2/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.423%)  route 0.127ns (40.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.468    fsm/clk_IBUF_BUFG
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fsm/primer_enter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.736    puntuaciones1/instance_case_t/ready_reg_0[0]
    SLICE_X44Y125        LUT3 (Prop_lut3_I0_O)        0.045     1.781 r  puntuaciones1/instance_case_t/ready_i_1/O
                         net (fo=1, routed)           0.000     1.781    puntuaciones1/instance_case_t/ready_i_1_n_1
    SLICE_X44Y125        FDCE                                         r  puntuaciones1/instance_case_t/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.981    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X44Y125        FDCE                                         r  puntuaciones1/instance_case_t/ready_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X44Y125        FDCE (Hold_fdce_C_D)         0.092     1.593    puntuaciones1/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fsm/segundo_enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instancia_punt_total/ready_total_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.578%)  route 0.132ns (41.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.468    fsm/clk_IBUF_BUFG
    SLICE_X41Y124        FDRE                                         r  fsm/segundo_enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fsm/segundo_enter_reg/Q
                         net (fo=3, routed)           0.132     1.741    puntuaciones2/instance1/segundo_enter
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  puntuaciones2/instance1/ready_total_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    puntuaciones2/instancia_punt_total/ready_total_reg_0
    SLICE_X45Y124        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.981    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X45Y124        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X45Y124        FDCE (Hold_fdce_C_D)         0.091     1.592    puntuaciones2/instancia_punt_total/ready_total_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dados_aleatorios/CE_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/actualizar_dados_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.553     1.472    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y123        FDCE                                         r  dados_aleatorios/CE_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.128     1.600 f  dados_aleatorios/CE_prev_reg/Q
                         net (fo=1, routed)           0.062     1.662    fsm/CE_prev
    SLICE_X32Y123        LUT2 (Prop_lut2_I1_O)        0.099     1.761 r  fsm/actualizar_dados_i_1/O
                         net (fo=1, routed)           0.000     1.761    dados_aleatorios/actualizar_dados0
    SLICE_X32Y123        FDCE                                         r  dados_aleatorios/actualizar_dados_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.821     1.986    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y123        FDCE                                         r  dados_aleatorios/actualizar_dados_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X32Y123        FDCE (Hold_fdce_C_D)         0.091     1.563    dados_aleatorios/actualizar_dados_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y123   dados_aleatorios/CE_prev_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y123   dados_aleatorios/actualizar_dados_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y109   dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y109   dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y111   dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X41Y106   dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y108   dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X41Y110   dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y108   dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y123   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/CE_prev_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/CE_prev_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X32Y123   dados_aleatorios/actualizar_dados_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones1/instance2/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones1/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones1/instance3/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones1/instance4/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones1/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones1/instance4/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones1/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.614ns (15.761%)  route 3.282ns (84.239%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.810     9.100    puntuaciones1/instance6/E[0]
    SLICE_X44Y125        FDCE                                         f  puntuaciones1/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.482    14.904    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X44Y125        FDCE                                         r  puntuaciones1/instance6/ready_reg/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.723    puntuaciones1/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.614ns (15.761%)  route 3.282ns (84.239%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.810     9.100    puntuaciones1/instance_case_t/E[0]
    SLICE_X44Y125        FDCE                                         f  puntuaciones1/instance_case_t/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.482    14.904    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X44Y125        FDCE                                         r  puntuaciones1/instance_case_t/ready_reg/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.723    puntuaciones1/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.614ns (15.761%)  route 3.282ns (84.239%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.810     9.100    puntuaciones1/instance_caso_fullh/E[0]
    SLICE_X44Y125        FDCE                                         f  puntuaciones1/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.482    14.904    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X44Y125        FDCE                                         r  puntuaciones1/instance_caso_fullh/ready_reg/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.723    puntuaciones1/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones2/instance2/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones2/instance3/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones2/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones2/instance3/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones2/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.614ns (15.753%)  route 3.284ns (84.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.812     9.102    puntuaciones2/instance4/E[0]
    SLICE_X44Y126        FDCE                                         f  puntuaciones2/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484    14.906    puntuaciones2/instance4/clk_IBUF_BUFG
    SLICE_X44Y126        FDCE                                         r  puntuaciones2/instance4/ready_reg/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.725    puntuaciones2/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.614ns (15.761%)  route 3.282ns (84.239%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.602     5.204    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.518     5.722 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.471     7.194    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.290 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.810     9.100    puntuaciones2/instance6/E[0]
    SLICE_X44Y125        FDCE                                         f  puntuaciones2/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.482    14.904    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X44Y125        FDCE                                         r  puntuaciones2/instance6/ready_reg/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.723    puntuaciones2/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.774%)  route 1.189ns (86.226%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.851    puntuaciones1/instance_caso_ep/E[0]
    SLICE_X50Y107        FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.828     1.993    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.779%)  route 1.189ns (86.221%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.850    puntuaciones1/instance1/E[0]
    SLICE_X46Y125        FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X46Y125        FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X46Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.433    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.779%)  route 1.189ns (86.221%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.850    puntuaciones1/instance_caso_eg/E[0]
    SLICE_X46Y125        FDCE                                         f  puntuaciones1/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X46Y125        FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X46Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.433    puntuaciones1/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.779%)  route 1.189ns (86.221%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.850    puntuaciones1/instance_caso_ep/E[0]
    SLICE_X46Y125        FDCE                                         f  puntuaciones1/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X46Y125        FDCE                                         r  puntuaciones1/instance_caso_ep/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X46Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.433    puntuaciones1/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.779%)  route 1.189ns (86.221%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.850    puntuaciones2/instance1/E[0]
    SLICE_X46Y125        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X46Y125        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X46Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.433    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.190ns (13.754%)  route 1.191ns (86.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.853    puntuaciones1/instance_caso_eg/E[0]
    SLICE_X39Y110        FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.832     1.997    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X39Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X39Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.425    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.190ns (13.734%)  route 1.193ns (86.266%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.625     2.855    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X37Y110        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.833     1.998    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X37Y110        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.426    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.190ns (13.750%)  route 1.192ns (86.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.624     2.853    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X48Y113        FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.826     1.991    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X48Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.419    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_m/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.190ns (13.840%)  route 1.183ns (86.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.615     2.844    puntuaciones1/instance_caso_m/E[0]
    SLICE_X48Y125        FDCE                                         f  puntuaciones1/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones1/instance_caso_m/clk_IBUF_BUFG
    SLICE_X48Y125        FDCE                                         r  puntuaciones1/instance_caso_m/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X48Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.408    puntuaciones1/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.190ns (13.779%)  route 1.189ns (86.221%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    fsm/clk_IBUF_BUFG
    SLICE_X42Y122        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164     1.635 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.568     2.204    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.621     2.850    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X47Y125        FDCE                                         f  puntuaciones2/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.815     1.980    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X47Y125        FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X47Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.408    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.874ns  (logic 3.087ns (28.388%)  route 7.787ns (71.612%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.176     8.699    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.792     9.615    fsm/segmentos[2]_i_11_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.739 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.774    10.512    fsm/segmentos[2]_i_4_n_1
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.636 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    10.636    fsm/segmentos[2]_i_2_n_1
    SLICE_X33Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    10.874 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.874    display/segmentos_vector[7]__0[2]
    SLICE_X33Y115        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.867ns  (logic 3.061ns (28.167%)  route 7.806ns (71.833%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.933     8.456    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.580 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.955     9.535    fsm/segmentos[5]_i_11_n_1
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.873    10.531    fsm/segmentos[5]_i_4_n_1
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.655    fsm/segmentos[5]_i_2_n_1
    SLICE_X32Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    10.867 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.867    display/segmentos_vector[7]__0[5]
    SLICE_X32Y117        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 3.061ns (28.297%)  route 7.756ns (71.703%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.938     8.460    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.584 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.802     9.386    fsm/segmentos[4]_i_11_n_1
    SLICE_X34Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.510 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.971    10.481    fsm/segmentos[4]_i_4_n_1
    SLICE_X32Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.605 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.605    fsm/segmentos[4]_i_2_n_1
    SLICE_X32Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    10.817 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.817    display/segmentos_vector[7]__0[4]
    SLICE_X32Y116        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 3.061ns (29.096%)  route 7.459ns (70.904%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.930     8.453    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.665     9.241    fsm/segmentos[6]_i_12_n_1
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.124     9.365 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.819    10.184    fsm/segmentos[6]_i_4_n_1
    SLICE_X31Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.308 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.308    fsm/segmentos[6]_i_2_n_1
    SLICE_X31Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    10.520 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.520    display/segmentos_vector[7]__0[6]
    SLICE_X31Y117        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 3.061ns (29.292%)  route 7.389ns (70.708%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.770     8.293    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.417 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.582     8.998    fsm/segmentos[0]_i_11_n_1
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.122 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.992    10.114    fsm/segmentos[0]_i_4_n_1
    SLICE_X31Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.238 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.238    fsm/segmentos[0]_i_2_n_1
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    10.450 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.450    display/segmentos_vector[7]__0[0]
    SLICE_X31Y116        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 3.061ns (30.047%)  route 7.126ns (69.953%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.654     8.177    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.124     8.301 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.658     8.959    fsm/segmentos[1]_i_11_n_1
    SLICE_X36Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.083 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.769     9.851    fsm/segmentos[1]_i_4_n_1
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     9.975 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000     9.975    fsm/segmentos[1]_i_2_n_1
    SLICE_X33Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    10.187 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.187    display/segmentos_vector[7]__0[1]
    SLICE_X33Y115        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 3.087ns (30.341%)  route 7.087ns (69.659%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        LDCE                         0.000     0.000 r  puntuaciones1/instance4/resultado_reg[3]/G
    SLICE_X48Y118        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance4/resultado_reg[3]/Q
                         net (fo=1, routed)           0.848     1.407    puntuaciones1/instancia_demux/centenas0_carry_i_11_0[1]
    SLICE_X48Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  puntuaciones1/instancia_demux/centenas0_carry_i_37/O
                         net (fo=1, routed)           0.000     1.531    puntuaciones1/instancia_demux/centenas0_carry_i_37_n_1
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     1.748 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.981     2.729    mux_fin/decenas1__13_carry_2
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.299     3.028 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=25, routed)          1.355     4.383    puntuaciones2/instance_caso_m/puntos[3]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.507 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.507    display/UTB1/S[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.905 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.905    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.019    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308     6.441    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553     7.118    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.522 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.662     8.184    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.279     8.587    fsm/segmentos[3]_i_11_n_1
    SLICE_X36Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.711 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           1.101     9.812    fsm/segmentos[3]_i_4_n_1
    SLICE_X31Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.936    fsm/segmentos[3]_i_2_n_1
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    10.174 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.174    display/segmentos_vector[7]__0[3]
    SLICE_X31Y116        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 4.166ns (47.663%)  route 4.575ns (52.337%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDPE                         0.000     0.000 r  display/digictrl_reg[2]/C
    SLICE_X31Y117        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  display/digictrl_reg[2]/Q
                         net (fo=1, routed)           4.575     4.994    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.747     8.741 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.741    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.627ns  (logic 4.071ns (47.195%)  route 4.555ns (52.805%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDPE                         0.000     0.000 r  display/digictrl_reg[7]/C
    SLICE_X30Y118        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  display/digictrl_reg[7]/Q
                         net (fo=1, routed)           4.555     5.073    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.627 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.627    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.011ns (46.842%)  route 4.552ns (53.158%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDCE                         0.000     0.000 r  display/segmentos_reg[5]/C
    SLICE_X32Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[5]/Q
                         net (fo=1, routed)           4.552     5.008    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.564 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.564    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    display/ROTATE_LEFT[6]
    SLICE_X32Y118        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.125     0.266    display/ROTATE_LEFT[0]
    SLICE_X32Y118        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.739%)  route 0.154ns (52.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.154     0.295    display/ROTATE_LEFT[5]
    SLICE_X33Y117        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.180%)  route 0.183ns (58.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.183     0.311    display/ROTATE_LEFT[1]
    SLICE_X33Y117        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.624%)  route 0.142ns (43.376%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.142     0.283    display/ROTATE_LEFT[5]
    SLICE_X30Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.328 r  display/digictrl[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    display/digictrl[4]_i_1_n_1
    SLICE_X30Y116        FDPE                                         r  display/digictrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.203ns (60.729%)  route 0.131ns (39.271%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[0]/G
    SLICE_X53Y121        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones2/instancia_caso_turnos/turno_reg[0]/Q
                         net (fo=9, routed)           0.131     0.289    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[0]
    SLICE_X52Y121        LUT5 (Prop_lut5_I2_O)        0.045     0.334 r  puntuaciones2/instancia_caso_turnos/turno_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.334    puntuaciones2/instancia_caso_turnos/turno[4]
    SLICE_X52Y121        LDCE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.174%)  route 0.193ns (57.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.193     0.334    display/ROTATE_LEFT[7]
    SLICE_X32Y118        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.203ns (60.548%)  route 0.132ns (39.452%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[0]/G
    SLICE_X53Y121        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones2/instancia_caso_turnos/turno_reg[0]/Q
                         net (fo=9, routed)           0.132     0.290    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[0]
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  puntuaciones2/instancia_caso_turnos/turno_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.335    puntuaciones2/instancia_caso_turnos/turno[5]
    SLICE_X52Y121        LDCE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones1/instancia_caso_turnos/turno_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.203ns (60.542%)  route 0.132ns (39.458%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        LDCE                         0.000     0.000 r  puntuaciones1/instancia_caso_turnos/turno_reg[0]/G
    SLICE_X49Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones1/instancia_caso_turnos/turno_reg[0]/Q
                         net (fo=9, routed)           0.132     0.290    puntuaciones1/instancia_caso_turnos/turno_reg_n_1_[0]
    SLICE_X48Y122        LUT5 (Prop_lut5_I2_O)        0.045     0.335 r  puntuaciones1/instancia_caso_turnos/turno_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    puntuaciones1/instancia_caso_turnos/turno[4]
    SLICE_X48Y122        LDCE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.381%)  route 0.150ns (44.619%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.150     0.291    display/ROTATE_LEFT[7]
    SLICE_X33Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  display/digictrl[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    display/digictrl[6]_i_1_n_1
    SLICE_X33Y118        FDPE                                         r  display/digictrl_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.013ns  (logic 2.744ns (21.086%)  route 10.269ns (78.914%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.176    16.044    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.124    16.168 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.792    16.960    fsm/segmentos[2]_i_11_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124    17.084 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.774    17.858    fsm/segmentos[2]_i_4_n_1
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.982 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    17.982    fsm/segmentos[2]_i_2_n_1
    SLICE_X33Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    18.220 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.220    display/segmentos_vector[7]__0[2]
    SLICE_X33Y115        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.007ns  (logic 2.718ns (20.897%)  route 10.289ns (79.103%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.933    15.801    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I4_O)        0.124    15.925 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.955    16.880    fsm/segmentos[5]_i_11_n_1
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.124    17.004 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.873    17.877    fsm/segmentos[5]_i_4_n_1
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.124    18.001 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    18.001    fsm/segmentos[5]_i_2_n_1
    SLICE_X32Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    18.213 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.213    display/segmentos_vector[7]__0[5]
    SLICE_X32Y117        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 2.718ns (20.978%)  route 10.239ns (79.022%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.938    15.805    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.929 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.802    16.732    fsm/segmentos[4]_i_11_n_1
    SLICE_X34Y118        LUT6 (Prop_lut6_I4_O)        0.124    16.856 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.971    17.827    fsm/segmentos[4]_i_4_n_1
    SLICE_X32Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.951 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    17.951    fsm/segmentos[4]_i_2_n_1
    SLICE_X32Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    18.163 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.163    display/segmentos_vector[7]__0[4]
    SLICE_X32Y116        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 2.718ns (21.470%)  route 9.942ns (78.530%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.930    15.798    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.922 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.665    16.587    fsm/segmentos[6]_i_12_n_1
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.711 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.819    17.530    fsm/segmentos[6]_i_4_n_1
    SLICE_X31Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.654 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.654    fsm/segmentos[6]_i_2_n_1
    SLICE_X31Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    17.866 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.866    display/segmentos_vector[7]__0[6]
    SLICE_X31Y117        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.589ns  (logic 2.718ns (21.590%)  route 9.871ns (78.410%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.770    15.638    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.124    15.762 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.582    16.344    fsm/segmentos[0]_i_11_n_1
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124    16.468 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.992    17.460    fsm/segmentos[0]_i_4_n_1
    SLICE_X31Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.584 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    17.584    fsm/segmentos[0]_i_2_n_1
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    17.796 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.796    display/segmentos_vector[7]__0[0]
    SLICE_X31Y116        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.377ns  (logic 3.536ns (28.569%)  route 8.841ns (71.431%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.426     9.089    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT5 (Prop_lut5_I4_O)        0.124     9.213 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_15/O
                         net (fo=1, routed)           1.024    10.236    mux_fin/decenas1__13_carry__0_1
    SLICE_X42Y119        LUT6 (Prop_lut6_I2_O)        0.124    10.360 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=25, routed)          1.569    11.929    fsm/puntos[5]
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.124    12.053 r  fsm/decenas1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.053    display/UTB1/decenas1_carry__1_1[2]
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.451 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.451    display/UTB1/decenas1_carry__0_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.785 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.578    13.363    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X39Y116        LUT2 (Prop_lut2_I1_O)        0.303    13.666 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    13.666    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X39Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.064 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.064    display/UTB1/decenas1__13_carry_n_1
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.286 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.549    15.835    display/UTB1/decenas1__13_carry__0_n_8
    SLICE_X36Y114        LUT6 (Prop_lut6_I3_O)        0.299    16.134 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000    16.134    display/UTB1/segmentos[3]_i_13_n_1
    SLICE_X36Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    16.351 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           0.695    17.046    fsm/segmentos_reg[3]
    SLICE_X31Y116        LUT6 (Prop_lut6_I2_O)        0.299    17.345 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.345    fsm/segmentos[3]_i_2_n_1
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    17.583 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.583    display/segmentos_vector[7]__0[3]
    SLICE_X31Y116        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.327ns  (logic 2.718ns (22.050%)  route 9.609ns (77.950%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  fsm/letras_reg[2]/Q
                         net (fo=63, routed)          3.222     8.884    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[2]
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  puntuaciones1/instancia_demux/centenas0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.971    mux_fin/decenas1__13_carry_9
    SLICE_X46Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.482    11.576    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X39Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.700 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.700    display/UTB1/S[1]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.250 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.250    display/UTB1/centenas0_carry_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.364    display/UTB1/centenas0_carry__0_n_1
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.308    13.786    fsm/CO[0]
    SLICE_X37Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.910 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.553    14.464    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X38Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.868 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.654    15.522    fsm/segmentos[3]_i_4_0[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.124    15.646 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.658    16.304    fsm/segmentos[1]_i_11_n_1
    SLICE_X36Y119        LUT6 (Prop_lut6_I4_O)        0.124    16.428 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.769    17.197    fsm/segmentos[1]_i_4_n_1
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.321 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    17.321    fsm/segmentos[1]_i_2_n_1
    SLICE_X33Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    17.533 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.533    display/segmentos_vector[7]__0[1]
    SLICE_X33Y115        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 4.358ns (42.442%)  route 5.911ns (57.558%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.606     5.208    fsm/clk_IBUF_BUFG
    SLICE_X39Y122        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  fsm/etapa_reg[3]/Q
                         net (fo=22, routed)          1.566     7.230    fsm/etapa_reg_n_1_[3]
    SLICE_X34Y113        LUT4 (Prop_lut4_I0_O)        0.146     7.376 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.345    11.721    leds_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.756    15.477 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.477    leds[11]
    U14                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 4.149ns (41.259%)  route 5.907ns (58.741%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.606     5.208    fsm/clk_IBUF_BUFG
    SLICE_X40Y122        FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDPE (Prop_fdpe_C_Q)         0.456     5.664 f  fsm/etapa_reg[0]/Q
                         net (fo=26, routed)          1.588     7.252    fsm/Q[0]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124     7.376 r  fsm/leds_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.319    11.695    leds_OBUF[16]
    V11                  OBUF (Prop_obuf_I_O)         3.569    15.264 r  leds_OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.264    leds[16]
    V11                                                               r  leds[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.047ns  (logic 4.365ns (43.447%)  route 5.682ns (56.553%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.606     5.208    fsm/clk_IBUF_BUFG
    SLICE_X40Y122        FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDPE (Prop_fdpe_C_Q)         0.456     5.664 f  fsm/etapa_reg[0]/Q
                         net (fo=26, routed)          1.588     7.252    fsm/Q[0]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.152     7.404 r  fsm/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.094    11.498    leds_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         3.757    15.256 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.256    leds[8]
    U16                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.550     1.469    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  puntuaciones1/instance3/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.102     1.712    puntuaciones1/instance3/resultado_i_reg_n_1_[9]
    SLICE_X46Y121        LDCE                                         r  puntuaciones1/instance3/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X44Y122        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones2/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.101     1.713    puntuaciones2/instance6/resultado_i_reg_n_1_[9]
    SLICE_X42Y121        LDCE                                         r  puntuaciones2/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X51Y118        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones1/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.112     1.724    puntuaciones1/instance5/resultado_i_reg_n_1_[1]
    SLICE_X50Y119        LDCE                                         r  puntuaciones1/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.473    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  puntuaciones1/instance4/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.111     1.725    puntuaciones1/instance4/D[0]
    SLICE_X46Y117        LDCE                                         r  puntuaciones1/instance4/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X45Y122        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones1/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.113     1.725    puntuaciones1/instance6/resultado_i_reg_n_1_[9]
    SLICE_X46Y121        LDCE                                         r  puntuaciones1/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.470    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X47Y120        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  puntuaciones2/instance3/resultado_i_reg[0]/Q
                         net (fo=1, routed)           0.115     1.727    puntuaciones2/instance3/resultado_i_reg_n_1_[0]
    SLICE_X45Y119        LDCE                                         r  puntuaciones2/instance3/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.553     1.472    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X49Y118        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  puntuaciones2/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.118     1.732    puntuaciones2/instance5/resultado_i_reg_n_1_[2]
    SLICE_X45Y118        LDCE                                         r  puntuaciones2/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.552     1.471    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones2/instance6/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.120     1.732    puntuaciones2/instance6/resultado_i_reg_n_1_[4]
    SLICE_X47Y122        LDCE                                         r  puntuaciones2/instance6/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.336%)  route 0.167ns (56.664%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.555     1.474    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  puntuaciones1/instance1/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.167     1.770    puntuaciones1/instance1/resultado_i_reg[2]_0[2]
    SLICE_X46Y117        LDCE                                         r  puntuaciones1/instance1/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.568%)  route 0.162ns (53.432%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.470    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X51Y119        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  puntuaciones1/instance5/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.162     1.773    puntuaciones1/instance5/resultado_i_reg_n_1_[5]
    SLICE_X46Y120        LDCE                                         r  puntuaciones1/instance5/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 2.615ns (29.681%)  route 6.195ns (70.319%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           3.961     5.463    fsm/sw_enclave_IBUF[0]
    SLICE_X36Y113        LUT5 (Prop_lut5_I4_O)        0.152     5.615 r  fsm/FSM_onehot_etapa[10]_i_3/O
                         net (fo=4, routed)           1.369     6.985    fsm/FSM_onehot_etapa[10]_i_3_n_1
    SLICE_X39Y123        LUT6 (Prop_lut6_I0_O)        0.326     7.311 r  fsm/etapa[0]_i_5/O
                         net (fo=1, routed)           0.000     7.311    fsm/etapa[0]_i_5_n_1
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.523 r  fsm/etapa_reg[0]_i_4/O
                         net (fo=1, routed)           0.585     8.108    fsm/etapa_reg[0]_i_4_n_1
    SLICE_X40Y122        LUT6 (Prop_lut6_I0_O)        0.299     8.407 r  fsm/etapa[0]_i_3/O
                         net (fo=1, routed)           0.280     8.687    fsm/etapa[0]_i_3_n_1
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.811 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     8.811    fsm/etapa[0]
    SLICE_X40Y122        FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488     4.910    fsm/clk_IBUF_BUFG
    SLICE_X40Y122        FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X43Y126        FDRE                                         r  fsm/primer_enter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 2.018ns (25.742%)  route 5.821ns (74.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.817     7.839    fsm/primer_enter_reg[1]_1
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.484     4.906    fsm/clk_IBUF_BUFG
    SLICE_X42Y126        FDRE                                         r  fsm/primer_enter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.719ns  (logic 2.018ns (26.143%)  route 5.701ns (73.857%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.697     7.719    fsm/primer_enter_reg[1]_1
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485     4.907    fsm/clk_IBUF_BUFG
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/primer_enter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.719ns  (logic 2.018ns (26.143%)  route 5.701ns (73.857%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=102, routed)         4.124     5.631    down/U2/reset_IBUF
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.149     5.780 r  down/U2/primer_enter[12]_i_2/O
                         net (fo=13, routed)          0.880     6.660    down/U2/primer_enter0
    SLICE_X39Y124        LUT2 (Prop_lut2_I0_O)        0.362     7.022 r  down/U2/primer_enter[12]_i_1/O
                         net (fo=11, routed)          0.697     7.719    fsm/primer_enter_reg[1]_1
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485     4.907    fsm/clk_IBUF_BUFG
    SLICE_X41Y125        FDRE                                         r  fsm/primer_enter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones1/instancia_punt_total/ready_total_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.203ns (33.041%)  route 0.411ns (66.959%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        LDCE                         0.000     0.000 r  puntuaciones1/instancia_caso_turnos/turno_reg[0]/G
    SLICE_X49Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones1/instancia_caso_turnos/turno_reg[0]/Q
                         net (fo=9, routed)           0.187     0.345    puntuaciones1/instancia_caso_turnos/turno_reg_n_1_[0]
    SLICE_X48Y123        LUT5 (Prop_lut5_I2_O)        0.045     0.390 f  puntuaciones1/instancia_caso_turnos/ready_total_i_2/O
                         net (fo=1, routed)           0.224     0.614    puntuaciones1/instancia_punt_total/reset_pt
    SLICE_X44Y124        FDCE                                         f  puntuaciones1/instancia_punt_total/ready_total_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.981    puntuaciones1/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  puntuaciones1/instancia_punt_total/ready_total_reg/C

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_punt_total/ready_total_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.203ns (28.362%)  route 0.513ns (71.638%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
    SLICE_X52Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/Q
                         net (fo=8, routed)           0.196     0.354    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[1]
    SLICE_X52Y122        LUT5 (Prop_lut5_I3_O)        0.045     0.399 f  puntuaciones2/instancia_caso_turnos/ready_total_i_2__0/O
                         net (fo=1, routed)           0.317     0.716    puntuaciones2/instancia_punt_total/reset_pt
    SLICE_X45Y124        FDCE                                         f  puntuaciones2/instancia_punt_total/ready_total_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.981    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X45Y124        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.275ns (21.278%)  route 1.016ns (78.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=102, routed)         1.016     1.290    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X31Y122        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X31Y122        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.275ns (21.278%)  route 1.016ns (78.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=102, routed)         1.016     1.290    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X31Y122        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X31Y122        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.275ns (21.278%)  route 1.016ns (78.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=102, routed)         1.016     1.290    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X31Y122        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X31Y122        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.275ns (21.278%)  route 1.016ns (78.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=102, routed)         1.016     1.290    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X31Y122        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X31Y122        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.254ns (18.176%)  route 1.142ns (81.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           1.142     1.395    up/U1/boton_arriba_IBUF
    SLICE_X35Y123        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.985    up/U1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.275ns (19.515%)  route 1.132ns (80.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=102, routed)         1.132     1.407    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X32Y122        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X32Y122        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.248ns (17.047%)  route 1.206ns (82.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.206     1.454    down/U1/boton_abajo_IBUF
    SLICE_X35Y123        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.985    down/U1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.244ns (16.525%)  route 1.235ns (83.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.235     1.479    enter/U1/boton_enter_IBUF
    SLICE_X35Y123        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.985    enter/U1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  enter/U1/SREG_reg[0]/C





