
---------- Begin Simulation Statistics ----------
final_tick                               501625200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685696                       # Number of bytes of host memory used
host_op_rate                                   320901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   573.93                       # Real time elapsed on the host
host_tick_rate                              874016158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.501625                       # Number of seconds simulated
sim_ticks                                501625200000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955999                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565651                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570346                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2722                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.016252                       # CPI: cycles per instruction
system.cpu.discardedOps                          4298                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086503                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169154                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       282871080                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.199352                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        501625200                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218754120                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          862                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2734125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          386                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5468818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            391                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627535                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631609                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7892168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7892168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632196                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632196                       # Request fanout histogram
system.membus.respLayer1.occupancy        24418767000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26280252000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             97935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5310955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2636758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2636758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        97484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8202470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8203511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        75520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    693460736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              693536256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2628167                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336324480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5362860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015375                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5361607     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1248      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5362860                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16203054000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13671217992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2255999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   63                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               102425                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  63                       # number of overall hits
system.l2.overall_hits::.cpu.data              102425                       # number of overall hits
system.l2.overall_hits::total                  102488                       # number of overall hits
system.l2.demand_misses::.cpu.inst                388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631817                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632205                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               388                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631817                       # number of overall misses
system.l2.overall_misses::total               2632205                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 299892007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299933096000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41089000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 299892007000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299933096000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2734242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2734693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2734242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2734693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.860310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.962540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.860310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.962540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105899.484536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113948.654865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113947.468377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105899.484536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113948.654865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113947.468377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627535                       # number of writebacks
system.l2.writebacks::total                   2627535                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33255000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247255184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247288439000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33255000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247255184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247288439000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962520                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962520                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85930.232558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93948.756920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93947.577992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85930.232558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93948.756920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93947.577992                       # average overall mshr miss latency
system.l2.replacements                        2628167                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2683420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2683420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2683420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2683420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 299869069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299869069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2636758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2636758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113948.944923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113948.944923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247236889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247236889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93948.944923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93948.944923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.860310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.860310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105899.484536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105899.484536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33255000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33255000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.858093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85930.232558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85930.232558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         97276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             97276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        97484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         97484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110278.846154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110278.846154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        91475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        91475                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4040.336032                       # Cycle average of tags in use
system.l2.tags.total_refs                     5467947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.077280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.055589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.910893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4035.369550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986410                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3563                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13568175                       # Number of tag accesses
system.l2.tags.data_accesses                 13568175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336921088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336324480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336324480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2627535                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2627535                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             98751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         671560265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671659016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        98751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            98751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      670469665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            670469665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      670469665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            98751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        671560265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1342128681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018978186250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       292228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       292228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10426506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4973793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627535                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 112258732000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            210965969500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21324.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40074.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4673894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4669861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 288778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 288804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 292522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 292230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 292231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 292231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 292231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 292229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 292228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1175681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.641484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.448109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.591242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17339      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       477416     40.61%     42.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39454      3.36%     45.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33551      2.85%     48.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29125      2.48%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29429      2.50%     53.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34136      2.90%     56.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32654      2.78%     58.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       482577     41.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1175681                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       292228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.014639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.984021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.215462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        292220    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        292228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       292228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.982709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.980990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.242915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3425      1.17%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.00%      1.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           287889     98.52%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.00%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              893      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        292228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336323264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336921088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336324480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       671.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       670.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    670.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  501625137000                       # Total gap between requests
system.mem_ctrls.avgGap                      95370.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336323264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98751.019685613879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 671559499.004436016083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 670467241.278946876526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5255070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24802500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 210941167000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11627880668000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32044.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40075.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2212697.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4196856300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2230682025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790866360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13713242760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39597567360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115785612210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      95120403360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289435230375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.994996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 242216198500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16750240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242658761500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4197513180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2231027370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796849680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13718123460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39597567360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115821020610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95090585760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       289452687420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.029797                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242140568000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16750240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 242734392000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779938                       # number of overall hits
system.cpu.icache.overall_hits::total        31779938                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44779000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99288.248337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99288.248337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99288.248337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99288.248337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.icache.writebacks::total               139                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97288.248337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97288.248337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97288.248337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97288.248337                       # average overall mshr miss latency
system.cpu.icache.replacements                    139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779938                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99288.248337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99288.248337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97288.248337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97288.248337                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           271.314533                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70466.494457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   271.314533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.529911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31780840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31780840                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81015806                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81015806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81015847                       # number of overall hits
system.cpu.dcache.overall_hits::total        81015847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5364633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5364633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5364663                       # number of overall misses
system.cpu.dcache.overall_misses::total       5364663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 638112362000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 638112362000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 638112362000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 638112362000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118947.999239                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118947.999239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118947.334064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118947.334064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2683420                       # number of writebacks
system.cpu.dcache.writebacks::total           2683420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630410                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2734223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2734223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2734242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2734242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 311879440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 311879440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 311881379000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 311881379000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114065.107345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114065.107345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114065.023871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114065.023871                       # average overall mshr miss latency
system.cpu.dcache.replacements                2733986                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1946329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1946329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        97517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4173030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4173030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42792.846376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42792.846376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        97465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3974511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3974511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40778.853948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40778.853948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79069477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79069477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5267116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5267116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 633939332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 633939332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120357.959080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120357.959080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2636758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2636758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307904929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307904929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116774.057005                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116774.057005                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.954032                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2734242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.630119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.954032                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89114820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89114820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501625200000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
