// Seed: 3668744313
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  uwire id_4
);
  logic id_6, id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  parameter id_3 = 1 == 1'b0;
  logic [-1 : 1 'b0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  logic [1 'b0 : 1] id_5;
  logic [1 : 1] id_6, id_7;
  wire [1  -  1 : 1] id_8;
endmodule
