ptrsStructRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000080                       # Number of seconds simulated
sim_ticks                                    79525000                       # Number of ticks simulated
final_tick                                   79525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 522195                       # Simulator instruction rate (inst/s)
host_op_rate                                   521424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5333668679                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484352                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        7764                       # Number of instructions simulated
sim_ops                                          7764                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     79525000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                8971                       # Number of hits
system.cache.misses                              1367                       # Number of misses
system.cache.missLatency::samples                1367                       # Ticks for misses to the cache
system.cache.missLatency::mean           50612.289685                       # Ticks for misses to the cache
system.cache.missLatency::gmean          42223.934713                       # Ticks for misses to the cache
system.cache.missLatency::stdev          35911.418119                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 527     38.55%     38.55% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             604     44.18%     82.74% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             174     12.73%     95.46% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             12      0.88%     96.34% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            33      2.41%     98.76% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             8      0.59%     99.34% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.34% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.34% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             2      0.15%     99.49% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             4      0.29%     99.78% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.15%     99.93% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             1      0.07%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1367                       # Ticks for misses to the cache
system.cache.hitRatio                        0.867769                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         4085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       173952                       # Cumulative packet size per connected master and slave (bytes)
