INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
