
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse aon_timer_reg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv lc_ctrl_state_pkg.sv lc_ctrl_pkg.sv prim_pkg.sv prim_sync_reqack.sv prim_lc_sync.sv aon_timer.sv aon_timer_core.sv aon_timer_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_subreg_ext.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.449 ; gain = 4.988 ; free physical = 265006 ; free virtual = 422298
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer" "*.svh"]] 
# }
# synth_design -top aon_timer \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aon_timer -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38269
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 269048 ; free virtual = 426342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aon_timer' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_pulse_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_pulse_sync.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_pulse_sync' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_pulse_sync.sv:11]
INFO: [Synth 8-6157] synthesizing module 'aon_timer_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter ResetVal bound to: 13'b0000000000000 
	Parameter BitMask bound to: 13'b1111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetVal bound to: 2'b00 
	Parameter BitMask bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetVal bound to: 1'b0 
	Parameter BitMask bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_reg_top.sv:907]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_reg_top.sv:965]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer_reg_top' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'aon_timer_core' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_core.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer_core' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer_core.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aon_timer' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/aon_timer.sv:7]
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[alert_test][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_state][wkup_timer_expired][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_state][wdog_timer_bark][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wkup_timer_expired][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wkup_timer_expired][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wdog_timer_bark][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[intr_test][wdog_timer_bark][qe] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw_i[wkup_cause][q] in module aon_timer_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 269047 ; free virtual = 426336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 269501 ; free virtual = 426790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 269505 ; free virtual = 426794
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 269010 ; free virtual = 426300
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[2].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[2].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[2].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[1].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_sync_escalate_en/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_lc_sync_escalate_en/gen_buffs[2].gen_bits[3].u_prim_buf'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 105   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 98    
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265052 ; free virtual = 422376
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265039 ; free virtual = 422362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265808 ; free virtual = 423131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265750 ; free virtual = 423069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265752 ; free virtual = 423072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265792 ; free virtual = 423112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265770 ; free virtual = 423090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265807 ; free virtual = 423126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265866 ; free virtual = 423186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     5|
|3     |LUT2 |    22|
|4     |LUT3 |    14|
|5     |LUT4 |    81|
|6     |LUT5 |   146|
|7     |LUT6 |   202|
|8     |FDCE |   323|
|9     |FDPE |     7|
|10    |IBUF |   109|
|11    |OBUF |    73|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |   984|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    43|
|3     |    i_decode_ack                        |prim_diff_decode                           |    16|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_88         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_93 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_94       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_95       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_89                         |     7|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_90                 |     7|
|10    |          u_sync_1                      |prim_generic_flop_91                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_92                       |     6|
|12    |    i_decode_ping                       |prim_diff_decode_82                        |    20|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0            |     3|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0    |     3|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0          |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_87       |     2|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_83                         |    13|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_84                 |    13|
|19    |          u_sync_1                      |prim_generic_flop_85                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_86                       |    12|
|21    |  u_intr_hw                             |prim_intr_hw                               |     2|
|22    |  u_reg                                 |aon_timer_reg_top                          |   755|
|23    |    u_aon_tgl                           |prim_sync_reqack                           |    12|
|24    |      ack_sync                          |prim_flop_2sync_74                         |     4|
|25    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_79                 |     4|
|26    |          u_sync_1                      |prim_generic_flop_80                       |     1|
|27    |          u_sync_2                      |prim_generic_flop_81                       |     3|
|28    |      req_sync                          |prim_flop_2sync_75                         |     4|
|29    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_76                 |     4|
|30    |          u_sync_1                      |prim_generic_flop_77                       |     1|
|31    |          u_sync_2                      |prim_generic_flop_78                       |     3|
|32    |    u_intr_state_wdog_timer_bark        |prim_subreg__parameterized3                |     1|
|33    |    u_intr_state_wkup_timer_expired     |prim_subreg__parameterized3_0              |     3|
|34    |    u_reg_if                            |tlul_adapter_reg                           |   201|
|35    |    u_wdog_bark_thold_cdc               |prim_reg_cdc__parameterized0               |   106|
|36    |      u_prim_sync                       |prim_sync_reqack_65                        |    45|
|37    |        ack_sync                        |prim_flop_2sync_66                         |    38|
|38    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_71                 |    38|
|39    |            u_sync_1                    |prim_generic_flop_72                       |     1|
|40    |            u_sync_2                    |prim_generic_flop_73                       |    37|
|41    |        req_sync                        |prim_flop_2sync_67                         |     3|
|42    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_68                 |     3|
|43    |            u_sync_1                    |prim_generic_flop_69                       |     1|
|44    |            u_sync_2                    |prim_generic_flop_70                       |     2|
|45    |    u_wdog_bite_thold_cdc               |prim_reg_cdc__parameterized0_1             |   103|
|46    |      u_prim_sync                       |prim_sync_reqack_56                        |    45|
|47    |        ack_sync                        |prim_flop_2sync_57                         |    38|
|48    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_62                 |    38|
|49    |            u_sync_1                    |prim_generic_flop_63                       |     1|
|50    |            u_sync_2                    |prim_generic_flop_64                       |    37|
|51    |        req_sync                        |prim_flop_2sync_58                         |     3|
|52    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_59                 |     3|
|53    |            u_sync_1                    |prim_generic_flop_60                       |     1|
|54    |            u_sync_2                    |prim_generic_flop_61                       |     2|
|55    |    u_wdog_count_cdc                    |prim_reg_cdc__parameterized0_2             |    79|
|56    |      u_prim_sync                       |prim_sync_reqack_47                        |    46|
|57    |        ack_sync                        |prim_flop_2sync_48                         |    38|
|58    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_53                 |    38|
|59    |            u_sync_1                    |prim_generic_flop_54                       |     1|
|60    |            u_sync_2                    |prim_generic_flop_55                       |    37|
|61    |        req_sync                        |prim_flop_2sync_49                         |     3|
|62    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_50                 |     3|
|63    |            u_sync_1                    |prim_generic_flop_51                       |     1|
|64    |            u_sync_2                    |prim_generic_flop_52                       |     2|
|65    |    u_wdog_ctrl_cdc                     |prim_reg_cdc__parameterized1               |    18|
|66    |      u_prim_sync                       |prim_sync_reqack_38                        |    15|
|67    |        ack_sync                        |prim_flop_2sync_39                         |     8|
|68    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_44                 |     8|
|69    |            u_sync_1                    |prim_generic_flop_45                       |     1|
|70    |            u_sync_2                    |prim_generic_flop_46                       |     7|
|71    |        req_sync                        |prim_flop_2sync_40                         |     3|
|72    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_41                 |     3|
|73    |            u_sync_1                    |prim_generic_flop_42                       |     1|
|74    |            u_sync_2                    |prim_generic_flop_43                       |     2|
|75    |    u_wkup_cause_cdc                    |prim_reg_cdc__parameterized2               |    16|
|76    |      u_prim_sync                       |prim_sync_reqack_29                        |    14|
|77    |        ack_sync                        |prim_flop_2sync_30                         |     7|
|78    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_35                 |     7|
|79    |            u_sync_1                    |prim_generic_flop_36                       |     1|
|80    |            u_sync_2                    |prim_generic_flop_37                       |     6|
|81    |        req_sync                        |prim_flop_2sync_31                         |     3|
|82    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_32                 |     3|
|83    |            u_sync_1                    |prim_generic_flop_33                       |     1|
|84    |            u_sync_2                    |prim_generic_flop_34                       |     2|
|85    |    u_wkup_count_cdc                    |prim_reg_cdc__parameterized0_3             |    80|
|86    |      u_prim_sync                       |prim_sync_reqack_20                        |    46|
|87    |        ack_sync                        |prim_flop_2sync_21                         |    38|
|88    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_26                 |    38|
|89    |            u_sync_1                    |prim_generic_flop_27                       |     1|
|90    |            u_sync_2                    |prim_generic_flop_28                       |    37|
|91    |        req_sync                        |prim_flop_2sync_22                         |     3|
|92    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_23                 |     3|
|93    |            u_sync_1                    |prim_generic_flop_24                       |     1|
|94    |            u_sync_2                    |prim_generic_flop_25                       |     2|
|95    |    u_wkup_ctrl_cdc                     |prim_reg_cdc                               |    41|
|96    |      u_prim_sync                       |prim_sync_reqack_11                        |    26|
|97    |        ack_sync                        |prim_flop_2sync_12                         |    19|
|98    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_17                 |    19|
|99    |            u_sync_1                    |prim_generic_flop_18                       |     1|
|100   |            u_sync_2                    |prim_generic_flop_19                       |    18|
|101   |        req_sync                        |prim_flop_2sync_13                         |     3|
|102   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_14                 |     3|
|103   |            u_sync_1                    |prim_generic_flop_15                       |     1|
|104   |            u_sync_2                    |prim_generic_flop_16                       |     2|
|105   |    u_wkup_thold_cdc                    |prim_reg_cdc__parameterized0_4             |    91|
|106   |      u_prim_sync                       |prim_sync_reqack_5                         |    46|
|107   |        ack_sync                        |prim_flop_2sync                            |    38|
|108   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_8                  |    38|
|109   |            u_sync_1                    |prim_generic_flop_9                        |     1|
|110   |            u_sync_2                    |prim_generic_flop_10                       |    37|
|111   |        req_sync                        |prim_flop_2sync_6                          |     3|
|112   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync                    |     3|
|113   |            u_sync_1                    |prim_generic_flop                          |     1|
|114   |            u_sync_2                    |prim_generic_flop_7                        |     2|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265915 ; free virtual = 423234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 277 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 266122 ; free virtual = 423441
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 266139 ; free virtual = 423458
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 266789 ; free virtual = 424109
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 266486 ; free virtual = 423806
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 53c23b75
INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 2885.559 ; gain = 29.109 ; free physical = 266649 ; free virtual = 423969
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/util_temp_aon_timer_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/timing_temp_aon_timer_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2969.227 ; gain = 83.668 ; free physical = 266553 ; free virtual = 423870
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/power_temp_aon_timer_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aon_timer/power_temp_aon_timer_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:03:01 2022...
real 92.21
user 98.91
sys 6.50
