// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from UTF8_getc_bb_B1_start_stall_region
// SystemVerilog created on Sun May 24 22:39:14 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module UTF8_getc_bb_B1_start_stall_region (
    input wire [191:0] in_iord_bl_call_UTF8_getc_i_fifodata,
    input wire [0:0] in_iord_bl_call_UTF8_getc_i_fifovalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_utf8_getc0_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_utf8_getc0_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_lm2_UTF8_getc_avm_readdata,
    input wire [0:0] in_lm2_UTF8_getc_avm_writeack,
    input wire [0:0] in_lm2_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_lm2_UTF8_getc_avm_readdatavalid,
    output wire [0:0] out_iord_bl_call_UTF8_getc_o_fifoready,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm3303_UTF8_getc_avm_readdata,
    input wire [0:0] in_lm3303_UTF8_getc_avm_writeack,
    input wire [0:0] in_lm3303_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_lm3303_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_lm2_UTF8_getc_avm_address,
    output wire [0:0] out_lm2_UTF8_getc_avm_enable,
    output wire [0:0] out_lm2_UTF8_getc_avm_read,
    output wire [0:0] out_lm2_UTF8_getc_avm_write,
    output wire [63:0] out_lm2_UTF8_getc_avm_writedata,
    output wire [7:0] out_lm2_UTF8_getc_avm_byteenable,
    output wire [0:0] out_lm2_UTF8_getc_avm_burstcount,
    input wire [63:0] in_ml4504_UTF8_getc_avm_readdata,
    input wire [0:0] in_ml4504_UTF8_getc_avm_writeack,
    input wire [0:0] in_ml4504_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_ml4504_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_lm3303_UTF8_getc_avm_address,
    output wire [0:0] out_lm3303_UTF8_getc_avm_enable,
    output wire [0:0] out_lm3303_UTF8_getc_avm_read,
    output wire [0:0] out_lm3303_UTF8_getc_avm_write,
    output wire [63:0] out_lm3303_UTF8_getc_avm_writedata,
    output wire [7:0] out_lm3303_UTF8_getc_avm_byteenable,
    output wire [0:0] out_lm3303_UTF8_getc_avm_burstcount,
    input wire [63:0] in_ml4475_UTF8_getc_avm_readdata,
    input wire [0:0] in_ml4475_UTF8_getc_avm_writeack,
    input wire [0:0] in_ml4475_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_ml4475_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_ml4504_UTF8_getc_avm_address,
    output wire [0:0] out_ml4504_UTF8_getc_avm_enable,
    output wire [0:0] out_ml4504_UTF8_getc_avm_read,
    output wire [0:0] out_ml4504_UTF8_getc_avm_write,
    output wire [63:0] out_ml4504_UTF8_getc_avm_writedata,
    output wire [7:0] out_ml4504_UTF8_getc_avm_byteenable,
    output wire [0:0] out_ml4504_UTF8_getc_avm_burstcount,
    input wire [63:0] in_ml6_UTF8_getc_avm_readdata,
    input wire [0:0] in_ml6_UTF8_getc_avm_writeack,
    input wire [0:0] in_ml6_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_ml6_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_ml4475_UTF8_getc_avm_address,
    output wire [0:0] out_ml4475_UTF8_getc_avm_enable,
    output wire [0:0] out_ml4475_UTF8_getc_avm_read,
    output wire [0:0] out_ml4475_UTF8_getc_avm_write,
    output wire [63:0] out_ml4475_UTF8_getc_avm_writedata,
    output wire [7:0] out_ml4475_UTF8_getc_avm_byteenable,
    output wire [0:0] out_ml4475_UTF8_getc_avm_burstcount,
    input wire [63:0] in_ml4347_UTF8_getc_avm_readdata,
    input wire [0:0] in_ml4347_UTF8_getc_avm_writeack,
    input wire [0:0] in_ml4347_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_ml4347_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_ml6_UTF8_getc_avm_address,
    output wire [0:0] out_ml6_UTF8_getc_avm_enable,
    output wire [0:0] out_ml6_UTF8_getc_avm_read,
    output wire [0:0] out_ml6_UTF8_getc_avm_write,
    output wire [63:0] out_ml6_UTF8_getc_avm_writedata,
    output wire [7:0] out_ml6_UTF8_getc_avm_byteenable,
    output wire [0:0] out_ml6_UTF8_getc_avm_burstcount,
    input wire [63:0] in_memdep_1_UTF8_getc_avm_readdata,
    input wire [0:0] in_memdep_1_UTF8_getc_avm_writeack,
    input wire [0:0] in_memdep_1_UTF8_getc_avm_waitrequest,
    input wire [0:0] in_memdep_1_UTF8_getc_avm_readdatavalid,
    output wire [63:0] out_ml4347_UTF8_getc_avm_address,
    output wire [0:0] out_ml4347_UTF8_getc_avm_enable,
    output wire [0:0] out_ml4347_UTF8_getc_avm_read,
    output wire [0:0] out_ml4347_UTF8_getc_avm_write,
    output wire [63:0] out_ml4347_UTF8_getc_avm_writedata,
    output wire [7:0] out_ml4347_UTF8_getc_avm_byteenable,
    output wire [0:0] out_ml4347_UTF8_getc_avm_burstcount,
    input wire [0:0] in_iowr_bl_return_UTF8_getc_i_fifoready,
    output wire [63:0] out_memdep_1_UTF8_getc_avm_address,
    output wire [0:0] out_memdep_1_UTF8_getc_avm_enable,
    output wire [0:0] out_memdep_1_UTF8_getc_avm_read,
    output wire [0:0] out_memdep_1_UTF8_getc_avm_write,
    output wire [63:0] out_memdep_1_UTF8_getc_avm_writedata,
    output wire [7:0] out_memdep_1_UTF8_getc_avm_byteenable,
    output wire [0:0] out_memdep_1_UTF8_getc_avm_burstcount,
    output wire [0:0] out_lsu_memdep_1_o_active,
    output wire [31:0] out_iowr_bl_return_UTF8_getc_o_fifodata,
    output wire [0:0] out_iowr_bl_return_UTF8_getc_o_fifovalid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0389_q;
    wire [31:0] c_i32_1354_q;
    wire [31:0] c_i32_1388_q;
    wire [31:0] c_i32_2359_q;
    wire [31:0] c_i32_2385_q;
    wire [31:0] c_i32_3361_q;
    wire [31:0] c_i32_3387_q;
    wire [31:0] c_i32_4363_q;
    wire [31:0] c_i32_4386_q;
    wire [31:0] c_i32_5365_q;
    wire [31:0] c_i32_6367_q;
    wire [63:0] c_i64_128376_q;
    wire [63:0] c_i64_1370_q;
    wire [63:0] c_i64_2048378_q;
    wire [63:0] c_i64_2097152382_q;
    wire [63:0] c_i64_2369_q;
    wire [63:0] c_i64_3371_q;
    wire [63:0] c_i64_4372_q;
    wire [63:0] c_i64_5373_q;
    wire [63:0] c_i64_65536380_q;
    wire [63:0] c_i64_67108864384_q;
    wire [7:0] c_i8_16360_q;
    wire [7:0] c_i8_2151_q;
    wire [7:0] c_i8_2366_q;
    wire [7:0] c_i8_32357_q;
    wire [7:0] c_i8_4364_q;
    wire [7:0] c_i8_64358_q;
    wire [7:0] c_i8_8362_q;
    wire [0:0] i_acl_108_utf8_getc278_s;
    reg [31:0] i_acl_108_utf8_getc278_q;
    wire [29:0] i_acl_108_utf8_getc278_vt_const_31_q;
    wire [31:0] i_acl_108_utf8_getc278_vt_join_q;
    wire [1:0] i_acl_108_utf8_getc278_vt_select_1_b;
    wire [0:0] i_acl_109_demorgan_utf8_getc279_q;
    wire [0:0] i_acl_109_utf8_getc280_q;
    wire [0:0] i_acl_118_utf8_getc281_q;
    wire [0:0] i_acl_128_utf8_getc282_q;
    wire [0:0] i_acl_12_utf8_getc180_q;
    wire [0:0] i_acl_139_utf8_getc283_q;
    wire [0:0] i_acl_146_utf8_getc291_s;
    reg [31:0] i_acl_146_utf8_getc291_q;
    wire [31:0] i_acl_146_utf8_getc291_vt_join_q;
    wire [1:0] i_acl_146_utf8_getc291_vt_select_1_b;
    wire [0:0] i_acl_153_utf8_getc295_s;
    reg [31:0] i_acl_153_utf8_getc295_q;
    wire [31:0] i_acl_153_utf8_getc295_vt_join_q;
    wire [1:0] i_acl_153_utf8_getc295_vt_select_1_b;
    wire [0:0] i_acl_15_utf8_getc192_s;
    reg [31:0] i_acl_15_utf8_getc192_q;
    wire [29:0] i_acl_15_utf8_getc192_vt_const_31_q;
    wire [31:0] i_acl_15_utf8_getc192_vt_join_q;
    wire [1:0] i_acl_15_utf8_getc192_vt_select_1_b;
    wire [0:0] i_acl_163_utf8_getc303_s;
    reg [31:0] i_acl_163_utf8_getc303_q;
    wire [0:0] i_acl_164_demorgan_utf8_getc304_q;
    wire [0:0] i_acl_164_utf8_getc305_q;
    wire [0:0] i_acl_165726_utf8_getc307_q;
    wire [0:0] i_acl_16_utf8_getc193_s;
    reg [31:0] i_acl_16_utf8_getc193_q;
    wire [31:0] i_acl_16_utf8_getc193_vt_join_q;
    wire [1:0] i_acl_16_utf8_getc193_vt_select_1_b;
    wire [0:0] i_acl_172_utf8_getc306_q;
    wire [0:0] i_acl_174725731_utf8_getc309_q;
    wire [0:0] i_acl_17_utf8_getc194_s;
    reg [31:0] i_acl_17_utf8_getc194_q;
    wire [28:0] i_acl_17_utf8_getc194_vt_const_31_q;
    wire [31:0] i_acl_17_utf8_getc194_vt_join_q;
    wire [2:0] i_acl_17_utf8_getc194_vt_select_2_b;
    wire [0:0] i_acl_181_utf8_getc308_q;
    wire [0:0] i_acl_187_utf8_getc313_s;
    reg [31:0] i_acl_187_utf8_getc313_q;
    wire [0:0] i_acl_18_utf8_getc195_s;
    reg [31:0] i_acl_18_utf8_getc195_q;
    wire [31:0] i_acl_18_utf8_getc195_vt_join_q;
    wire [2:0] i_acl_18_utf8_getc195_vt_select_2_b;
    wire [0:0] i_acl_193_utf8_getc316_s;
    reg [31:0] i_acl_193_utf8_getc316_q;
    wire [0:0] i_acl_19_utf8_getc196_s;
    reg [31:0] i_acl_19_utf8_getc196_q;
    wire [31:0] i_acl_19_utf8_getc196_vt_join_q;
    wire [2:0] i_acl_19_utf8_getc196_vt_select_2_b;
    wire [0:0] i_acl_201_utf8_getc323_s;
    reg [31:0] i_acl_201_utf8_getc323_q;
    wire [0:0] i_acl_202_demorgan_utf8_getc324_q;
    wire [0:0] i_acl_202_utf8_getc325_q;
    wire [0:0] i_acl_203735_utf8_getc327_q;
    wire [0:0] i_acl_209_utf8_getc326_q;
    wire [0:0] i_acl_214_utf8_getc331_s;
    reg [31:0] i_acl_214_utf8_getc331_q;
    wire [0:0] i_acl_219_utf8_getc334_s;
    reg [31:0] i_acl_219_utf8_getc334_q;
    wire [0:0] i_acl_225_utf8_getc340_s;
    reg [31:0] i_acl_225_utf8_getc340_q;
    wire [0:0] i_acl_226_demorgan_utf8_getc341_q;
    wire [0:0] i_acl_226_utf8_getc342_q;
    wire [0:0] i_acl_230_utf8_getc346_s;
    reg [31:0] i_acl_230_utf8_getc346_q;
    wire [0:0] i_acl_234_utf8_getc349_s;
    reg [31:0] i_acl_234_utf8_getc349_q;
    wire [0:0] i_acl_235_utf8_getc350_s;
    reg [31:0] i_acl_235_utf8_getc350_q;
    wire [0:0] i_acl_263_utf8_getc351_s;
    reg [31:0] i_acl_263_utf8_getc351_q;
    wire [0:0] i_acl_302_not_utf8_getc84_q;
    wire [0:0] i_acl_305_utf8_getc128_q;
    wire [0:0] i_acl_332_utf8_getc108_qi;
    reg [0:0] i_acl_332_utf8_getc108_q;
    wire [0:0] i_acl_33_utf8_getc238_s;
    reg [31:0] i_acl_33_utf8_getc238_q;
    wire [31:0] i_acl_33_utf8_getc238_vt_join_q;
    wire [0:0] i_acl_33_utf8_getc238_vt_select_1_b;
    wire [0:0] i_acl_343_not_utf8_getc77_q;
    wire [0:0] i_acl_34_demorgan_utf8_getc239_q;
    wire [0:0] i_acl_34_utf8_getc240_q;
    wire [0:0] i_acl_353_utf8_getc130_q;
    wire [0:0] i_acl_365_not_utf8_getc93_q;
    wire [0:0] i_acl_377_not_utf8_getc111_q;
    wire [0:0] i_acl_390_not_utf8_getc133_q;
    wire [0:0] i_acl_424_utf8_getc223_q;
    wire [0:0] i_acl_425_utf8_getc224_q;
    wire [0:0] i_acl_426_v_v_utf8_getc135_s;
    reg [63:0] i_acl_426_v_v_utf8_getc135_q;
    wire [62:0] i_acl_426_v_v_utf8_getc135_vt_const_63_q;
    wire [63:0] i_acl_426_v_v_utf8_getc135_vt_join_q;
    wire [0:0] i_acl_426_v_v_utf8_getc135_vt_select_0_b;
    wire [0:0] i_acl_428_v_v_utf8_getc136_s;
    reg [63:0] i_acl_428_v_v_utf8_getc136_q;
    wire [60:0] i_acl_428_v_v_utf8_getc136_vt_const_63_q;
    wire [63:0] i_acl_428_v_v_utf8_getc136_vt_join_q;
    wire [2:0] i_acl_428_v_v_utf8_getc136_vt_select_2_b;
    wire [0:0] i_acl_431_v_v_utf8_getc137_s;
    reg [63:0] i_acl_431_v_v_utf8_getc137_q;
    wire [63:0] i_acl_431_v_v_utf8_getc137_vt_join_q;
    wire [2:0] i_acl_431_v_v_utf8_getc137_vt_select_2_b;
    wire [0:0] i_acl_433_v_v_utf8_getc138_s;
    reg [63:0] i_acl_433_v_v_utf8_getc138_q;
    wire [63:0] i_acl_433_v_v_utf8_getc138_vt_join_q;
    wire [2:0] i_acl_433_v_v_utf8_getc138_vt_select_2_b;
    wire [0:0] i_acl_436_v_v_utf8_getc113_s;
    reg [63:0] i_acl_436_v_v_utf8_getc113_q;
    wire [63:0] i_acl_436_v_v_utf8_getc113_vt_join_q;
    wire [2:0] i_acl_436_v_v_utf8_getc113_vt_select_2_b;
    wire [0:0] i_acl_438_v_v_utf8_getc114_s;
    reg [63:0] i_acl_438_v_v_utf8_getc114_q;
    wire [63:0] i_acl_438_v_v_utf8_getc114_vt_join_q;
    wire [2:0] i_acl_438_v_v_utf8_getc114_vt_select_2_b;
    wire [0:0] i_acl_43_utf8_getc241_q;
    wire [0:0] i_acl_441_v_v_utf8_getc115_s;
    reg [63:0] i_acl_441_v_v_utf8_getc115_q;
    wire [63:0] i_acl_441_v_v_utf8_getc115_vt_join_q;
    wire [2:0] i_acl_441_v_v_utf8_getc115_vt_select_2_b;
    wire [0:0] i_acl_443_v_v_utf8_getc95_s;
    reg [63:0] i_acl_443_v_v_utf8_getc95_q;
    wire [62:0] i_acl_443_v_v_utf8_getc95_vt_const_63_q;
    wire [63:0] i_acl_443_v_v_utf8_getc95_vt_join_q;
    wire [0:0] i_acl_443_v_v_utf8_getc95_vt_select_0_b;
    wire [0:0] i_acl_446_v_v_utf8_getc96_s;
    reg [63:0] i_acl_446_v_v_utf8_getc96_q;
    wire [61:0] i_acl_446_v_v_utf8_getc96_vt_const_63_q;
    wire [63:0] i_acl_446_v_v_utf8_getc96_vt_join_q;
    wire [1:0] i_acl_446_v_v_utf8_getc96_vt_select_1_b;
    wire [0:0] i_acl_449_v_v_utf8_getc82_s;
    reg [63:0] i_acl_449_v_v_utf8_getc82_q;
    wire [63:0] i_acl_449_v_v_utf8_getc82_vt_join_q;
    wire [1:0] i_acl_449_v_v_utf8_getc82_vt_select_1_b;
    wire [0:0] i_acl_44_utf8_getc242_q;
    wire [0:0] i_acl_53_utf8_getc243_q;
    wire [0:0] i_acl_54_utf8_getc244_q;
    wire [0:0] i_acl_55_utf8_getc245_q;
    wire [0:0] i_acl_64_utf8_getc246_q;
    wire [0:0] i_acl_65_utf8_getc247_q;
    wire [0:0] i_acl_66_utf8_getc248_q;
    wire [0:0] i_acl_67_utf8_getc249_qi;
    reg [0:0] i_acl_67_utf8_getc249_q;
    wire [0:0] i_acl_76_utf8_getc250_q;
    wire [0:0] i_acl_77_utf8_getc251_q;
    wire [0:0] i_acl_78_utf8_getc252_q;
    wire [0:0] i_acl_79_utf8_getc253_q;
    wire [0:0] i_acl_80_utf8_getc254_qi;
    reg [0:0] i_acl_80_utf8_getc254_q;
    wire [0:0] i_acl_88_utf8_getc265_s;
    reg [31:0] i_acl_88_utf8_getc265_q;
    wire [31:0] i_acl_88_utf8_getc265_vt_join_q;
    wire [1:0] i_acl_88_utf8_getc265_vt_select_1_b;
    wire [0:0] i_acl_96_utf8_getc269_s;
    reg [31:0] i_acl_96_utf8_getc269_q;
    wire [31:0] i_acl_96_utf8_getc269_vt_join_q;
    wire [1:0] i_acl_96_utf8_getc269_vt_select_1_b;
    wire [0:0] i_cmp10_not_utf8_getc19_q;
    wire [33:0] i_cmp10_utf8_getc17_a;
    wire [33:0] i_cmp10_utf8_getc17_b;
    logic [33:0] i_cmp10_utf8_getc17_o;
    wire [0:0] i_cmp10_utf8_getc17_c;
    wire [0:0] i_cmp112_not_utf8_getc163_q;
    wire [65:0] i_cmp112_utf8_getc162_a;
    wire [65:0] i_cmp112_utf8_getc162_b;
    logic [65:0] i_cmp112_utf8_getc162_o;
    wire [0:0] i_cmp112_utf8_getc162_c;
    wire [0:0] i_cmp118_utf8_getc40_q;
    wire [0:0] i_cmp120_not_utf8_getc49_q;
    wire [33:0] i_cmp120_utf8_getc47_a;
    wire [33:0] i_cmp120_utf8_getc47_b;
    logic [33:0] i_cmp120_utf8_getc47_o;
    wire [0:0] i_cmp120_utf8_getc47_c;
    wire [0:0] i_cmp126_utf8_getc88_qi;
    reg [0:0] i_cmp126_utf8_getc88_q;
    wire [0:0] i_cmp131_not_utf8_getc107_q;
    wire [0:0] i_cmp15_utf8_getc148_q;
    wire [0:0] i_cmp172_not_utf8_getc167_q;
    wire [65:0] i_cmp172_utf8_getc166_a;
    wire [65:0] i_cmp172_utf8_getc166_b;
    logic [65:0] i_cmp172_utf8_getc166_o;
    wire [0:0] i_cmp172_utf8_getc166_c;
    wire [0:0] i_cmp178_not_utf8_getc64_q;
    wire [0:0] i_cmp178_utf8_getc51_q;
    wire [0:0] i_cmp180_not_utf8_getc61_q;
    wire [33:0] i_cmp180_utf8_getc59_a;
    wire [33:0] i_cmp180_utf8_getc59_b;
    logic [33:0] i_cmp180_utf8_getc59_o;
    wire [0:0] i_cmp180_utf8_getc59_c;
    wire [0:0] i_cmp186_utf8_getc73_q;
    wire [0:0] i_cmp191_not_utf8_getc91_q;
    wire [9:0] i_cmp1_utf8_getc10_a;
    wire [9:0] i_cmp1_utf8_getc10_b;
    logic [9:0] i_cmp1_utf8_getc10_o;
    wire [0:0] i_cmp1_utf8_getc10_c;
    wire [0:0] i_cmp243_not_utf8_getc171_q;
    wire [65:0] i_cmp243_utf8_getc170_a;
    wire [65:0] i_cmp243_utf8_getc170_b;
    logic [65:0] i_cmp243_utf8_getc170_o;
    wire [0:0] i_cmp243_utf8_getc170_c;
    wire [0:0] i_cmp26_not_utf8_getc154_q;
    wire [65:0] i_cmp26_utf8_getc153_a;
    wire [65:0] i_cmp26_utf8_getc153_b;
    logic [65:0] i_cmp26_utf8_getc153_o;
    wire [0:0] i_cmp26_utf8_getc153_c;
    wire [0:0] i_cmp32_utf8_getc21_q;
    wire [0:0] i_cmp34_not_utf8_getc28_q;
    wire [33:0] i_cmp34_utf8_getc26_a;
    wire [33:0] i_cmp34_utf8_getc26_b;
    logic [33:0] i_cmp34_utf8_getc26_o;
    wire [0:0] i_cmp34_utf8_getc26_c;
    wire [0:0] i_cmp40_utf8_getc124_q;
    wire [0:0] i_cmp44_not_utf8_getc155_q;
    wire [0:0] i_cmp63_not_utf8_getc159_q;
    wire [65:0] i_cmp63_utf8_getc158_a;
    wire [65:0] i_cmp63_utf8_getc158_b;
    logic [65:0] i_cmp63_utf8_getc158_o;
    wire [0:0] i_cmp63_utf8_getc158_c;
    wire [0:0] i_cmp69_utf8_getc30_q;
    wire [0:0] i_cmp71_not_utf8_getc38_q;
    wire [33:0] i_cmp71_utf8_getc36_a;
    wire [33:0] i_cmp71_utf8_getc36_b;
    logic [33:0] i_cmp71_utf8_getc36_o;
    wire [0:0] i_cmp71_utf8_getc36_c;
    wire [0:0] i_cmp77_utf8_getc104_q;
    wire [0:0] i_cmp82_not_utf8_getc127_q;
    wire [0:0] i_cmp8_utf8_getc15_q;
    wire [0:0] i_cmp_not_utf8_getc6_q;
    wire [33:0] i_cmp_utf8_getc4_a;
    wire [33:0] i_cmp_utf8_getc4_b;
    logic [33:0] i_cmp_utf8_getc4_o;
    wire [0:0] i_cmp_utf8_getc4_c;
    wire [56:0] i_conv58_utf8_getc13_vt_const_63_q;
    wire [63:0] i_conv58_utf8_getc13_vt_join_q;
    wire [6:0] i_conv58_utf8_getc13_vt_select_6_b;
    wire [23:0] i_conv_utf8_getc9_vt_const_31_q;
    wire [31:0] i_conv_utf8_getc9_vt_join_q;
    wire [7:0] i_conv_utf8_getc9_vt_select_7_b;
    wire [31:0] i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifodata;
    wire [0:0] i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifovalid;
    wire [0:0] i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_stall;
    wire [0:0] i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm2_utf8_getc8_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_lsu_memdep_1_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_writeack;
    wire [63:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml6_utf8_getc122_out_o_valid;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_feedback_stall_out_3;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_valid_out;
    wire [0:0] i_not482_utf8_getc98_q;
    wire [0:0] i_not500_utf8_getc117_q;
    wire [0:0] i_not522_utf8_getc140_q;
    wire [0:0] i_not_cmp118_utf8_getc63_q;
    wire [0:0] i_not_cmp1_utf8_getc23_q;
    wire [0:0] i_not_cmp32_utf8_getc42_q;
    wire [0:0] i_not_cmp69_utf8_getc53_q;
    wire [0:0] i_not_cmp8_utf8_getc32_q;
    wire [0:0] i_reduction_utf8_getc_0_utf8_getc181_s;
    reg [63:0] i_reduction_utf8_getc_0_utf8_getc181_q;
    wire [0:0] i_reduction_utf8_getc_103_utf8_getc131_qi;
    reg [0:0] i_reduction_utf8_getc_103_utf8_getc131_q;
    wire [0:0] i_reduction_utf8_getc_106_utf8_getc132_q;
    wire [0:0] i_reduction_utf8_getc_10_utf8_getc25_q;
    wire [0:0] i_reduction_utf8_getc_112_utf8_getc134_qi;
    reg [0:0] i_reduction_utf8_getc_112_utf8_getc134_q;
    wire [0:0] i_reduction_utf8_getc_113_utf8_getc141_q;
    wire [0:0] i_reduction_utf8_getc_114_utf8_getc142_q;
    wire [0:0] i_reduction_utf8_getc_115_utf8_getc143_q;
    wire [0:0] i_reduction_utf8_getc_116_utf8_getc144_q;
    wire [0:0] i_reduction_utf8_getc_126_utf8_getc172_q;
    wire [0:0] i_reduction_utf8_getc_127_utf8_getc173_q;
    wire [0:0] i_reduction_utf8_getc_128_utf8_getc174_q;
    wire [0:0] i_reduction_utf8_getc_129_utf8_getc175_q;
    wire [0:0] i_reduction_utf8_getc_12_utf8_getc33_q;
    wire [0:0] i_reduction_utf8_getc_130_utf8_getc176_q;
    wire [0:0] i_reduction_utf8_getc_132_utf8_getc177_q;
    wire [0:0] i_reduction_utf8_getc_133_utf8_getc178_q;
    wire [0:0] i_reduction_utf8_getc_134_utf8_getc179_q;
    wire [0:0] i_reduction_utf8_getc_135_utf8_getc197_q;
    wire [0:0] i_reduction_utf8_getc_136_utf8_getc198_q;
    wire [0:0] i_reduction_utf8_getc_137_utf8_getc199_q;
    wire [0:0] i_reduction_utf8_getc_138_utf8_getc200_q;
    wire [0:0] i_reduction_utf8_getc_139_utf8_getc201_q;
    wire [0:0] i_reduction_utf8_getc_13_utf8_getc34_q;
    wire [0:0] i_reduction_utf8_getc_140_utf8_getc202_q;
    wire [0:0] i_reduction_utf8_getc_141_utf8_getc203_q;
    wire [0:0] i_reduction_utf8_getc_142_utf8_getc204_q;
    wire [0:0] i_reduction_utf8_getc_143_utf8_getc205_q;
    wire [0:0] i_reduction_utf8_getc_144_utf8_getc206_q;
    wire [0:0] i_reduction_utf8_getc_145_utf8_getc207_q;
    wire [0:0] i_reduction_utf8_getc_146_utf8_getc208_q;
    wire [0:0] i_reduction_utf8_getc_147_utf8_getc209_q;
    wire [0:0] i_reduction_utf8_getc_148_utf8_getc210_q;
    wire [0:0] i_reduction_utf8_getc_14_utf8_getc35_q;
    wire [0:0] i_reduction_utf8_getc_152_utf8_getc211_q;
    wire [0:0] i_reduction_utf8_getc_153_utf8_getc212_q;
    wire [0:0] i_reduction_utf8_getc_154_utf8_getc213_q;
    wire [0:0] i_reduction_utf8_getc_155_utf8_getc214_q;
    wire [0:0] i_reduction_utf8_getc_156_utf8_getc228_q;
    wire [0:0] i_reduction_utf8_getc_159_utf8_getc229_q;
    wire [0:0] i_reduction_utf8_getc_160_utf8_getc230_q;
    wire [0:0] i_reduction_utf8_getc_162_utf8_getc231_q;
    wire [0:0] i_reduction_utf8_getc_163_utf8_getc232_q;
    wire [0:0] i_reduction_utf8_getc_164_utf8_getc233_q;
    wire [0:0] i_reduction_utf8_getc_165_utf8_getc234_q;
    wire [0:0] i_reduction_utf8_getc_166_utf8_getc235_q;
    wire [0:0] i_reduction_utf8_getc_167_utf8_getc236_q;
    wire [0:0] i_reduction_utf8_getc_168_utf8_getc237_q;
    wire [0:0] i_reduction_utf8_getc_169_utf8_getc255_q;
    wire [0:0] i_reduction_utf8_getc_16_utf8_getc43_qi;
    reg [0:0] i_reduction_utf8_getc_16_utf8_getc43_q;
    wire [0:0] i_reduction_utf8_getc_170_utf8_getc256_qi;
    reg [0:0] i_reduction_utf8_getc_170_utf8_getc256_q;
    wire [0:0] i_reduction_utf8_getc_171_utf8_getc257_q;
    wire [0:0] i_reduction_utf8_getc_172_utf8_getc258_q;
    wire [0:0] i_reduction_utf8_getc_173_utf8_getc259_qi;
    reg [0:0] i_reduction_utf8_getc_173_utf8_getc259_q;
    wire [0:0] i_reduction_utf8_getc_175_utf8_getc260_q;
    wire [0:0] i_reduction_utf8_getc_176_utf8_getc261_q;
    wire [0:0] i_reduction_utf8_getc_177_utf8_getc262_q;
    wire [0:0] i_reduction_utf8_getc_178_utf8_getc263_q;
    wire [0:0] i_reduction_utf8_getc_179_utf8_getc264_qi;
    reg [0:0] i_reduction_utf8_getc_179_utf8_getc264_q;
    wire [0:0] i_reduction_utf8_getc_17_utf8_getc44_q;
    wire [0:0] i_reduction_utf8_getc_184_utf8_getc266_q;
    wire [0:0] i_reduction_utf8_getc_185_utf8_getc267_q;
    wire [0:0] i_reduction_utf8_getc_186_utf8_getc268_qi;
    reg [0:0] i_reduction_utf8_getc_186_utf8_getc268_q;
    wire [0:0] i_reduction_utf8_getc_187_utf8_getc270_q;
    wire [0:0] i_reduction_utf8_getc_18_utf8_getc45_q;
    wire [0:0] i_reduction_utf8_getc_190_utf8_getc271_q;
    wire [0:0] i_reduction_utf8_getc_191_utf8_getc272_q;
    wire [0:0] i_reduction_utf8_getc_193_utf8_getc273_q;
    wire [0:0] i_reduction_utf8_getc_194_utf8_getc274_q;
    wire [0:0] i_reduction_utf8_getc_195_utf8_getc275_q;
    wire [0:0] i_reduction_utf8_getc_196_utf8_getc276_q;
    wire [0:0] i_reduction_utf8_getc_197_utf8_getc277_qi;
    reg [0:0] i_reduction_utf8_getc_197_utf8_getc277_q;
    wire [0:0] i_reduction_utf8_getc_198_utf8_getc284_qi;
    reg [0:0] i_reduction_utf8_getc_198_utf8_getc284_q;
    wire [0:0] i_reduction_utf8_getc_199_utf8_getc285_qi;
    reg [0:0] i_reduction_utf8_getc_199_utf8_getc285_q;
    wire [0:0] i_reduction_utf8_getc_19_utf8_getc46_q;
    wire [0:0] i_reduction_utf8_getc_1_utf8_getc182_s;
    reg [63:0] i_reduction_utf8_getc_1_utf8_getc182_q;
    wire [0:0] i_reduction_utf8_getc_200_utf8_getc286_q;
    wire [0:0] i_reduction_utf8_getc_203_utf8_getc287_qi;
    reg [0:0] i_reduction_utf8_getc_203_utf8_getc287_q;
    wire [0:0] i_reduction_utf8_getc_204_utf8_getc288_q;
    wire [0:0] i_reduction_utf8_getc_205_utf8_getc289_q;
    wire [0:0] i_reduction_utf8_getc_206_utf8_getc290_qi;
    reg [0:0] i_reduction_utf8_getc_206_utf8_getc290_q;
    wire [0:0] i_reduction_utf8_getc_210_utf8_getc292_q;
    wire [0:0] i_reduction_utf8_getc_211_utf8_getc293_q;
    wire [0:0] i_reduction_utf8_getc_212_utf8_getc294_qi;
    reg [0:0] i_reduction_utf8_getc_212_utf8_getc294_q;
    wire [0:0] i_reduction_utf8_getc_213_utf8_getc296_q;
    wire [0:0] i_reduction_utf8_getc_215_utf8_getc297_q;
    wire [0:0] i_reduction_utf8_getc_216_utf8_getc298_q;
    wire [0:0] i_reduction_utf8_getc_218_utf8_getc299_q;
    wire [0:0] i_reduction_utf8_getc_219_utf8_getc300_q;
    wire [0:0] i_reduction_utf8_getc_21_utf8_getc54_q;
    wire [0:0] i_reduction_utf8_getc_220_utf8_getc301_q;
    wire [0:0] i_reduction_utf8_getc_221_utf8_getc302_qi;
    reg [0:0] i_reduction_utf8_getc_221_utf8_getc302_q;
    wire [0:0] i_reduction_utf8_getc_224_utf8_getc310_q;
    wire [0:0] i_reduction_utf8_getc_225_utf8_getc311_qi;
    reg [0:0] i_reduction_utf8_getc_225_utf8_getc311_q;
    wire [0:0] i_reduction_utf8_getc_226_utf8_getc312_qi;
    reg [0:0] i_reduction_utf8_getc_226_utf8_getc312_q;
    wire [0:0] i_reduction_utf8_getc_22_utf8_getc55_q;
    wire [0:0] i_reduction_utf8_getc_230_utf8_getc314_qi;
    reg [0:0] i_reduction_utf8_getc_230_utf8_getc314_q;
    wire [0:0] i_reduction_utf8_getc_231_utf8_getc315_qi;
    reg [0:0] i_reduction_utf8_getc_231_utf8_getc315_q;
    wire [0:0] i_reduction_utf8_getc_232_utf8_getc317_q;
    wire [0:0] i_reduction_utf8_getc_234_utf8_getc318_q;
    wire [0:0] i_reduction_utf8_getc_235_utf8_getc319_q;
    wire [0:0] i_reduction_utf8_getc_236_utf8_getc320_q;
    wire [0:0] i_reduction_utf8_getc_237_utf8_getc321_q;
    wire [0:0] i_reduction_utf8_getc_238_utf8_getc322_qi;
    reg [0:0] i_reduction_utf8_getc_238_utf8_getc322_q;
    wire [0:0] i_reduction_utf8_getc_23_utf8_getc56_q;
    wire [0:0] i_reduction_utf8_getc_240_utf8_getc328_q;
    wire [0:0] i_reduction_utf8_getc_241_utf8_getc329_q;
    wire [0:0] i_reduction_utf8_getc_242_utf8_getc330_qi;
    reg [0:0] i_reduction_utf8_getc_242_utf8_getc330_q;
    wire [0:0] i_reduction_utf8_getc_244_utf8_getc332_q;
    wire [0:0] i_reduction_utf8_getc_246_utf8_getc333_qi;
    reg [0:0] i_reduction_utf8_getc_246_utf8_getc333_q;
    wire [0:0] i_reduction_utf8_getc_247_utf8_getc335_q;
    wire [0:0] i_reduction_utf8_getc_248_utf8_getc336_q;
    wire [0:0] i_reduction_utf8_getc_249_utf8_getc337_q;
    wire [0:0] i_reduction_utf8_getc_24_utf8_getc57_q;
    wire [0:0] i_reduction_utf8_getc_250_utf8_getc338_q;
    wire [0:0] i_reduction_utf8_getc_251_utf8_getc339_qi;
    reg [0:0] i_reduction_utf8_getc_251_utf8_getc339_q;
    wire [0:0] i_reduction_utf8_getc_252_utf8_getc343_q;
    wire [0:0] i_reduction_utf8_getc_253_utf8_getc344_q;
    wire [0:0] i_reduction_utf8_getc_254_utf8_getc345_qi;
    reg [0:0] i_reduction_utf8_getc_254_utf8_getc345_q;
    wire [0:0] i_reduction_utf8_getc_256_utf8_getc347_qi;
    reg [0:0] i_reduction_utf8_getc_256_utf8_getc347_q;
    wire [0:0] i_reduction_utf8_getc_257_utf8_getc348_qi;
    reg [0:0] i_reduction_utf8_getc_257_utf8_getc348_q;
    wire [0:0] i_reduction_utf8_getc_25_utf8_getc58_q;
    wire [0:0] i_reduction_utf8_getc_27_utf8_getc65_q;
    wire [0:0] i_reduction_utf8_getc_28_utf8_getc66_q;
    wire [0:0] i_reduction_utf8_getc_29_utf8_getc67_q;
    wire [0:0] i_reduction_utf8_getc_2_utf8_getc183_s;
    reg [63:0] i_reduction_utf8_getc_2_utf8_getc183_q;
    wire [0:0] i_reduction_utf8_getc_30_utf8_getc68_q;
    wire [0:0] i_reduction_utf8_getc_31_utf8_getc69_q;
    wire [0:0] i_reduction_utf8_getc_32_utf8_getc70_q;
    wire [0:0] i_reduction_utf8_getc_33_utf8_getc75_q;
    wire [0:0] i_reduction_utf8_getc_34_utf8_getc76_q;
    wire [0:0] i_reduction_utf8_getc_35_utf8_getc78_q;
    wire [0:0] i_reduction_utf8_getc_38_utf8_getc79_q;
    wire [0:0] i_reduction_utf8_getc_39_utf8_getc80_qi;
    reg [0:0] i_reduction_utf8_getc_39_utf8_getc80_q;
    wire [0:0] i_reduction_utf8_getc_3_utf8_getc186_s;
    reg [63:0] i_reduction_utf8_getc_3_utf8_getc186_q;
    wire [0:0] i_reduction_utf8_getc_40_utf8_getc81_q;
    wire [0:0] i_reduction_utf8_getc_47_utf8_getc90_q;
    wire [0:0] i_reduction_utf8_getc_4_utf8_getc191_s;
    reg [63:0] i_reduction_utf8_getc_4_utf8_getc191_q;
    wire [0:0] i_reduction_utf8_getc_50_utf8_getc92_q;
    wire [0:0] i_reduction_utf8_getc_56_utf8_getc94_q;
    wire [0:0] i_reduction_utf8_getc_57_utf8_getc99_q;
    wire [0:0] i_reduction_utf8_getc_58_utf8_getc100_q;
    wire [0:0] i_reduction_utf8_getc_5_utf8_getc215_s;
    reg [0:0] i_reduction_utf8_getc_5_utf8_getc215_q;
    wire [0:0] i_reduction_utf8_getc_64_utf8_getc106_q;
    wire [0:0] i_reduction_utf8_getc_6_utf8_getc216_s;
    reg [0:0] i_reduction_utf8_getc_6_utf8_getc216_q;
    wire [0:0] i_reduction_utf8_getc_71_utf8_getc109_q;
    wire [0:0] i_reduction_utf8_getc_74_utf8_getc110_q;
    wire [0:0] i_reduction_utf8_getc_7_utf8_getc218_s;
    reg [0:0] i_reduction_utf8_getc_7_utf8_getc218_q;
    wire [0:0] i_reduction_utf8_getc_80_utf8_getc112_q;
    wire [0:0] i_reduction_utf8_getc_81_utf8_getc118_q;
    wire [0:0] i_reduction_utf8_getc_82_utf8_getc119_q;
    wire [0:0] i_reduction_utf8_getc_83_utf8_getc120_q;
    wire [0:0] i_reduction_utf8_getc_88_utf8_getc126_q;
    wire [0:0] i_reduction_utf8_getc_8_utf8_getc222_s;
    reg [0:0] i_reduction_utf8_getc_8_utf8_getc222_q;
    wire [0:0] i_reduction_utf8_getc_94_utf8_getc129_qi;
    reg [0:0] i_reduction_utf8_getc_94_utf8_getc129_q;
    wire [0:0] i_reduction_utf8_getc_9_utf8_getc24_q;
    wire [0:0] i_selcond_utf8_getc_0_utf8_getc184_q;
    wire [0:0] i_selcond_utf8_getc_11_utf8_getc220_q;
    wire [0:0] i_selcond_utf8_getc_12_utf8_getc221_qi;
    reg [0:0] i_selcond_utf8_getc_12_utf8_getc221_q;
    wire [0:0] i_selcond_utf8_getc_2_utf8_getc185_q;
    wire [0:0] i_selcond_utf8_getc_3_utf8_getc187_q;
    wire [0:0] i_selcond_utf8_getc_4_utf8_getc188_q;
    wire [0:0] i_selcond_utf8_getc_5_utf8_getc189_q;
    wire [0:0] i_selcond_utf8_getc_6_utf8_getc190_q;
    wire [0:0] i_selcond_utf8_getc_7_utf8_getc217_q;
    wire [0:0] i_selcond_utf8_getc_9_utf8_getc219_q;
    wire [0:0] i_unnamed_utf8_getc101_q;
    wire [7:0] i_unnamed_utf8_getc103_q;
    wire [5:0] i_unnamed_utf8_getc103_vt_const_5_q;
    wire [7:0] i_unnamed_utf8_getc103_vt_join_q;
    wire [1:0] i_unnamed_utf8_getc103_vt_select_7_b;
    wire [0:0] i_unnamed_utf8_getc121_q;
    wire [7:0] i_unnamed_utf8_getc123_q;
    wire [7:0] i_unnamed_utf8_getc123_vt_join_q;
    wire [1:0] i_unnamed_utf8_getc123_vt_select_7_b;
    wire [7:0] i_unnamed_utf8_getc14_q;
    wire [0:0] i_unnamed_utf8_getc145_q;
    wire [7:0] i_unnamed_utf8_getc147_q;
    wire [7:0] i_unnamed_utf8_getc147_vt_join_q;
    wire [1:0] i_unnamed_utf8_getc147_vt_select_7_b;
    wire [4:0] i_unnamed_utf8_getc14_vt_const_4_q;
    wire [7:0] i_unnamed_utf8_getc14_vt_join_q;
    wire [2:0] i_unnamed_utf8_getc14_vt_select_7_b;
    wire [7:0] i_unnamed_utf8_getc20_q;
    wire [3:0] i_unnamed_utf8_getc20_vt_const_3_q;
    wire [7:0] i_unnamed_utf8_getc20_vt_join_q;
    wire [3:0] i_unnamed_utf8_getc20_vt_select_7_b;
    wire [0:0] i_unnamed_utf8_getc225_q;
    wire [7:0] i_unnamed_utf8_getc29_q;
    wire [2:0] i_unnamed_utf8_getc29_vt_const_2_q;
    wire [7:0] i_unnamed_utf8_getc29_vt_join_q;
    wire [4:0] i_unnamed_utf8_getc29_vt_select_7_b;
    wire [7:0] i_unnamed_utf8_getc39_q;
    wire [1:0] i_unnamed_utf8_getc39_vt_const_1_q;
    wire [7:0] i_unnamed_utf8_getc39_vt_join_q;
    wire [5:0] i_unnamed_utf8_getc39_vt_select_7_b;
    wire [7:0] i_unnamed_utf8_getc50_q;
    wire [7:0] i_unnamed_utf8_getc50_vt_join_q;
    wire [6:0] i_unnamed_utf8_getc50_vt_select_7_b;
    wire [7:0] i_unnamed_utf8_getc72_q;
    wire [7:0] i_unnamed_utf8_getc72_vt_join_q;
    wire [1:0] i_unnamed_utf8_getc72_vt_select_7_b;
    wire [0:0] i_unnamed_utf8_getc85_q;
    wire [7:0] i_unnamed_utf8_getc87_q;
    wire [7:0] i_unnamed_utf8_getc87_vt_join_q;
    wire [1:0] i_unnamed_utf8_getc87_vt_select_7_b;
    wire [0:0] UTF8_getc_B1_start_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] UTF8_getc_B1_start_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] UTF8_getc_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [7:0] c_i8_128368_recast_x_q;
    wire [7:0] c_i8_1356_recast_x_q;
    wire [7:0] c_i8_16360_recast_x_q;
    wire [7:0] c_i8_32357_recast_x_q;
    wire [7:0] c_i8_4364_recast_x_q;
    wire [7:0] c_i8_64358_recast_x_q;
    wire [7:0] c_i8_8362_recast_x_q;
    wire [64:0] i_acl_433_v_utf8_getc0_add_x_a;
    wire [64:0] i_acl_433_v_utf8_getc0_add_x_b;
    logic [64:0] i_acl_433_v_utf8_getc0_add_x_o;
    wire [64:0] i_acl_433_v_utf8_getc0_add_x_q;
    wire [63:0] i_acl_433_v_utf8_getc0_trunc_sel_x_b;
    wire [64:0] i_acl_441_v_utf8_getc0_add_x_a;
    wire [64:0] i_acl_441_v_utf8_getc0_add_x_b;
    logic [64:0] i_acl_441_v_utf8_getc0_add_x_o;
    wire [64:0] i_acl_441_v_utf8_getc0_add_x_q;
    wire [63:0] i_acl_441_v_utf8_getc0_trunc_sel_x_b;
    wire [64:0] i_acl_446_v_utf8_getc0_add_x_a;
    wire [64:0] i_acl_446_v_utf8_getc0_add_x_b;
    logic [64:0] i_acl_446_v_utf8_getc0_add_x_o;
    wire [64:0] i_acl_446_v_utf8_getc0_add_x_q;
    wire [63:0] i_acl_446_v_utf8_getc0_trunc_sel_x_b;
    wire [64:0] i_acl_449_v_utf8_getc0_add_x_a;
    wire [64:0] i_acl_449_v_utf8_getc0_add_x_b;
    logic [64:0] i_acl_449_v_utf8_getc0_add_x_o;
    wire [64:0] i_acl_449_v_utf8_getc0_add_x_q;
    wire [63:0] i_acl_449_v_utf8_getc0_trunc_sel_x_b;
    wire [6:0] i_and4_trunc_utf8_getc12_sel_x_b;
    wire [64:0] i_arrayidx183_utf8_getc0_add_x_a;
    wire [64:0] i_arrayidx183_utf8_getc0_add_x_b;
    logic [64:0] i_arrayidx183_utf8_getc0_add_x_o;
    wire [64:0] i_arrayidx183_utf8_getc0_add_x_q;
    wire [63:0] i_arrayidx183_utf8_getc0_trunc_sel_x_b;
    wire [63:0] i_conv58_utf8_getc13_sel_x_b;
    wire [31:0] i_conv_utf8_getc9_sel_x_b;
    wire [0:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_iord_bl_call_UTF8_getc_o_fifoready;
    wire [0:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_stall;
    wire [0:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_valid;
    wire [63:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl;
    wire [31:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_1_tpl;
    wire [63:0] i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl;
    wire [55:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_q;
    wire [55:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [47:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_q;
    wire [47:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [39:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_q;
    wire [39:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [0:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in;
    wire redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in;
    wire redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_data_in;
    wire [0:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out;
    wire redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out;
    wire redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_data_out;
    wire [0:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in;
    wire redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in;
    wire redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_data_in;
    wire [0:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out;
    wire redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out;
    wire redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_data_out;
    wire [0:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in;
    wire redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in;
    wire redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_data_in;
    wire [0:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out;
    wire redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out;
    wire redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_data_out;
    wire [0:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in;
    wire redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in;
    wire redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_data_in;
    wire [0:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out;
    wire redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out;
    wire redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_data_out;
    wire [0:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in;
    wire redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in;
    wire redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_data_in;
    wire [0:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out;
    wire redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out;
    wire redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_data_out;
    wire [0:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in;
    wire redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in;
    wire redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_data_in;
    wire [0:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out;
    wire redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out;
    wire redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_data_out;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in;
    wire redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in;
    wire redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_data_in;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out;
    wire redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out;
    wire redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_data_out;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in;
    wire redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in;
    wire redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_data_in;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out;
    wire redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out;
    wire redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_data_out;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in;
    wire redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in;
    wire redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_data_in;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out;
    wire redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out;
    wire redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_data_out;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in;
    wire redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in;
    wire redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_data_in;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out;
    wire redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out;
    wire redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_data_out;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in;
    wire redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in;
    wire redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_data_in;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out;
    wire redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out;
    wire redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_data_out;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in;
    wire redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in;
    wire redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_data_in;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out;
    wire redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out;
    wire redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_data_out;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in;
    wire redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in;
    wire redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_data_in;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out;
    wire redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out;
    wire redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_data_out;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in;
    wire redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in;
    wire redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_data_in;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out;
    wire redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out;
    wire redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_data_out;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in;
    wire redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in;
    wire redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_data_in;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out;
    wire redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out;
    wire redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_data_out;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in;
    wire redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in;
    wire redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_data_in;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out;
    wire redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out;
    wire redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_data_out;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in;
    wire redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in;
    wire redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_data_in;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out;
    wire redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out;
    wire redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_data_out;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in;
    wire redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in;
    wire redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_data_in;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out;
    wire redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out;
    wire redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_data_out;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in;
    wire redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in;
    wire redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_data_in;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out;
    wire redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out;
    wire redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_data_out;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in;
    wire redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in;
    wire redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_data_in;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out;
    wire redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out;
    wire redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_data_out;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in;
    wire redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in;
    wire redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_data_in;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out;
    wire redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out;
    wire redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_data_out;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in;
    wire redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in;
    wire redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_data_in;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out;
    wire redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out;
    wire redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_data_out;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in;
    wire redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in;
    wire redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_data_in;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out;
    wire redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out;
    wire redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_data_out;
    reg [0:0] redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_q;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in;
    wire redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in;
    wire redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_data_in;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out;
    wire redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out;
    wire redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_data_out;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in;
    wire redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in;
    wire redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_data_in;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out;
    wire redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out;
    wire redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_data_out;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in;
    wire redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in;
    wire redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_data_in;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out;
    wire redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out;
    wire redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_data_out;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in;
    wire redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in;
    wire redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_data_in;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out;
    wire redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out;
    wire redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_data_out;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in;
    wire redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in;
    wire redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_data_in;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out;
    wire redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out;
    wire redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_data_out;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in;
    wire redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in;
    wire redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_data_in;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out;
    wire redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out;
    wire redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_data_out;
    reg [0:0] redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_q;
    reg [0:0] redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in;
    wire redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in;
    wire redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_data_in;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out;
    wire redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out;
    wire redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_data_out;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in;
    wire redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in;
    wire redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_data_in;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out;
    wire redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out;
    wire redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_data_out;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in;
    wire redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in;
    wire redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_data_in;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out;
    wire redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out;
    wire redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist34_i_not_cmp8_utf8_getc32_q_33_fifo_data_out;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in;
    wire redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in;
    wire redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_data_in;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out;
    wire redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out;
    wire redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist35_i_not_cmp8_utf8_getc32_q_66_fifo_data_out;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in;
    wire redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in;
    wire redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_data_in;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out;
    wire redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out;
    wire redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist36_i_not_cmp8_utf8_getc32_q_131_fifo_data_out;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in;
    wire redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in;
    wire redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_data_in;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out;
    wire redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out;
    wire redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist37_i_not_cmp69_utf8_getc53_q_131_fifo_data_out;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in;
    wire redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in;
    wire redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_data_in;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out;
    wire redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out;
    wire redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist38_i_not_cmp32_utf8_getc42_q_33_fifo_data_out;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in;
    wire redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in;
    wire redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_data_in;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out;
    wire redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out;
    wire redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist39_i_not_cmp32_utf8_getc42_q_131_fifo_data_out;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in;
    wire redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in;
    wire redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_data_in;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out;
    wire redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out;
    wire redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist40_i_not_cmp1_utf8_getc23_q_33_fifo_data_out;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in;
    wire redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in;
    wire redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_data_in;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out;
    wire redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out;
    wire redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist41_i_not_cmp1_utf8_getc23_q_66_fifo_data_out;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in;
    wire redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in;
    wire redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_data_in;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out;
    wire redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out;
    wire redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist42_i_not_cmp1_utf8_getc23_q_99_fifo_data_out;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in;
    wire redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in;
    wire redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_data_in;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out;
    wire redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out;
    wire redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_not_cmp1_utf8_getc23_q_131_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_data_out;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_data_in;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_data_out;
    wire [0:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in;
    wire redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in;
    wire redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out;
    wire redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out;
    wire redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_data_out;
    wire [0:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in;
    wire redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in;
    wire redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_data_in;
    wire [0:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out;
    wire redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out;
    wire redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_data_out;
    wire [0:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in;
    wire redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in;
    wire redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_data_in;
    wire [0:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out;
    wire redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out;
    wire redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_data_out;
    wire [0:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in;
    wire redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in;
    wire redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_data_in;
    wire [0:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out;
    wire redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out;
    wire redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_data_out;
    wire [0:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in;
    wire redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in;
    wire redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_data_in;
    wire [0:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out;
    wire redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out;
    wire redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_data_out;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in;
    wire redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in;
    wire redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_data_in;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out;
    wire redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out;
    wire redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist54_i_cmp_utf8_getc4_c_32_fifo_data_out;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in;
    wire redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in;
    wire redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_data_in;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out;
    wire redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out;
    wire redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist55_i_cmp_utf8_getc4_c_195_fifo_data_out;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in;
    wire redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in;
    wire redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_data_in;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out;
    wire redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out;
    wire redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_cmp_utf8_getc4_c_227_fifo_data_out;
    reg [0:0] redist57_i_cmp_not_utf8_getc6_q_1_0_q;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in;
    wire redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in;
    wire redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_data_in;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out;
    wire redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out;
    wire redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist58_i_cmp8_utf8_getc15_q_32_fifo_data_out;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in;
    wire redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in;
    wire redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_data_in;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out;
    wire redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out;
    wire redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist59_i_cmp8_utf8_getc15_q_131_fifo_data_out;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in;
    wire redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in;
    wire redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_data_in;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out;
    wire redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out;
    wire redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist60_i_cmp8_utf8_getc15_q_163_fifo_data_out;
    reg [0:0] redist61_i_cmp77_utf8_getc104_q_1_0_q;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in;
    wire redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in;
    wire redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_data_in;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out;
    wire redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out;
    wire redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist62_i_cmp77_utf8_getc104_q_33_fifo_data_out;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in;
    wire redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in;
    wire redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_data_in;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out;
    wire redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out;
    wire redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist63_i_cmp77_utf8_getc104_q_66_fifo_data_out;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in;
    wire redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in;
    wire redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_data_in;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out;
    wire redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out;
    wire redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist64_i_cmp71_utf8_getc36_c_96_fifo_data_out;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in;
    wire redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in;
    wire redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_data_in;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out;
    wire redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out;
    wire redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist65_i_cmp71_utf8_getc36_c_195_fifo_data_out;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in;
    wire redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in;
    wire redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_data_in;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out;
    wire redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out;
    wire redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist66_i_cmp71_not_utf8_getc38_q_99_fifo_data_out;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in;
    wire redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in;
    wire redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_data_in;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out;
    wire redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out;
    wire redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist67_i_cmp69_utf8_getc30_q_32_fifo_data_out;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in;
    wire redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in;
    wire redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_data_in;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out;
    wire redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out;
    wire redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist68_i_cmp69_utf8_getc30_q_64_fifo_data_out;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in;
    wire redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in;
    wire redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_data_in;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out;
    wire redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out;
    wire redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist69_i_cmp69_utf8_getc30_q_163_fifo_data_out;
    reg [0:0] redist70_i_cmp40_utf8_getc124_q_1_0_q;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in;
    wire redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in;
    wire redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_data_in;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out;
    wire redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out;
    wire redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist71_i_cmp40_utf8_getc124_q_33_fifo_data_out;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in;
    wire redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in;
    wire redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_data_in;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out;
    wire redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out;
    wire redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist72_i_cmp34_utf8_getc26_c_130_fifo_data_out;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in;
    wire redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in;
    wire redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_data_in;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out;
    wire redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out;
    wire redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist73_i_cmp34_utf8_getc26_c_195_fifo_data_out;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in;
    wire redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in;
    wire redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_data_in;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out;
    wire redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out;
    wire redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist74_i_cmp34_not_utf8_getc28_q_65_fifo_data_out;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in;
    wire redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in;
    wire redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_data_in;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out;
    wire redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out;
    wire redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist75_i_cmp32_utf8_getc21_q_32_fifo_data_out;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in;
    wire redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in;
    wire redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_data_in;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out;
    wire redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out;
    wire redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist76_i_cmp32_utf8_getc21_q_98_fifo_data_out;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in;
    wire redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in;
    wire redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_data_in;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out;
    wire redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out;
    wire redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist77_i_cmp32_utf8_getc21_q_163_fifo_data_out;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in;
    wire redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in;
    wire redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_data_in;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out;
    wire redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out;
    wire redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist78_i_cmp1_utf8_getc10_c_32_fifo_data_out;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in;
    wire redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in;
    wire redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_data_in;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out;
    wire redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out;
    wire redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist79_i_cmp1_utf8_getc10_c_163_fifo_data_out;
    reg [0:0] redist80_i_cmp1_utf8_getc10_c_164_0_q;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in;
    wire redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in;
    wire redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_data_in;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out;
    wire redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out;
    wire redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist81_i_cmp186_utf8_getc73_q_131_fifo_data_out;
    reg [0:0] redist82_i_cmp186_utf8_getc73_q_132_0_q;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in;
    wire redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in;
    wire redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_data_in;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out;
    wire redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out;
    wire redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist83_i_cmp180_utf8_getc59_c_32_fifo_data_out;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in;
    wire redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in;
    wire redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_data_in;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out;
    wire redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out;
    wire redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist84_i_cmp180_utf8_getc59_c_64_fifo_data_out;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in;
    wire redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in;
    wire redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_data_in;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out;
    wire redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out;
    wire redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist85_i_cmp180_utf8_getc59_c_196_fifo_data_out;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in;
    wire redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in;
    wire redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_data_in;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out;
    wire redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out;
    wire redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist86_i_cmp180_not_utf8_getc61_q_131_fifo_data_out;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in;
    wire redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in;
    wire redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_data_in;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out;
    wire redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out;
    wire redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist87_i_cmp178_utf8_getc51_q_32_fifo_data_out;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in;
    wire redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in;
    wire redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_data_in;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out;
    wire redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out;
    wire redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist88_i_cmp178_utf8_getc51_q_163_fifo_data_out;
    reg [0:0] redist89_i_cmp178_utf8_getc51_q_164_0_q;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in;
    wire redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in;
    wire redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_data_in;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out;
    wire redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out;
    wire redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist90_i_cmp126_utf8_getc88_q_33_fifo_data_out;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in;
    wire redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in;
    wire redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_data_in;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out;
    wire redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out;
    wire redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist91_i_cmp126_utf8_getc88_q_66_fifo_data_out;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in;
    wire redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in;
    wire redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_data_in;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out;
    wire redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out;
    wire redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist92_i_cmp126_utf8_getc88_q_99_fifo_data_out;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in;
    wire redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in;
    wire redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_data_in;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out;
    wire redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out;
    wire redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist93_i_cmp120_utf8_getc47_c_64_fifo_data_out;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in;
    wire redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in;
    wire redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_data_in;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out;
    wire redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out;
    wire redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist94_i_cmp120_utf8_getc47_c_195_fifo_data_out;
    reg [0:0] redist95_i_cmp120_utf8_getc47_c_196_0_q;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in;
    wire redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in;
    wire redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_data_in;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out;
    wire redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out;
    wire redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist96_i_cmp120_not_utf8_getc49_q_131_fifo_data_out;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in;
    wire redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in;
    wire redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_data_in;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out;
    wire redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out;
    wire redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist97_i_cmp118_utf8_getc40_q_32_fifo_data_out;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in;
    wire redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in;
    wire redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_data_in;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out;
    wire redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out;
    wire redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist98_i_cmp118_utf8_getc40_q_163_fifo_data_out;
    reg [0:0] redist99_i_cmp118_utf8_getc40_q_164_0_q;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in;
    wire redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in;
    wire redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_data_in;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out;
    wire redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out;
    wire redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist100_i_cmp10_utf8_getc17_c_163_fifo_data_out;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in;
    wire redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in;
    wire redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_data_in;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out;
    wire redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out;
    wire redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist101_i_cmp10_utf8_getc17_c_195_fifo_data_out;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in;
    wire redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in;
    wire redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_data_in;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out;
    wire redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out;
    wire redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist102_i_cmp10_not_utf8_getc19_q_32_fifo_data_out;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in;
    wire redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in;
    wire redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_data_in;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out;
    wire redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out;
    wire redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist103_i_acl_425_utf8_getc224_q_31_fifo_data_out;
    reg [0:0] redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_q;
    reg [0:0] redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_q;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in;
    wire redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in;
    wire redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_data_in;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out;
    wire redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out;
    wire redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist105_i_acl_332_utf8_getc108_q_66_fifo_data_out;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in;
    wire redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in;
    wire redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_data_in;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out;
    wire redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out;
    wire redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist106_i_acl_305_utf8_getc128_q_33_fifo_data_out;
    wire [0:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in;
    wire redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in;
    wire redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in_bitsignaltemp;
    wire [2:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_data_in;
    wire [0:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out;
    wire redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out;
    wire redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out_bitsignaltemp;
    wire [2:0] redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_data_out;
    reg [2:0] redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_q;
    wire [0:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in;
    wire redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in;
    wire redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in_bitsignaltemp;
    wire [1:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_data_in;
    wire [0:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out;
    wire redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out;
    wire redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out_bitsignaltemp;
    wire [1:0] redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_data_out;
    wire [7:0] bubble_join_i_llvm_fpga_mem_lm2_utf8_getc8_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_lm3303_utf8_getc71_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_1_utf8_getc226_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_1_utf8_getc226_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml4347_utf8_getc146_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml4475_utf8_getc102_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml4504_utf8_getc86_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml6_utf8_getc122_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_UTF8_getc_B1_start_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_UTF8_getc_B1_start_merge_reg_aunroll_x_b;
    wire [159:0] bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_q;
    wire [63:0] bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_b;
    wire [31:0] bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c;
    wire [63:0] bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_d;
    wire [63:0] bubble_join_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_q;
    wire [63:0] bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_b;
    wire [63:0] bubble_join_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_q;
    wire [63:0] bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_b;
    wire [63:0] bubble_join_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_q;
    wire [63:0] bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_b;
    wire [63:0] bubble_join_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_q;
    wire [63:0] bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_b;
    wire [63:0] bubble_join_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_q;
    wire [63:0] bubble_select_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_b;
    wire [63:0] bubble_join_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_q;
    wire [63:0] bubble_select_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_b;
    wire [0:0] bubble_join_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_q;
    wire [0:0] bubble_select_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_b;
    wire [0:0] bubble_join_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_q;
    wire [0:0] bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_b;
    wire [0:0] bubble_join_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_q;
    wire [0:0] bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_b;
    wire [0:0] bubble_join_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_q;
    wire [0:0] bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_b;
    wire [0:0] bubble_join_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_q;
    wire [0:0] bubble_select_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_b;
    wire [0:0] bubble_join_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_q;
    wire [0:0] bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_b;
    wire [0:0] bubble_join_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_q;
    wire [0:0] bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_b;
    wire [0:0] bubble_join_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_q;
    wire [0:0] bubble_select_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_b;
    wire [0:0] bubble_join_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_q;
    wire [0:0] bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_b;
    wire [0:0] bubble_join_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_q;
    wire [0:0] bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_b;
    wire [0:0] bubble_join_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_q;
    wire [0:0] bubble_select_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_b;
    wire [0:0] bubble_join_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_q;
    wire [0:0] bubble_select_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_b;
    wire [0:0] bubble_join_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_q;
    wire [0:0] bubble_select_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_b;
    wire [0:0] bubble_join_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_q;
    wire [0:0] bubble_select_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_b;
    wire [0:0] bubble_join_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_q;
    wire [0:0] bubble_select_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_b;
    wire [0:0] bubble_join_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_q;
    wire [0:0] bubble_select_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_b;
    wire [0:0] bubble_join_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_q;
    wire [0:0] bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_b;
    wire [0:0] bubble_join_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_q;
    wire [0:0] bubble_select_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_b;
    wire [0:0] bubble_join_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_q;
    wire [0:0] bubble_select_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_b;
    wire [0:0] bubble_join_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_q;
    wire [0:0] bubble_select_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_b;
    wire [0:0] bubble_join_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_q;
    wire [0:0] bubble_select_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_b;
    wire [0:0] bubble_join_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_q;
    wire [0:0] bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_b;
    wire [0:0] bubble_join_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_q;
    wire [0:0] bubble_select_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_b;
    wire [0:0] bubble_join_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_q;
    wire [0:0] bubble_select_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_b;
    wire [0:0] bubble_join_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_q;
    wire [0:0] bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b;
    wire [0:0] bubble_join_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_q;
    wire [0:0] bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_b;
    wire [0:0] bubble_join_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_q;
    wire [0:0] bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_b;
    wire [0:0] bubble_join_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_q;
    wire [0:0] bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_b;
    wire [0:0] bubble_join_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_q;
    wire [0:0] bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_b;
    wire [0:0] bubble_join_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_q;
    wire [0:0] bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_b;
    wire [0:0] bubble_join_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_q;
    wire [0:0] bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_b;
    wire [0:0] bubble_join_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_q;
    wire [0:0] bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_b;
    wire [0:0] bubble_join_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_q;
    wire [0:0] bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_b;
    wire [0:0] bubble_join_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_q;
    wire [0:0] bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_b;
    wire [0:0] bubble_join_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_q;
    wire [0:0] bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b;
    wire [0:0] bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_q;
    wire [0:0] bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_b;
    wire [7:0] bubble_join_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_q;
    wire [7:0] bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b;
    wire [7:0] bubble_join_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_q;
    wire [7:0] bubble_select_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_b;
    wire [7:0] bubble_join_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_q;
    wire [7:0] bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_b;
    wire [7:0] bubble_join_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_q;
    wire [7:0] bubble_select_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_b;
    wire [7:0] bubble_join_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_q;
    wire [7:0] bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b;
    wire [0:0] bubble_join_redist54_i_cmp_utf8_getc4_c_32_fifo_q;
    wire [0:0] bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo_b;
    wire [0:0] bubble_join_redist55_i_cmp_utf8_getc4_c_195_fifo_q;
    wire [0:0] bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo_b;
    wire [0:0] bubble_join_redist56_i_cmp_utf8_getc4_c_227_fifo_q;
    wire [0:0] bubble_select_redist56_i_cmp_utf8_getc4_c_227_fifo_b;
    wire [0:0] bubble_join_redist58_i_cmp8_utf8_getc15_q_32_fifo_q;
    wire [0:0] bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo_b;
    wire [0:0] bubble_join_redist59_i_cmp8_utf8_getc15_q_131_fifo_q;
    wire [0:0] bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo_b;
    wire [0:0] bubble_join_redist60_i_cmp8_utf8_getc15_q_163_fifo_q;
    wire [0:0] bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b;
    wire [0:0] bubble_join_redist62_i_cmp77_utf8_getc104_q_33_fifo_q;
    wire [0:0] bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo_b;
    wire [0:0] bubble_join_redist63_i_cmp77_utf8_getc104_q_66_fifo_q;
    wire [0:0] bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b;
    wire [0:0] bubble_join_redist64_i_cmp71_utf8_getc36_c_96_fifo_q;
    wire [0:0] bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo_b;
    wire [0:0] bubble_join_redist65_i_cmp71_utf8_getc36_c_195_fifo_q;
    wire [0:0] bubble_select_redist65_i_cmp71_utf8_getc36_c_195_fifo_b;
    wire [0:0] bubble_join_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_q;
    wire [0:0] bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b;
    wire [0:0] bubble_join_redist67_i_cmp69_utf8_getc30_q_32_fifo_q;
    wire [0:0] bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo_b;
    wire [0:0] bubble_join_redist68_i_cmp69_utf8_getc30_q_64_fifo_q;
    wire [0:0] bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b;
    wire [0:0] bubble_join_redist69_i_cmp69_utf8_getc30_q_163_fifo_q;
    wire [0:0] bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b;
    wire [0:0] bubble_join_redist71_i_cmp40_utf8_getc124_q_33_fifo_q;
    wire [0:0] bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b;
    wire [0:0] bubble_join_redist72_i_cmp34_utf8_getc26_c_130_fifo_q;
    wire [0:0] bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo_b;
    wire [0:0] bubble_join_redist73_i_cmp34_utf8_getc26_c_195_fifo_q;
    wire [0:0] bubble_select_redist73_i_cmp34_utf8_getc26_c_195_fifo_b;
    wire [0:0] bubble_join_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_q;
    wire [0:0] bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_b;
    wire [0:0] bubble_join_redist75_i_cmp32_utf8_getc21_q_32_fifo_q;
    wire [0:0] bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo_b;
    wire [0:0] bubble_join_redist76_i_cmp32_utf8_getc21_q_98_fifo_q;
    wire [0:0] bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo_b;
    wire [0:0] bubble_join_redist77_i_cmp32_utf8_getc21_q_163_fifo_q;
    wire [0:0] bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b;
    wire [0:0] bubble_join_redist78_i_cmp1_utf8_getc10_c_32_fifo_q;
    wire [0:0] bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo_b;
    wire [0:0] bubble_join_redist79_i_cmp1_utf8_getc10_c_163_fifo_q;
    wire [0:0] bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo_b;
    wire [0:0] bubble_join_redist81_i_cmp186_utf8_getc73_q_131_fifo_q;
    wire [0:0] bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b;
    wire [0:0] bubble_join_redist83_i_cmp180_utf8_getc59_c_32_fifo_q;
    wire [0:0] bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo_b;
    wire [0:0] bubble_join_redist84_i_cmp180_utf8_getc59_c_64_fifo_q;
    wire [0:0] bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo_b;
    wire [0:0] bubble_join_redist85_i_cmp180_utf8_getc59_c_196_fifo_q;
    wire [0:0] bubble_select_redist85_i_cmp180_utf8_getc59_c_196_fifo_b;
    wire [0:0] bubble_join_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_q;
    wire [0:0] bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b;
    wire [0:0] bubble_join_redist87_i_cmp178_utf8_getc51_q_32_fifo_q;
    wire [0:0] bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo_b;
    wire [0:0] bubble_join_redist88_i_cmp178_utf8_getc51_q_163_fifo_q;
    wire [0:0] bubble_select_redist88_i_cmp178_utf8_getc51_q_163_fifo_b;
    wire [0:0] bubble_join_redist90_i_cmp126_utf8_getc88_q_33_fifo_q;
    wire [0:0] bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo_b;
    wire [0:0] bubble_join_redist91_i_cmp126_utf8_getc88_q_66_fifo_q;
    wire [0:0] bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo_b;
    wire [0:0] bubble_join_redist92_i_cmp126_utf8_getc88_q_99_fifo_q;
    wire [0:0] bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b;
    wire [0:0] bubble_join_redist93_i_cmp120_utf8_getc47_c_64_fifo_q;
    wire [0:0] bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo_b;
    wire [0:0] bubble_join_redist94_i_cmp120_utf8_getc47_c_195_fifo_q;
    wire [0:0] bubble_select_redist94_i_cmp120_utf8_getc47_c_195_fifo_b;
    wire [0:0] bubble_join_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_q;
    wire [0:0] bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b;
    wire [0:0] bubble_join_redist97_i_cmp118_utf8_getc40_q_32_fifo_q;
    wire [0:0] bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo_b;
    wire [0:0] bubble_join_redist98_i_cmp118_utf8_getc40_q_163_fifo_q;
    wire [0:0] bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b;
    wire [0:0] bubble_join_redist100_i_cmp10_utf8_getc17_c_163_fifo_q;
    wire [0:0] bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo_b;
    wire [0:0] bubble_join_redist101_i_cmp10_utf8_getc17_c_195_fifo_q;
    wire [0:0] bubble_select_redist101_i_cmp10_utf8_getc17_c_195_fifo_b;
    wire [0:0] bubble_join_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_q;
    wire [0:0] bubble_select_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_b;
    wire [0:0] bubble_join_redist103_i_acl_425_utf8_getc224_q_31_fifo_q;
    wire [0:0] bubble_select_redist103_i_acl_425_utf8_getc224_q_31_fifo_b;
    wire [0:0] bubble_join_redist105_i_acl_332_utf8_getc108_q_66_fifo_q;
    wire [0:0] bubble_select_redist105_i_acl_332_utf8_getc108_q_66_fifo_b;
    wire [0:0] bubble_join_redist106_i_acl_305_utf8_getc128_q_33_fifo_q;
    wire [0:0] bubble_select_redist106_i_acl_305_utf8_getc128_q_33_fifo_b;
    wire [2:0] bubble_join_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_q;
    wire [2:0] bubble_select_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_b;
    wire [1:0] bubble_join_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_q;
    wire [1:0] bubble_select_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_b;
    wire [0:0] SE_i_acl_109_demorgan_utf8_getc279_wireValid;
    wire [0:0] SE_i_acl_109_demorgan_utf8_getc279_and0;
    wire [0:0] SE_i_acl_109_demorgan_utf8_getc279_backStall;
    wire [0:0] SE_i_acl_109_demorgan_utf8_getc279_V0;
    wire [0:0] SE_i_acl_118_utf8_getc281_wireValid;
    wire [0:0] SE_i_acl_118_utf8_getc281_and0;
    wire [0:0] SE_i_acl_118_utf8_getc281_backStall;
    wire [0:0] SE_i_acl_118_utf8_getc281_V0;
    wire [0:0] SE_i_acl_128_utf8_getc282_wireValid;
    wire [0:0] SE_i_acl_128_utf8_getc282_and0;
    wire [0:0] SE_i_acl_128_utf8_getc282_backStall;
    wire [0:0] SE_i_acl_128_utf8_getc282_V0;
    wire [0:0] SE_i_acl_12_utf8_getc180_wireValid;
    wire [0:0] SE_i_acl_12_utf8_getc180_wireStall;
    wire [0:0] SE_i_acl_12_utf8_getc180_StallValid;
    wire [0:0] SE_i_acl_12_utf8_getc180_toReg0;
    reg [0:0] SE_i_acl_12_utf8_getc180_fromReg0;
    wire [0:0] SE_i_acl_12_utf8_getc180_consumed0;
    wire [0:0] SE_i_acl_12_utf8_getc180_toReg1;
    reg [0:0] SE_i_acl_12_utf8_getc180_fromReg1;
    wire [0:0] SE_i_acl_12_utf8_getc180_consumed1;
    wire [0:0] SE_i_acl_12_utf8_getc180_toReg2;
    reg [0:0] SE_i_acl_12_utf8_getc180_fromReg2;
    wire [0:0] SE_i_acl_12_utf8_getc180_consumed2;
    wire [0:0] SE_i_acl_12_utf8_getc180_and0;
    wire [0:0] SE_i_acl_12_utf8_getc180_or0;
    wire [0:0] SE_i_acl_12_utf8_getc180_or1;
    wire [0:0] SE_i_acl_12_utf8_getc180_backStall;
    wire [0:0] SE_i_acl_12_utf8_getc180_V0;
    wire [0:0] SE_i_acl_12_utf8_getc180_V1;
    wire [0:0] SE_i_acl_12_utf8_getc180_V2;
    wire [0:0] SE_i_acl_139_utf8_getc283_wireValid;
    wire [0:0] SE_i_acl_139_utf8_getc283_and0;
    wire [0:0] SE_i_acl_139_utf8_getc283_backStall;
    wire [0:0] SE_i_acl_139_utf8_getc283_V0;
    wire [0:0] SE_i_acl_15_utf8_getc192_wireValid;
    wire [0:0] SE_i_acl_15_utf8_getc192_backStall;
    wire [0:0] SE_i_acl_15_utf8_getc192_V0;
    wire [0:0] SE_i_acl_181_utf8_getc308_wireValid;
    wire [0:0] SE_i_acl_181_utf8_getc308_and0;
    wire [0:0] SE_i_acl_181_utf8_getc308_and1;
    wire [0:0] SE_i_acl_181_utf8_getc308_and2;
    wire [0:0] SE_i_acl_181_utf8_getc308_and3;
    wire [0:0] SE_i_acl_181_utf8_getc308_backStall;
    wire [0:0] SE_i_acl_181_utf8_getc308_V0;
    wire [0:0] SE_i_acl_18_utf8_getc195_vt_join_wireValid;
    wire [0:0] SE_i_acl_18_utf8_getc195_vt_join_and0;
    wire [0:0] SE_i_acl_18_utf8_getc195_vt_join_backStall;
    wire [0:0] SE_i_acl_18_utf8_getc195_vt_join_V0;
    wire [0:0] SE_i_acl_209_utf8_getc326_wireValid;
    wire [0:0] SE_i_acl_209_utf8_getc326_and0;
    wire [0:0] SE_i_acl_209_utf8_getc326_and1;
    wire [0:0] SE_i_acl_209_utf8_getc326_and2;
    wire [0:0] SE_i_acl_209_utf8_getc326_and3;
    wire [0:0] SE_i_acl_209_utf8_getc326_backStall;
    wire [0:0] SE_i_acl_209_utf8_getc326_V0;
    reg [0:0] SE_i_acl_225_utf8_getc340_R_v_0;
    wire [0:0] SE_i_acl_225_utf8_getc340_v_s_0;
    wire [0:0] SE_i_acl_225_utf8_getc340_s_tv_0;
    wire [0:0] SE_i_acl_225_utf8_getc340_backEN;
    wire [0:0] SE_i_acl_225_utf8_getc340_backStall;
    wire [0:0] SE_i_acl_225_utf8_getc340_V0;
    wire [0:0] SE_i_acl_226_demorgan_utf8_getc341_wireValid;
    wire [0:0] SE_i_acl_226_demorgan_utf8_getc341_and0;
    wire [0:0] SE_i_acl_226_demorgan_utf8_getc341_and1;
    wire [0:0] SE_i_acl_226_demorgan_utf8_getc341_backStall;
    wire [0:0] SE_i_acl_226_demorgan_utf8_getc341_V0;
    wire [0:0] SE_i_acl_305_utf8_getc128_wireValid;
    wire [0:0] SE_i_acl_305_utf8_getc128_wireStall;
    wire [0:0] SE_i_acl_305_utf8_getc128_StallValid;
    wire [0:0] SE_i_acl_305_utf8_getc128_toReg0;
    reg [0:0] SE_i_acl_305_utf8_getc128_fromReg0;
    wire [0:0] SE_i_acl_305_utf8_getc128_consumed0;
    wire [0:0] SE_i_acl_305_utf8_getc128_toReg1;
    reg [0:0] SE_i_acl_305_utf8_getc128_fromReg1;
    wire [0:0] SE_i_acl_305_utf8_getc128_consumed1;
    wire [0:0] SE_i_acl_305_utf8_getc128_toReg2;
    reg [0:0] SE_i_acl_305_utf8_getc128_fromReg2;
    wire [0:0] SE_i_acl_305_utf8_getc128_consumed2;
    wire [0:0] SE_i_acl_305_utf8_getc128_and0;
    wire [0:0] SE_i_acl_305_utf8_getc128_or0;
    wire [0:0] SE_i_acl_305_utf8_getc128_or1;
    wire [0:0] SE_i_acl_305_utf8_getc128_backStall;
    wire [0:0] SE_i_acl_305_utf8_getc128_V0;
    wire [0:0] SE_i_acl_305_utf8_getc128_V1;
    wire [0:0] SE_i_acl_305_utf8_getc128_V2;
    reg [0:0] SE_i_acl_332_utf8_getc108_R_v_0;
    reg [0:0] SE_i_acl_332_utf8_getc108_R_v_1;
    wire [0:0] SE_i_acl_332_utf8_getc108_v_s_0;
    wire [0:0] SE_i_acl_332_utf8_getc108_s_tv_0;
    wire [0:0] SE_i_acl_332_utf8_getc108_s_tv_1;
    wire [0:0] SE_i_acl_332_utf8_getc108_backEN;
    wire [0:0] SE_i_acl_332_utf8_getc108_and0;
    wire [0:0] SE_i_acl_332_utf8_getc108_or0;
    wire [0:0] SE_i_acl_332_utf8_getc108_backStall;
    wire [0:0] SE_i_acl_332_utf8_getc108_V0;
    wire [0:0] SE_i_acl_332_utf8_getc108_V1;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_wireValid;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_and0;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_and1;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_and2;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_and3;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_and4;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_backStall;
    wire [0:0] SE_i_acl_33_utf8_getc238_vt_join_V0;
    wire [0:0] SE_i_acl_353_utf8_getc130_wireValid;
    wire [0:0] SE_i_acl_353_utf8_getc130_wireStall;
    wire [0:0] SE_i_acl_353_utf8_getc130_StallValid;
    wire [0:0] SE_i_acl_353_utf8_getc130_toReg0;
    reg [0:0] SE_i_acl_353_utf8_getc130_fromReg0;
    wire [0:0] SE_i_acl_353_utf8_getc130_consumed0;
    wire [0:0] SE_i_acl_353_utf8_getc130_toReg1;
    reg [0:0] SE_i_acl_353_utf8_getc130_fromReg1;
    wire [0:0] SE_i_acl_353_utf8_getc130_consumed1;
    wire [0:0] SE_i_acl_353_utf8_getc130_and0;
    wire [0:0] SE_i_acl_353_utf8_getc130_or0;
    wire [0:0] SE_i_acl_353_utf8_getc130_backStall;
    wire [0:0] SE_i_acl_353_utf8_getc130_V0;
    wire [0:0] SE_i_acl_353_utf8_getc130_V1;
    wire [0:0] SE_i_acl_43_utf8_getc241_wireValid;
    wire [0:0] SE_i_acl_43_utf8_getc241_and0;
    wire [0:0] SE_i_acl_43_utf8_getc241_and1;
    wire [0:0] SE_i_acl_43_utf8_getc241_backStall;
    wire [0:0] SE_i_acl_43_utf8_getc241_V0;
    wire [0:0] SE_i_acl_54_utf8_getc244_wireValid;
    wire [0:0] SE_i_acl_54_utf8_getc244_and0;
    wire [0:0] SE_i_acl_54_utf8_getc244_and1;
    wire [0:0] SE_i_acl_54_utf8_getc244_backStall;
    wire [0:0] SE_i_acl_54_utf8_getc244_V0;
    wire [0:0] SE_i_acl_65_utf8_getc247_wireValid;
    wire [0:0] SE_i_acl_65_utf8_getc247_wireStall;
    wire [0:0] SE_i_acl_65_utf8_getc247_StallValid;
    wire [0:0] SE_i_acl_65_utf8_getc247_toReg0;
    reg [0:0] SE_i_acl_65_utf8_getc247_fromReg0;
    wire [0:0] SE_i_acl_65_utf8_getc247_consumed0;
    wire [0:0] SE_i_acl_65_utf8_getc247_toReg1;
    reg [0:0] SE_i_acl_65_utf8_getc247_fromReg1;
    wire [0:0] SE_i_acl_65_utf8_getc247_consumed1;
    wire [0:0] SE_i_acl_65_utf8_getc247_and0;
    wire [0:0] SE_i_acl_65_utf8_getc247_or0;
    wire [0:0] SE_i_acl_65_utf8_getc247_backStall;
    wire [0:0] SE_i_acl_65_utf8_getc247_V0;
    wire [0:0] SE_i_acl_65_utf8_getc247_V1;
    wire [0:0] SE_i_acl_66_utf8_getc248_wireValid;
    wire [0:0] SE_i_acl_66_utf8_getc248_and0;
    wire [0:0] SE_i_acl_66_utf8_getc248_backStall;
    wire [0:0] SE_i_acl_66_utf8_getc248_V0;
    reg [0:0] SE_i_acl_67_utf8_getc249_R_v_0;
    wire [0:0] SE_i_acl_67_utf8_getc249_v_s_0;
    wire [0:0] SE_i_acl_67_utf8_getc249_s_tv_0;
    wire [0:0] SE_i_acl_67_utf8_getc249_backEN;
    wire [0:0] SE_i_acl_67_utf8_getc249_backStall;
    wire [0:0] SE_i_acl_67_utf8_getc249_V0;
    wire [0:0] SE_i_acl_76_utf8_getc250_wireValid;
    wire [0:0] SE_i_acl_76_utf8_getc250_wireStall;
    wire [0:0] SE_i_acl_76_utf8_getc250_StallValid;
    wire [0:0] SE_i_acl_76_utf8_getc250_toReg0;
    reg [0:0] SE_i_acl_76_utf8_getc250_fromReg0;
    wire [0:0] SE_i_acl_76_utf8_getc250_consumed0;
    wire [0:0] SE_i_acl_76_utf8_getc250_toReg1;
    reg [0:0] SE_i_acl_76_utf8_getc250_fromReg1;
    wire [0:0] SE_i_acl_76_utf8_getc250_consumed1;
    wire [0:0] SE_i_acl_76_utf8_getc250_toReg2;
    reg [0:0] SE_i_acl_76_utf8_getc250_fromReg2;
    wire [0:0] SE_i_acl_76_utf8_getc250_consumed2;
    wire [0:0] SE_i_acl_76_utf8_getc250_toReg3;
    reg [0:0] SE_i_acl_76_utf8_getc250_fromReg3;
    wire [0:0] SE_i_acl_76_utf8_getc250_consumed3;
    wire [0:0] SE_i_acl_76_utf8_getc250_and0;
    wire [0:0] SE_i_acl_76_utf8_getc250_or0;
    wire [0:0] SE_i_acl_76_utf8_getc250_or1;
    wire [0:0] SE_i_acl_76_utf8_getc250_or2;
    wire [0:0] SE_i_acl_76_utf8_getc250_backStall;
    wire [0:0] SE_i_acl_76_utf8_getc250_V0;
    wire [0:0] SE_i_acl_76_utf8_getc250_V1;
    wire [0:0] SE_i_acl_76_utf8_getc250_V2;
    wire [0:0] SE_i_acl_76_utf8_getc250_V3;
    wire [0:0] SE_i_acl_77_utf8_getc251_wireValid;
    wire [0:0] SE_i_acl_77_utf8_getc251_wireStall;
    wire [0:0] SE_i_acl_77_utf8_getc251_StallValid;
    wire [0:0] SE_i_acl_77_utf8_getc251_toReg0;
    reg [0:0] SE_i_acl_77_utf8_getc251_fromReg0;
    wire [0:0] SE_i_acl_77_utf8_getc251_consumed0;
    wire [0:0] SE_i_acl_77_utf8_getc251_toReg1;
    reg [0:0] SE_i_acl_77_utf8_getc251_fromReg1;
    wire [0:0] SE_i_acl_77_utf8_getc251_consumed1;
    wire [0:0] SE_i_acl_77_utf8_getc251_and0;
    wire [0:0] SE_i_acl_77_utf8_getc251_or0;
    wire [0:0] SE_i_acl_77_utf8_getc251_backStall;
    wire [0:0] SE_i_acl_77_utf8_getc251_V0;
    wire [0:0] SE_i_acl_77_utf8_getc251_V1;
    wire [0:0] SE_i_acl_78_utf8_getc252_wireValid;
    wire [0:0] SE_i_acl_78_utf8_getc252_wireStall;
    wire [0:0] SE_i_acl_78_utf8_getc252_StallValid;
    wire [0:0] SE_i_acl_78_utf8_getc252_toReg0;
    reg [0:0] SE_i_acl_78_utf8_getc252_fromReg0;
    wire [0:0] SE_i_acl_78_utf8_getc252_consumed0;
    wire [0:0] SE_i_acl_78_utf8_getc252_toReg1;
    reg [0:0] SE_i_acl_78_utf8_getc252_fromReg1;
    wire [0:0] SE_i_acl_78_utf8_getc252_consumed1;
    wire [0:0] SE_i_acl_78_utf8_getc252_and0;
    wire [0:0] SE_i_acl_78_utf8_getc252_or0;
    wire [0:0] SE_i_acl_78_utf8_getc252_backStall;
    wire [0:0] SE_i_acl_78_utf8_getc252_V0;
    wire [0:0] SE_i_acl_78_utf8_getc252_V1;
    wire [0:0] SE_i_acl_79_utf8_getc253_wireValid;
    wire [0:0] SE_i_acl_79_utf8_getc253_and0;
    wire [0:0] SE_i_acl_79_utf8_getc253_backStall;
    wire [0:0] SE_i_acl_79_utf8_getc253_V0;
    reg [0:0] SE_i_acl_80_utf8_getc254_R_v_0;
    wire [0:0] SE_i_acl_80_utf8_getc254_v_s_0;
    wire [0:0] SE_i_acl_80_utf8_getc254_s_tv_0;
    wire [0:0] SE_i_acl_80_utf8_getc254_backEN;
    wire [0:0] SE_i_acl_80_utf8_getc254_backStall;
    wire [0:0] SE_i_acl_80_utf8_getc254_V0;
    reg [0:0] SE_i_cmp10_utf8_getc17_R_v_0;
    reg [0:0] SE_i_cmp10_utf8_getc17_R_v_1;
    reg [0:0] SE_i_cmp10_utf8_getc17_R_v_2;
    reg [0:0] SE_i_cmp10_utf8_getc17_R_v_3;
    reg [0:0] SE_i_cmp10_utf8_getc17_R_v_4;
    wire [0:0] SE_i_cmp10_utf8_getc17_v_s_0;
    wire [0:0] SE_i_cmp10_utf8_getc17_s_tv_0;
    wire [0:0] SE_i_cmp10_utf8_getc17_s_tv_1;
    wire [0:0] SE_i_cmp10_utf8_getc17_s_tv_2;
    wire [0:0] SE_i_cmp10_utf8_getc17_s_tv_3;
    wire [0:0] SE_i_cmp10_utf8_getc17_s_tv_4;
    wire [0:0] SE_i_cmp10_utf8_getc17_backEN;
    wire [0:0] SE_i_cmp10_utf8_getc17_or0;
    wire [0:0] SE_i_cmp10_utf8_getc17_or1;
    wire [0:0] SE_i_cmp10_utf8_getc17_or2;
    wire [0:0] SE_i_cmp10_utf8_getc17_or3;
    wire [0:0] SE_i_cmp10_utf8_getc17_backStall;
    wire [0:0] SE_i_cmp10_utf8_getc17_V0;
    wire [0:0] SE_i_cmp10_utf8_getc17_V1;
    wire [0:0] SE_i_cmp10_utf8_getc17_V2;
    wire [0:0] SE_i_cmp10_utf8_getc17_V3;
    wire [0:0] SE_i_cmp10_utf8_getc17_V4;
    reg [0:0] SE_i_cmp126_utf8_getc88_R_v_0;
    reg [0:0] SE_i_cmp126_utf8_getc88_R_v_1;
    reg [0:0] SE_i_cmp126_utf8_getc88_R_v_2;
    wire [0:0] SE_i_cmp126_utf8_getc88_v_s_0;
    wire [0:0] SE_i_cmp126_utf8_getc88_s_tv_0;
    wire [0:0] SE_i_cmp126_utf8_getc88_s_tv_1;
    wire [0:0] SE_i_cmp126_utf8_getc88_s_tv_2;
    wire [0:0] SE_i_cmp126_utf8_getc88_backEN;
    wire [0:0] SE_i_cmp126_utf8_getc88_or0;
    wire [0:0] SE_i_cmp126_utf8_getc88_or1;
    wire [0:0] SE_i_cmp126_utf8_getc88_backStall;
    wire [0:0] SE_i_cmp126_utf8_getc88_V0;
    wire [0:0] SE_i_cmp126_utf8_getc88_V1;
    wire [0:0] SE_i_cmp126_utf8_getc88_V2;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_wireValid;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_wireStall;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_StallValid;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_toReg0;
    reg [0:0] SE_i_cmp131_not_utf8_getc107_fromReg0;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_consumed0;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_toReg1;
    reg [0:0] SE_i_cmp131_not_utf8_getc107_fromReg1;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_consumed1;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_and0;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_or0;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_backStall;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_V0;
    wire [0:0] SE_i_cmp131_not_utf8_getc107_V1;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_wireValid;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_wireStall;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_StallValid;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_toReg0;
    reg [0:0] SE_i_cmp82_not_utf8_getc127_fromReg0;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_consumed0;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_toReg1;
    reg [0:0] SE_i_cmp82_not_utf8_getc127_fromReg1;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_consumed1;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_and0;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_or0;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_backStall;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_V0;
    wire [0:0] SE_i_cmp82_not_utf8_getc127_V1;
    wire [0:0] SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_wireValid;
    wire [0:0] SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or7;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or8;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V7;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V8;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V9;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or11;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or12;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V11;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V12;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V13;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_and0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1_backStall;
    reg [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_and0;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_103_utf8_getc131_V0;
    reg [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_and0;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_112_utf8_getc134_V0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_and0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_and1;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_and2;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_or0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_V0;
    wire [0:0] SE_i_reduction_utf8_getc_126_utf8_getc172_V1;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_toReg2;
    reg [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg2;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_consumed2;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_and0;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_or0;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_or1;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_V0;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_V1;
    wire [0:0] SE_i_reduction_utf8_getc_127_utf8_getc173_V2;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_and0;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_and1;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_or0;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_V0;
    wire [0:0] SE_i_reduction_utf8_getc_12_utf8_getc33_V1;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_and0;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_and1;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_or0;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_V0;
    wire [0:0] SE_i_reduction_utf8_getc_130_utf8_getc176_V1;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_and0;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_and1;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_or0;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_V0;
    wire [0:0] SE_i_reduction_utf8_getc_133_utf8_getc178_V1;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_and0;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_and1;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_and2;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_137_utf8_getc199_V0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_and0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_or0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_V0;
    wire [0:0] SE_i_reduction_utf8_getc_13_utf8_getc34_V1;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and0;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and1;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and2;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and3;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and4;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and5;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_and6;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_140_utf8_getc202_V0;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_and0;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_and1;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_and2;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_and3;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_and4;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_144_utf8_getc206_V0;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and0;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and1;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and2;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and3;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and4;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_and5;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_169_utf8_getc255_V0;
    reg [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_16_utf8_getc43_V0;
    reg [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_170_utf8_getc256_V0;
    reg [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_and0;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_173_utf8_getc259_V0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_toReg2;
    reg [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg2;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_consumed2;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_and0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_or0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_or1;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_V0;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_V1;
    wire [0:0] SE_i_reduction_utf8_getc_175_utf8_getc260_V2;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_and0;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_or0;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_V0;
    wire [0:0] SE_i_reduction_utf8_getc_176_utf8_getc261_V1;
    reg [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_179_utf8_getc264_V0;
    wire [0:0] SE_i_reduction_utf8_getc_184_utf8_getc266_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_184_utf8_getc266_and0;
    wire [0:0] SE_i_reduction_utf8_getc_184_utf8_getc266_and1;
    wire [0:0] SE_i_reduction_utf8_getc_184_utf8_getc266_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_184_utf8_getc266_V0;
    reg [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_186_utf8_getc268_V0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_and0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_and1;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_and2;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_or0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_V0;
    wire [0:0] SE_i_reduction_utf8_getc_18_utf8_getc45_V1;
    wire [0:0] SE_i_reduction_utf8_getc_193_utf8_getc273_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_193_utf8_getc273_and0;
    wire [0:0] SE_i_reduction_utf8_getc_193_utf8_getc273_and1;
    wire [0:0] SE_i_reduction_utf8_getc_193_utf8_getc273_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_193_utf8_getc273_V0;
    reg [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_197_utf8_getc277_V0;
    reg [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_198_utf8_getc284_V0;
    reg [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_199_utf8_getc285_V0;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_and0;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_and1;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_and2;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_200_utf8_getc286_V0;
    reg [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0;
    reg [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_1;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_or0;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_V0;
    wire [0:0] SE_i_reduction_utf8_getc_203_utf8_getc287_V1;
    reg [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_and0;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_206_utf8_getc290_V0;
    wire [0:0] SE_i_reduction_utf8_getc_210_utf8_getc292_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_210_utf8_getc292_and0;
    wire [0:0] SE_i_reduction_utf8_getc_210_utf8_getc292_and1;
    wire [0:0] SE_i_reduction_utf8_getc_210_utf8_getc292_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_210_utf8_getc292_V0;
    reg [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_and0;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_212_utf8_getc294_V0;
    wire [0:0] SE_i_reduction_utf8_getc_216_utf8_getc298_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_216_utf8_getc298_and0;
    wire [0:0] SE_i_reduction_utf8_getc_216_utf8_getc298_and1;
    wire [0:0] SE_i_reduction_utf8_getc_216_utf8_getc298_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_216_utf8_getc298_V0;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_and0;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_and1;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_and2;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_and3;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_219_utf8_getc300_V0;
    reg [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_221_utf8_getc302_V0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_and0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_or0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_V0;
    wire [0:0] SE_i_reduction_utf8_getc_224_utf8_getc310_V1;
    reg [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_225_utf8_getc311_V0;
    reg [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_226_utf8_getc312_V0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_and0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_and1;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_and2;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_and3;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_or0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_V0;
    wire [0:0] SE_i_reduction_utf8_getc_22_utf8_getc55_V1;
    reg [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_and0;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_230_utf8_getc314_V0;
    reg [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_231_utf8_getc315_V0;
    wire [0:0] SE_i_reduction_utf8_getc_232_utf8_getc317_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_232_utf8_getc317_and0;
    wire [0:0] SE_i_reduction_utf8_getc_232_utf8_getc317_and1;
    wire [0:0] SE_i_reduction_utf8_getc_232_utf8_getc317_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_232_utf8_getc317_V0;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_and0;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_and1;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_and2;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_236_utf8_getc320_V0;
    reg [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_238_utf8_getc322_V0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_and0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_or0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_V0;
    wire [0:0] SE_i_reduction_utf8_getc_23_utf8_getc56_V1;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_and0;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_or0;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_V0;
    wire [0:0] SE_i_reduction_utf8_getc_241_utf8_getc329_V1;
    reg [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_242_utf8_getc330_V0;
    wire [0:0] SE_i_reduction_utf8_getc_244_utf8_getc332_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_244_utf8_getc332_and0;
    wire [0:0] SE_i_reduction_utf8_getc_244_utf8_getc332_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_244_utf8_getc332_V0;
    reg [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_246_utf8_getc333_V0;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_and0;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_and1;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_and2;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_248_utf8_getc336_V0;
    wire [0:0] SE_i_reduction_utf8_getc_249_utf8_getc337_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_249_utf8_getc337_and0;
    wire [0:0] SE_i_reduction_utf8_getc_249_utf8_getc337_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_249_utf8_getc337_V0;
    reg [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_251_utf8_getc339_V0;
    wire [0:0] SE_i_reduction_utf8_getc_253_utf8_getc344_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_253_utf8_getc344_and0;
    wire [0:0] SE_i_reduction_utf8_getc_253_utf8_getc344_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_253_utf8_getc344_V0;
    reg [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_254_utf8_getc345_V0;
    reg [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_and0;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_256_utf8_getc347_V0;
    reg [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_257_utf8_getc348_V0;
    wire [0:0] SE_i_reduction_utf8_getc_27_utf8_getc65_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_27_utf8_getc65_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_27_utf8_getc65_V0;
    wire [0:0] SE_i_reduction_utf8_getc_2_utf8_getc183_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_2_utf8_getc183_and0;
    wire [0:0] SE_i_reduction_utf8_getc_2_utf8_getc183_and1;
    wire [0:0] SE_i_reduction_utf8_getc_2_utf8_getc183_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_2_utf8_getc183_V0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_and0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_and1;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_or0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_V0;
    wire [0:0] SE_i_reduction_utf8_getc_33_utf8_getc75_V1;
    wire [0:0] SE_i_reduction_utf8_getc_35_utf8_getc78_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_35_utf8_getc78_and0;
    wire [0:0] SE_i_reduction_utf8_getc_35_utf8_getc78_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_35_utf8_getc78_V0;
    reg [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_and0;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_39_utf8_getc80_V0;
    wire [0:0] SE_i_reduction_utf8_getc_40_utf8_getc81_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_40_utf8_getc81_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_40_utf8_getc81_V0;
    reg [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_4_utf8_getc191_V0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_and0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_or0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_V0;
    wire [0:0] SE_i_reduction_utf8_getc_50_utf8_getc92_V1;
    wire [0:0] SE_i_reduction_utf8_getc_56_utf8_getc94_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_56_utf8_getc94_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_56_utf8_getc94_V0;
    reg [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_6_utf8_getc216_V0;
    wire [0:0] SE_i_reduction_utf8_getc_71_utf8_getc109_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_71_utf8_getc109_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_71_utf8_getc109_V0;
    reg [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_and0;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_and1;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_7_utf8_getc218_V0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_wireStall;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_StallValid;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_toReg0;
    reg [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_consumed0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_toReg1;
    reg [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg1;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_consumed1;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_and0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_and1;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_and2;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_and3;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_or0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_V0;
    wire [0:0] SE_i_reduction_utf8_getc_8_utf8_getc222_V1;
    reg [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0;
    wire [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_v_s_0;
    wire [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_s_tv_0;
    wire [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_backEN;
    wire [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_backStall;
    wire [0:0] SE_i_reduction_utf8_getc_94_utf8_getc129_V0;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_wireValid;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and0;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and1;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and2;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and3;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and4;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and5;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_and6;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_backStall;
    wire [0:0] SE_i_selcond_utf8_getc_0_utf8_getc184_V0;
    reg [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_v_s_0;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_s_tv_0;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_backEN;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_and0;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_backStall;
    wire [0:0] SE_i_selcond_utf8_getc_12_utf8_getc221_V0;
    wire [0:0] SE_i_selcond_utf8_getc_3_utf8_getc187_wireValid;
    wire [0:0] SE_i_selcond_utf8_getc_3_utf8_getc187_and0;
    wire [0:0] SE_i_selcond_utf8_getc_3_utf8_getc187_and1;
    wire [0:0] SE_i_selcond_utf8_getc_3_utf8_getc187_backStall;
    wire [0:0] SE_i_selcond_utf8_getc_3_utf8_getc187_V0;
    wire [0:0] SE_i_selcond_utf8_getc_7_utf8_getc217_wireValid;
    wire [0:0] SE_i_selcond_utf8_getc_7_utf8_getc217_and0;
    wire [0:0] SE_i_selcond_utf8_getc_7_utf8_getc217_backStall;
    wire [0:0] SE_i_selcond_utf8_getc_7_utf8_getc217_V0;
    wire [0:0] SE_i_selcond_utf8_getc_9_utf8_getc219_wireValid;
    wire [0:0] SE_i_selcond_utf8_getc_9_utf8_getc219_and0;
    wire [0:0] SE_i_selcond_utf8_getc_9_utf8_getc219_and1;
    wire [0:0] SE_i_selcond_utf8_getc_9_utf8_getc219_backStall;
    wire [0:0] SE_i_selcond_utf8_getc_9_utf8_getc219_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireStall;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg0;
    reg [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed0;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg1;
    reg [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed1;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg2;
    reg [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed2;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg3;
    reg [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg3;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed3;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg4;
    reg [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg4;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed4;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or0;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or1;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or2;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or3;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_backStall;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V0;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V1;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V2;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V3;
    wire [0:0] SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireStall;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_StallValid;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg0;
    reg [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg0;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed0;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg1;
    reg [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg1;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed1;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_or0;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_backStall;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V0;
    wire [0:0] SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V1;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireStall;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_StallValid;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg0;
    reg [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg0;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed0;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg1;
    reg [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg1;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed1;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_or0;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_backStall;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V0;
    wire [0:0] SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_or0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_backStall;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V1;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireStall;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_StallValid;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg0;
    reg [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg0;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed0;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg1;
    reg [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg1;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed1;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_or0;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_backStall;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V0;
    wire [0:0] SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V1;
    wire [0:0] SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_wireValid;
    wire [0:0] SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall;
    wire [0:0] SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V0;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and0;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and1;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and2;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and3;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall;
    wire [0:0] SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_V0;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_or0;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_backStall;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V0;
    wire [0:0] SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V1;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_or0;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_backStall;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V0;
    wire [0:0] SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V1;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_or0;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_backStall;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V0;
    wire [0:0] SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V1;
    wire [0:0] SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_wireValid;
    wire [0:0] SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_backStall;
    wire [0:0] SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_V0;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_or0;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_backStall;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V0;
    wire [0:0] SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V1;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_or0;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_backStall;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V0;
    wire [0:0] SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V1;
    wire [0:0] SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_and0;
    wire [0:0] SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_backStall;
    wire [0:0] SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_V0;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_or0;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_backStall;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V0;
    wire [0:0] SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V1;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_or0;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_backStall;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V0;
    wire [0:0] SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V1;
    wire [0:0] SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_backStall;
    wire [0:0] SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_V0;
    wire [0:0] SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_wireValid;
    wire [0:0] SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_backStall;
    wire [0:0] SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_V0;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or0;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or1;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_backStall;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V0;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V1;
    wire [0:0] SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V2;
    reg [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0;
    reg [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_v_s_0;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_0;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_1;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_or0;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backStall;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V0;
    wire [0:0] SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V1;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_or0;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_backStall;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V0;
    wire [0:0] SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V1;
    wire [0:0] SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_backStall;
    wire [0:0] SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_V0;
    reg [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0;
    wire [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_v_s_0;
    wire [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_s_tv_0;
    wire [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backEN;
    wire [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backStall;
    wire [0:0] SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_V0;
    reg [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0;
    reg [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1;
    reg [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2;
    reg [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_0;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_1;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_2;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_3;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or0;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or1;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or2;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V0;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V1;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V2;
    wire [0:0] SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V3;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg2;
    reg [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg2;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed2;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg3;
    reg [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg3;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed3;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or0;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or1;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or2;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_backStall;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V0;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V1;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V2;
    wire [0:0] SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V3;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_or0;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_backStall;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V0;
    wire [0:0] SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V1;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_or0;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_backStall;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V0;
    wire [0:0] SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V1;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or0;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or1;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_backStall;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V0;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V1;
    wire [0:0] SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V2;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or0;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or1;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_backStall;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V0;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V1;
    wire [0:0] SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V2;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_or0;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_backStall;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V0;
    wire [0:0] SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V1;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or0;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or1;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_backStall;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V0;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V1;
    wire [0:0] SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V2;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_or0;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_backStall;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V0;
    wire [0:0] SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V1;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_or0;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_backStall;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V0;
    wire [0:0] SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V1;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_or0;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_backStall;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V0;
    wire [0:0] SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V1;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg3;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg3;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed3;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg4;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg4;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed4;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg5;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg5;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed5;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg6;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg6;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed6;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg7;
    reg [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg7;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed7;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or0;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or1;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or2;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or3;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or4;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or5;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or6;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_backStall;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V0;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V1;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V2;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V3;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V4;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V5;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V6;
    wire [0:0] SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V7;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_StallValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg0;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg1;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_or0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_StallValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg0;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg1;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_or0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_StallValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg0;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg1;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_or0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg0;
    reg [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg1;
    reg [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg2;
    reg [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg3;
    reg [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg3;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed3;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V3;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_StallValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg0;
    reg [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg1;
    reg [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_or0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_backStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_StallValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg0;
    reg [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg1;
    reg [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg2;
    reg [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg2;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed2;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_backStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V2;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_StallValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg0;
    reg [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg1;
    reg [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg2;
    reg [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg2;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed2;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and2;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and3;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and4;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg0;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg1;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg2;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg3;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg3;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed3;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg4;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg4;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed4;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg5;
    reg [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg5;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed5;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or3;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or4;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_backStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V3;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V4;
    wire [0:0] SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V5;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireStall;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_StallValid;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg0;
    reg [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg0;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed0;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg1;
    reg [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg1;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed1;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_or0;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_backStall;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V0;
    wire [0:0] SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V1;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireStall;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg0;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg0;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed0;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg1;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg1;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed1;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg2;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg2;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed2;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg3;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg3;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed3;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg4;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg4;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed4;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg5;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg5;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed5;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg6;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg6;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed6;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg7;
    reg [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg7;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed7;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or0;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or1;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or2;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or3;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or4;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or5;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or6;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_backStall;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V0;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V1;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V2;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V3;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V4;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V5;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V6;
    wire [0:0] SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V7;
    reg [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0;
    reg [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1;
    reg [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_v_s_0;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_0;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_1;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_2;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or0;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or1;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V0;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V1;
    wire [0:0] SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V2;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or0;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or1;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_backStall;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V0;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V1;
    wire [0:0] SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V2;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_or0;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_backStall;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V0;
    wire [0:0] SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V1;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireStall;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg0;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg0;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed0;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg1;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg1;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed1;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg2;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg2;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed2;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg3;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg3;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed3;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg4;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg4;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed4;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg5;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg5;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed5;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg6;
    reg [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg6;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed6;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or0;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or1;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or2;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or3;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or4;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or5;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_backStall;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V0;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V1;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V2;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V3;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V4;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V5;
    wire [0:0] SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V6;
    reg [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0;
    reg [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_v_s_0;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_0;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_1;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_or0;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_backStall;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_V0;
    wire [0:0] SE_redist61_i_cmp77_utf8_getc104_q_1_0_V1;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_or0;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_backStall;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V0;
    wire [0:0] SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V1;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg2;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg2;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed2;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg3;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg3;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed3;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg4;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg4;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed4;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg5;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg5;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed5;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg6;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg6;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed6;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg7;
    reg [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg7;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed7;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or0;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or1;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or2;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or3;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or4;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or5;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or6;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_backStall;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V0;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V1;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V2;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V3;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V4;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V5;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V6;
    wire [0:0] SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V7;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireStall;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_StallValid;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg0;
    reg [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg0;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed0;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg1;
    reg [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg1;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed1;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg2;
    reg [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg2;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed2;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or0;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or1;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_backStall;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V0;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V1;
    wire [0:0] SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V2;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireStall;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_StallValid;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg0;
    reg [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg0;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed0;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg1;
    reg [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg1;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed1;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_or0;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_backStall;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V0;
    wire [0:0] SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V1;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg2;
    reg [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg2;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed2;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or0;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or1;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_backStall;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V0;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V1;
    wire [0:0] SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V2;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or0;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or1;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_backStall;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V0;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V1;
    wire [0:0] SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V2;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireStall;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_StallValid;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg0;
    reg [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg0;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed0;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg1;
    reg [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg1;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed1;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_or0;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_backStall;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V0;
    wire [0:0] SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V1;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireStall;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg0;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg0;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed0;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg1;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg1;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed1;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg2;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg2;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed2;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg3;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg3;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed3;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg4;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg4;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed4;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg5;
    reg [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg5;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed5;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or0;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or1;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or2;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or3;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or4;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_backStall;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V0;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V1;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V2;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V3;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V4;
    wire [0:0] SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V5;
    reg [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0;
    reg [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_v_s_0;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_0;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_1;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_or0;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_backStall;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_V0;
    wire [0:0] SE_redist70_i_cmp40_utf8_getc124_q_1_0_V1;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg2;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg2;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed2;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg3;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg3;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed3;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg4;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg4;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed4;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg5;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg5;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed5;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg6;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg6;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed6;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg7;
    reg [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg7;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed7;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or0;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or1;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or2;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or3;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or4;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or5;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or6;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_backStall;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V0;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V1;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V2;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V3;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V4;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V5;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V6;
    wire [0:0] SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V7;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireStall;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_StallValid;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg0;
    reg [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg0;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed0;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg1;
    reg [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg1;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed1;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg2;
    reg [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg2;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed2;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or0;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or1;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_backStall;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V0;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V1;
    wire [0:0] SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V2;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireStall;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_StallValid;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg0;
    reg [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg0;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed0;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg1;
    reg [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg1;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed1;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_or0;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_backStall;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V0;
    wire [0:0] SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V1;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg2;
    reg [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg2;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed2;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or0;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or1;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_backStall;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V0;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V1;
    wire [0:0] SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V2;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or0;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or1;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_backStall;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V0;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V1;
    wire [0:0] SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V2;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_or0;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_backStall;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V0;
    wire [0:0] SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V1;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireStall;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg0;
    reg [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg0;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed0;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg1;
    reg [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg1;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed1;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg2;
    reg [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg2;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed2;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg3;
    reg [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg3;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed3;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg4;
    reg [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg4;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed4;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or0;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or1;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or2;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or3;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_backStall;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V0;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V1;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V2;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V3;
    wire [0:0] SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V4;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireStall;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_StallValid;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg0;
    reg [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg0;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed0;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg1;
    reg [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg1;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed1;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg2;
    reg [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg2;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed2;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or0;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or1;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_backStall;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V0;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V1;
    wire [0:0] SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V2;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireStall;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_StallValid;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg0;
    reg [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg0;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed0;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg1;
    reg [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg1;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed1;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg2;
    reg [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg2;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed2;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or0;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or1;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_backStall;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V0;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V1;
    wire [0:0] SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V2;
    reg [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0;
    reg [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_v_s_0;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_0;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_1;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_or0;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_backStall;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_V0;
    wire [0:0] SE_redist80_i_cmp1_utf8_getc10_c_164_0_V1;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg3;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg3;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed3;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg4;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg4;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed4;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg5;
    reg [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg5;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed5;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or0;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or1;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or2;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or3;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or4;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_backStall;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V0;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V1;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V2;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V3;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V4;
    wire [0:0] SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V5;
    reg [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0;
    wire [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_v_s_0;
    wire [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_s_tv_0;
    wire [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_backEN;
    wire [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_backStall;
    wire [0:0] SE_redist82_i_cmp186_utf8_getc73_q_132_0_V0;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireStall;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_StallValid;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg0;
    reg [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg0;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed0;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg1;
    reg [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg1;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed1;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_or0;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_backStall;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V0;
    wire [0:0] SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V1;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireStall;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_StallValid;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg0;
    reg [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg0;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed0;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg1;
    reg [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg1;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed1;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg2;
    reg [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg2;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed2;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or0;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or1;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_backStall;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V0;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V1;
    wire [0:0] SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V2;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireStall;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_StallValid;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg0;
    reg [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg0;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed0;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg1;
    reg [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg1;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed1;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_or0;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_backStall;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V0;
    wire [0:0] SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V1;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg3;
    reg [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg3;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed3;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg4;
    reg [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg4;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed4;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or0;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or1;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or2;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or3;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_backStall;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V0;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V1;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V2;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V3;
    wire [0:0] SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V4;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_or0;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_backStall;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V0;
    wire [0:0] SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V1;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireStall;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_StallValid;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg0;
    reg [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg0;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed0;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg1;
    reg [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg1;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed1;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_or0;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_backStall;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V0;
    wire [0:0] SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V1;
    reg [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0;
    reg [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_v_s_0;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_0;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_1;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_or0;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_backStall;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_V0;
    wire [0:0] SE_redist89_i_cmp178_utf8_getc51_q_164_0_V1;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_or0;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_backStall;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V0;
    wire [0:0] SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V1;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_or0;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_backStall;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V0;
    wire [0:0] SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V1;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg2;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg2;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed2;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg3;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg3;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed3;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg4;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg4;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed4;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg5;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg5;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed5;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg6;
    reg [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg6;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed6;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or0;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or1;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or2;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or3;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or4;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or5;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_backStall;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V0;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V1;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V2;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V3;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V4;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V5;
    wire [0:0] SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V6;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireStall;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_StallValid;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg0;
    reg [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg0;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed0;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg1;
    reg [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg1;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed1;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg2;
    reg [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg2;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed2;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or0;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or1;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_backStall;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V0;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V1;
    wire [0:0] SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V2;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireStall;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_StallValid;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg0;
    reg [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg0;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed0;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg1;
    reg [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg1;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed1;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_or0;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_backStall;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V0;
    wire [0:0] SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V1;
    reg [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0;
    wire [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_v_s_0;
    wire [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_s_tv_0;
    wire [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_backEN;
    wire [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_backStall;
    wire [0:0] SE_redist95_i_cmp120_utf8_getc47_c_196_0_V0;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireStall;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg0;
    reg [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg0;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed0;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg1;
    reg [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg1;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed1;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg2;
    reg [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg2;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed2;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg3;
    reg [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg3;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed3;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg4;
    reg [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg4;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed4;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or0;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or1;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or2;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or3;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_backStall;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V0;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V1;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V2;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V3;
    wire [0:0] SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V4;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_or0;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_backStall;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V0;
    wire [0:0] SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V1;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireStall;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg0;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg0;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed0;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg1;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg1;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed1;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg2;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg2;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed2;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg3;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg3;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed3;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg4;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg4;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed4;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg5;
    reg [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg5;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed5;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or0;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or1;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or2;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or3;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or4;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_backStall;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V0;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V1;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V2;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V3;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V4;
    wire [0:0] SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V5;
    reg [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0;
    reg [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_v_s_0;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_0;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_1;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_or0;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_backStall;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_V0;
    wire [0:0] SE_redist99_i_cmp118_utf8_getc40_q_164_0_V1;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireStall;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_StallValid;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg0;
    reg [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg0;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed0;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg1;
    reg [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg1;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed1;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg2;
    reg [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg2;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed2;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or0;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or1;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_backStall;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V0;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V1;
    wire [0:0] SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V2;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireStall;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_StallValid;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg0;
    reg [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg0;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed0;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg1;
    reg [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg1;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed1;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_or0;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_backStall;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V0;
    wire [0:0] SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V1;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_or0;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_backStall;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V0;
    wire [0:0] SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V1;
    reg [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_v_s_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_s_tv_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backEN;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backStall;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_V0;
    reg [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_v_s_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_s_tv_0;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall;
    wire [0:0] SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V0;
    wire [0:0] SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall;
    wire [0:0] SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V0;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and0;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and1;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and2;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and3;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and4;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall;
    wire [0:0] SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_V0;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_wireValid;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and0;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and1;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and2;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and3;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and4;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and5;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    wire [0:0] SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_V0;
    reg [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0;
    wire [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_v_s_0;
    wire [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_s_tv_0;
    wire [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backEN;
    wire [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backStall;
    wire [0:0] SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_V0;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_wireValid;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and0;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and1;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and2;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and3;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and4;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and5;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    wire [0:0] SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_V0;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_V0;
    reg [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_v_s_0;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_s_tv_0;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backEN;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backStall;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_V0;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_i_valid;
    reg [0:0] SR_SE_i_acl_15_utf8_getc192_r_valid;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_and0;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_and1;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_and2;
    reg [2:0] SR_SE_i_acl_15_utf8_getc192_r_data0;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_backStall;
    wire [0:0] SR_SE_i_acl_15_utf8_getc192_V;
    wire [2:0] SR_SE_i_acl_15_utf8_getc192_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and2;
    reg [63:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_V;
    wire [63:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and3;
    reg [63:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_V;
    wire [63:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and3;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and4;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and5;
    reg [63:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_V;
    wire [63:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and3;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and4;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and5;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and6;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and7;
    reg [63:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_V;
    wire [63:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D1;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_i_valid;
    reg [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and0;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and1;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and2;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and3;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and4;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and5;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and6;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and7;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and8;
    reg [63:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data0;
    reg [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data1;
    reg [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data2;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V;
    wire [63:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D0;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D1;
    wire [0:0] SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D2;
    wire [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_i_valid;
    reg [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid;
    reg [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_data0;
    wire [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall;
    wire [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V;
    wire [0:0] SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D1;
    wire [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_i_valid;
    reg [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid;
    reg [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_data0;
    wire [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall;
    wire [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V;
    wire [0:0] SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D1;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_i_valid;
    reg [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and0;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and1;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and2;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and3;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and4;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and5;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and6;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and7;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and8;
    reg [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_data0;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V;
    wire [0:0] SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_D0;
    wire [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_i_valid;
    reg [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid;
    reg [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_data0;
    wire [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall;
    wire [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V;
    wire [0:0] SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_D0;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_i_valid;
    reg [0:0] SR_SE_i_acl_67_utf8_getc249_r_valid;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_and0;
    reg [0:0] SR_SE_i_acl_67_utf8_getc249_r_data0;
    reg [0:0] SR_SE_i_acl_67_utf8_getc249_r_data1;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_backStall;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_V;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_D0;
    wire [0:0] SR_SE_i_acl_67_utf8_getc249_D1;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_i_valid;
    reg [0:0] SR_SE_i_acl_80_utf8_getc254_r_valid;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_and0;
    reg [0:0] SR_SE_i_acl_80_utf8_getc254_r_data0;
    reg [0:0] SR_SE_i_acl_80_utf8_getc254_r_data1;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_backStall;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_V;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_D0;
    wire [0:0] SR_SE_i_acl_80_utf8_getc254_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_and0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data0;
    reg [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D1;
    wire [0:0] SR_SE_i_acl_225_utf8_getc340_i_valid;
    reg [0:0] SR_SE_i_acl_225_utf8_getc340_r_valid;
    wire [0:0] SR_SE_i_acl_225_utf8_getc340_and0;
    reg [0:0] SR_SE_i_acl_225_utf8_getc340_r_data0;
    reg [31:0] SR_SE_i_acl_225_utf8_getc340_r_data1;
    wire [0:0] SR_SE_i_acl_225_utf8_getc340_backStall;
    wire [0:0] SR_SE_i_acl_225_utf8_getc340_V;
    wire [0:0] SR_SE_i_acl_225_utf8_getc340_D0;
    wire [31:0] SR_SE_i_acl_225_utf8_getc340_D1;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_i_valid;
    reg [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and0;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and1;
    reg [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data0;
    reg [63:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data1;
    reg [63:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data2;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_backStall;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_V;
    wire [0:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D0;
    wire [63:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D1;
    wire [63:0] SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D2;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_i_valid;
    reg [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and0;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and1;
    reg [63:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data0;
    reg [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data1;
    reg [63:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data2;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V;
    wire [63:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D0;
    wire [0:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D1;
    wire [63:0] SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D2;


    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7(BITJOIN,829)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_q = i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7(BITSELECT,830)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_q[0:0]);

    // bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo(BITJOIN,968)
    assign bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_q = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo(BITSELECT,969)
    assign bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_q[0:0]);

    // bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo(BITJOIN,971)
    assign bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_q = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo(BITSELECT,972)
    assign bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_q[0:0]);

    // bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo(BITJOIN,974)
    assign bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_q = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo(BITSELECT,975)
    assign bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_q[0:0]);

    // bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo(BITJOIN,977)
    assign bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_q = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo(BITSELECT,978)
    assign bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_q[0:0]);

    // bubble_join_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo(BITJOIN,932)
    assign bubble_join_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_q = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_data_out;

    // bubble_select_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo(BITSELECT,933)
    assign bubble_select_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_b = $unsigned(bubble_join_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_q[0:0]);

    // c_i8_128368_recast_x(CONSTANT,516)
    assign c_i8_128368_recast_x_q = $unsigned(8'b10000000);

    // c_i8_64358(CONSTANT,32)
    assign c_i8_64358_q = $unsigned(8'b11000000);

    // SE_i_reduction_utf8_getc_71_utf8_getc109(STALLENABLE,1472)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_71_utf8_getc109_V0 = SE_i_reduction_utf8_getc_71_utf8_getc109_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_71_utf8_getc109_backStall = i_llvm_fpga_mem_ml6_utf8_getc122_out_o_stall | ~ (SE_i_reduction_utf8_getc_71_utf8_getc109_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_71_utf8_getc109_wireValid = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_V;

    // SE_i_reduction_utf8_getc_56_utf8_getc94(STALLENABLE,1466)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_56_utf8_getc94_V0 = SE_i_reduction_utf8_getc_56_utf8_getc94_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_56_utf8_getc94_backStall = i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_stall | ~ (SE_i_reduction_utf8_getc_56_utf8_getc94_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_56_utf8_getc94_wireValid = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_V;

    // SE_i_reduction_utf8_getc_40_utf8_getc81(STALLENABLE,1462)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_40_utf8_getc81_V0 = SE_i_reduction_utf8_getc_40_utf8_getc81_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_40_utf8_getc81_backStall = i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_stall | ~ (SE_i_reduction_utf8_getc_40_utf8_getc81_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_40_utf8_getc81_wireValid = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_V;

    // bubble_join_redist106_i_acl_305_utf8_getc128_q_33_fifo(BITJOIN,1127)
    assign bubble_join_redist106_i_acl_305_utf8_getc128_q_33_fifo_q = redist106_i_acl_305_utf8_getc128_q_33_fifo_data_out;

    // bubble_select_redist106_i_acl_305_utf8_getc128_q_33_fifo(BITSELECT,1128)
    assign bubble_select_redist106_i_acl_305_utf8_getc128_q_33_fifo_b = $unsigned(bubble_join_redist106_i_acl_305_utf8_getc128_q_33_fifo_q[0:0]);

    // redist91_i_cmp126_utf8_getc88_q_66_fifo(STALLFIFO,785)
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V1;
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_backStall;
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_data_in = bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo_b;
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in_bitsignaltemp = redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in[0];
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in_bitsignaltemp = redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in[0];
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out[0] = redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out_bitsignaltemp;
    assign redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out[0] = redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist91_i_cmp126_utf8_getc88_q_66_fifo (
        .valid_in(redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo_b),
        .valid_out(redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist91_i_cmp126_utf8_getc88_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist91_i_cmp126_utf8_getc88_q_66_fifo(BITJOIN,1091)
    assign bubble_join_redist91_i_cmp126_utf8_getc88_q_66_fifo_q = redist91_i_cmp126_utf8_getc88_q_66_fifo_data_out;

    // bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo(BITSELECT,1092)
    assign bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo_b = $unsigned(bubble_join_redist91_i_cmp126_utf8_getc88_q_66_fifo_q[0:0]);

    // c_i32_6367(CONSTANT,16)
    assign c_i32_6367_q = $unsigned(32'b00000000000000000000000000000110);

    // c_i32_1354(CONSTANT,7)
    assign c_i32_1354_q = $unsigned(32'b00000000000000000000000000000001);

    // i_cmp_utf8_getc4(COMPARE,216)@2
    assign i_cmp_utf8_getc4_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp_utf8_getc4_b = $unsigned({{2{c_i32_1354_q[31]}}, c_i32_1354_q});
    assign i_cmp_utf8_getc4_o = $unsigned($signed(i_cmp_utf8_getc4_a) - $signed(i_cmp_utf8_getc4_b));
    assign i_cmp_utf8_getc4_c[0] = i_cmp_utf8_getc4_o[33];

    // bubble_join_redist54_i_cmp_utf8_getc4_c_32_fifo(BITJOIN,998)
    assign bubble_join_redist54_i_cmp_utf8_getc4_c_32_fifo_q = redist54_i_cmp_utf8_getc4_c_32_fifo_data_out;

    // bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo(BITSELECT,999)
    assign bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo_b = $unsigned(bubble_join_redist54_i_cmp_utf8_getc4_c_32_fifo_q[0:0]);

    // bubble_join_redist55_i_cmp_utf8_getc4_c_195_fifo(BITJOIN,1001)
    assign bubble_join_redist55_i_cmp_utf8_getc4_c_195_fifo_q = redist55_i_cmp_utf8_getc4_c_195_fifo_data_out;

    // bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo(BITSELECT,1002)
    assign bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo_b = $unsigned(bubble_join_redist55_i_cmp_utf8_getc4_c_195_fifo_q[0:0]);

    // SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352(STALLENABLE,1296)
    // Backward Stall generation
    assign SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_wireValid = i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_valid;

    // SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo(STALLENABLE,1568)
    // Valid signal propagation
    assign SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V0 = SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_stall | ~ (SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_wireValid = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V;

    // c_i8_2151(CONSTANT,28)
    assign c_i8_2151_q = $unsigned(8'b00000010);

    // i_llvm_fpga_mem_lm2_utf8_getc8(BLACKBOX,226)@2
    // in in_i_stall@20000000
    // out out_lm2_UTF8_getc_avm_address@20000000
    // out out_lm2_UTF8_getc_avm_burstcount@20000000
    // out out_lm2_UTF8_getc_avm_byteenable@20000000
    // out out_lm2_UTF8_getc_avm_enable@20000000
    // out out_lm2_UTF8_getc_avm_read@20000000
    // out out_lm2_UTF8_getc_avm_write@20000000
    // out out_lm2_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@34
    // out out_o_stall@20000000
    // out out_o_valid@34
    UTF8_getc_i_llvm_fpga_mem_lm2_utf8_getc0 thei_llvm_fpga_mem_lm2_utf8_getc8 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_b),
        .in_i_dependence(bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_b),
        .in_i_predicate(i_cmp_utf8_getc4_c),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_V0),
        .in_lm2_UTF8_getc_avm_readdata(in_lm2_UTF8_getc_avm_readdata),
        .in_lm2_UTF8_getc_avm_readdatavalid(in_lm2_UTF8_getc_avm_readdatavalid),
        .in_lm2_UTF8_getc_avm_waitrequest(in_lm2_UTF8_getc_avm_waitrequest),
        .in_lm2_UTF8_getc_avm_writeack(in_lm2_UTF8_getc_avm_writeack),
        .out_lm2_UTF8_getc_avm_address(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_address),
        .out_lm2_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_burstcount),
        .out_lm2_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_byteenable),
        .out_lm2_UTF8_getc_avm_enable(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_enable),
        .out_lm2_UTF8_getc_avm_read(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_read),
        .out_lm2_UTF8_getc_avm_write(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_write),
        .out_lm2_UTF8_getc_avm_writedata(i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm2_utf8_getc8_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm2_utf8_getc8_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm2_utf8_getc8(BITJOIN,806)
    assign bubble_join_i_llvm_fpga_mem_lm2_utf8_getc8_q = i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8(BITSELECT,807)
    assign bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm2_utf8_getc8_q[7:0]);

    // c_i8_32357_recast_x(CONSTANT,519)
    assign c_i8_32357_recast_x_q = $unsigned(8'b11100000);

    // c_i8_16360(CONSTANT,27)
    assign c_i8_16360_q = $unsigned(8'b11110000);

    // i_unnamed_utf8_getc20(LOGICAL,430)@34
    assign i_unnamed_utf8_getc20_q = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b & c_i8_16360_q;

    // i_unnamed_utf8_getc20_vt_select_7(BITSELECT,433)@34
    assign i_unnamed_utf8_getc20_vt_select_7_b = i_unnamed_utf8_getc20_q[7:4];

    // i_unnamed_utf8_getc20_vt_const_3(CONSTANT,431)
    assign i_unnamed_utf8_getc20_vt_const_3_q = $unsigned(4'b0000);

    // i_unnamed_utf8_getc20_vt_join(BITJOIN,432)@34
    assign i_unnamed_utf8_getc20_vt_join_q = {i_unnamed_utf8_getc20_vt_select_7_b, i_unnamed_utf8_getc20_vt_const_3_q};

    // i_cmp32_utf8_getc21(LOGICAL,202)@34
    assign i_cmp32_utf8_getc21_q = $unsigned(i_unnamed_utf8_getc20_vt_join_q == c_i8_32357_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_64358_recast_x(CONSTANT,521)
    assign c_i8_64358_recast_x_q = $unsigned(8'b11000000);

    // c_i8_32357(CONSTANT,30)
    assign c_i8_32357_q = $unsigned(8'b11100000);

    // i_unnamed_utf8_getc14(LOGICAL,421)@34
    assign i_unnamed_utf8_getc14_q = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b & c_i8_32357_q;

    // i_unnamed_utf8_getc14_vt_select_7(BITSELECT,429)@34
    assign i_unnamed_utf8_getc14_vt_select_7_b = i_unnamed_utf8_getc14_q[7:5];

    // i_unnamed_utf8_getc14_vt_const_4(CONSTANT,427)
    assign i_unnamed_utf8_getc14_vt_const_4_q = $unsigned(5'b00000);

    // i_unnamed_utf8_getc14_vt_join(BITJOIN,428)@34
    assign i_unnamed_utf8_getc14_vt_join_q = {i_unnamed_utf8_getc14_vt_select_7_b, i_unnamed_utf8_getc14_vt_const_4_q};

    // i_cmp8_utf8_getc15(LOGICAL,214)@34
    assign i_cmp8_utf8_getc15_q = $unsigned(i_unnamed_utf8_getc14_vt_join_q == c_i8_64358_recast_x_q ? 1'b1 : 1'b0);

    // i_reduction_utf8_getc_28_utf8_getc66(LOGICAL,368)@34
    assign i_reduction_utf8_getc_28_utf8_getc66_q = i_cmp8_utf8_getc15_q | i_cmp32_utf8_getc21_q;

    // c_i8_1356_recast_x(CONSTANT,517)
    assign c_i8_1356_recast_x_q = $unsigned(8'b11111111);

    // i_cmp1_utf8_getc10(COMPARE,197)@34
    assign i_cmp1_utf8_getc10_a = $unsigned({{2{c_i8_1356_recast_x_q[7]}}, c_i8_1356_recast_x_q});
    assign i_cmp1_utf8_getc10_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b[7]}}, bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b});
    assign i_cmp1_utf8_getc10_o = $unsigned($signed(i_cmp1_utf8_getc10_a) - $signed(i_cmp1_utf8_getc10_b));
    assign i_cmp1_utf8_getc10_c[0] = i_cmp1_utf8_getc10_o[9];

    // i_reduction_utf8_getc_35_utf8_getc78(LOGICAL,376)@34
    assign i_reduction_utf8_getc_35_utf8_getc78_q = bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo_b | i_cmp1_utf8_getc10_c;

    // i_reduction_utf8_getc_38_utf8_getc79(LOGICAL,377)@34
    assign i_reduction_utf8_getc_38_utf8_getc79_q = i_reduction_utf8_getc_35_utf8_getc78_q | i_reduction_utf8_getc_28_utf8_getc66_q;

    // c_i8_8362_recast_x(CONSTANT,522)
    assign c_i8_8362_recast_x_q = $unsigned(8'b11111000);

    // c_i8_4364(CONSTANT,31)
    assign c_i8_4364_q = $unsigned(8'b11111100);

    // i_unnamed_utf8_getc39(LOGICAL,439)@34
    assign i_unnamed_utf8_getc39_q = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b & c_i8_4364_q;

    // i_unnamed_utf8_getc39_vt_select_7(BITSELECT,442)@34
    assign i_unnamed_utf8_getc39_vt_select_7_b = i_unnamed_utf8_getc39_q[7:2];

    // i_unnamed_utf8_getc39_vt_const_1(CONSTANT,440)
    assign i_unnamed_utf8_getc39_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_utf8_getc39_vt_join(BITJOIN,441)@34
    assign i_unnamed_utf8_getc39_vt_join_q = {i_unnamed_utf8_getc39_vt_select_7_b, i_unnamed_utf8_getc39_vt_const_1_q};

    // i_cmp118_utf8_getc40(LOGICAL,183)@34
    assign i_cmp118_utf8_getc40_q = $unsigned(i_unnamed_utf8_getc39_vt_join_q == c_i8_8362_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_16360_recast_x(CONSTANT,518)
    assign c_i8_16360_recast_x_q = $unsigned(8'b11110000);

    // c_i8_8362(CONSTANT,33)
    assign c_i8_8362_q = $unsigned(8'b11111000);

    // i_unnamed_utf8_getc29(LOGICAL,435)@34
    assign i_unnamed_utf8_getc29_q = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b & c_i8_8362_q;

    // i_unnamed_utf8_getc29_vt_select_7(BITSELECT,438)@34
    assign i_unnamed_utf8_getc29_vt_select_7_b = i_unnamed_utf8_getc29_q[7:3];

    // i_unnamed_utf8_getc29_vt_const_2(CONSTANT,436)
    assign i_unnamed_utf8_getc29_vt_const_2_q = $unsigned(3'b000);

    // i_unnamed_utf8_getc29_vt_join(BITJOIN,437)@34
    assign i_unnamed_utf8_getc29_vt_join_q = {i_unnamed_utf8_getc29_vt_select_7_b, i_unnamed_utf8_getc29_vt_const_2_q};

    // i_cmp69_utf8_getc30(LOGICAL,209)@34
    assign i_cmp69_utf8_getc30_q = $unsigned(i_unnamed_utf8_getc29_vt_join_q == c_i8_16360_recast_x_q ? 1'b1 : 1'b0);

    // i_reduction_utf8_getc_29_utf8_getc67(LOGICAL,369)@34
    assign i_reduction_utf8_getc_29_utf8_getc67_q = i_cmp69_utf8_getc30_q | i_cmp118_utf8_getc40_q;

    // i_reduction_utf8_getc_39_utf8_getc80(LOGICAL,378)@34 + 1
    assign i_reduction_utf8_getc_39_utf8_getc80_qi = i_reduction_utf8_getc_29_utf8_getc67_q | i_reduction_utf8_getc_38_utf8_getc79_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_39_utf8_getc80_delay ( .xin(i_reduction_utf8_getc_39_utf8_getc80_qi), .xout(i_reduction_utf8_getc_39_utf8_getc80_q), .ena(SE_i_reduction_utf8_getc_39_utf8_getc80_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo(BITJOIN,866)
    assign bubble_join_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_q = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_data_out;

    // bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo(BITSELECT,867)
    assign bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_b = $unsigned(bubble_join_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_q[0:0]);

    // bubble_join_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo(BITJOIN,869)
    assign bubble_join_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_q = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_data_out;

    // bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo(BITSELECT,870)
    assign bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_b = $unsigned(bubble_join_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_q[0:0]);

    // bubble_join_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo(BITJOIN,872)
    assign bubble_join_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_q = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_data_out;

    // bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo(BITSELECT,873)
    assign bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_b = $unsigned(bubble_join_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_q[0:0]);

    // SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo(STALLENABLE,1578)
    // Valid signal propagation
    assign SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_V0 = SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_backStall = SE_i_reduction_utf8_getc_112_utf8_getc134_backStall | ~ (SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_wireValid = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out;

    // redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo(STALLFIFO,704)
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V1;
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in = SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_backStall;
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_data_in = bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_b;
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in_bitsignaltemp = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in[0];
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in_bitsignaltemp = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in[0];
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out[0] = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out_bitsignaltemp;
    assign redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out[0] = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo (
        .valid_in(redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_b),
        .valid_out(redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo(STALLENABLE,1576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg0 <= '0;
            SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg0 <= SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg1 <= SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid) | SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg0;
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed1 = (~ (redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_stall_out) & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid) | SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg1;
    // Consuming
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_StallValid = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_backStall & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid;
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg0 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_StallValid & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed0;
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_toReg1 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_StallValid & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_or0 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed0;
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireStall = ~ (SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_consumed1 & SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_or0);
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_backStall = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V0 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid & ~ (SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg0);
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V1 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid & ~ (SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_wireValid = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out;

    // redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo(STALLFIFO,703)
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V1;
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_backStall;
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_data_in = bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_b;
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in_bitsignaltemp = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in[0];
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in_bitsignaltemp = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in[0];
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out[0] = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out_bitsignaltemp;
    assign redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out[0] = redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo (
        .valid_in(redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_b),
        .valid_out(redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo(STALLENABLE,1574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg0 <= '0;
            SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg0 <= SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg1 <= SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid) | SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg0;
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed1 = (~ (redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_stall_out) & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid) | SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg1;
    // Consuming
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_StallValid = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_backStall & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid;
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg0 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_StallValid & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed0;
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_toReg1 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_StallValid & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_or0 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed0;
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireStall = ~ (SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_consumed1 & SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_or0);
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_backStall = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V0 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid & ~ (SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg0);
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V1 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid & ~ (SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_wireValid = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out;

    // redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo(STALLFIFO,702)
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V1;
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_backStall;
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_data_in = bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_b;
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in_bitsignaltemp = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in[0];
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in_bitsignaltemp = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in[0];
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out[0] = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out_bitsignaltemp;
    assign redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out[0] = redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo (
        .valid_in(redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_b),
        .valid_out(redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo(STALLENABLE,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg0 <= '0;
            SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg0 <= SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg1 <= SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall) & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid) | SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg0;
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed1 = (~ (redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_stall_out) & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid) | SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_StallValid = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_backStall & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid;
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg0 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_StallValid & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed0;
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_toReg1 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_StallValid & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_or0 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed0;
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireStall = ~ (SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_consumed1 & SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_or0);
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_backStall = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V0 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid & ~ (SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg0);
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V1 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid & ~ (SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_wireValid = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out;

    // redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo(STALLFIFO,701)
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in = SE_i_reduction_utf8_getc_39_utf8_getc80_V0;
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_backStall;
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_data_in = i_reduction_utf8_getc_39_utf8_getc80_q;
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in_bitsignaltemp = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in[0];
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in_bitsignaltemp = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in[0];
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out[0] = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out_bitsignaltemp;
    assign redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out[0] = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo (
        .valid_in(redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_39_utf8_getc80_q),
        .valid_out(redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_39_utf8_getc80(STALLENABLE,1460)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_V0 = SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_s_tv_0 = redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_stall_out & SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_backEN = ~ (SE_i_reduction_utf8_getc_39_utf8_getc80_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_and0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V9 & SE_i_reduction_utf8_getc_39_utf8_getc80_backEN;
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_v_s_0 = SE_i_reduction_utf8_getc_35_utf8_getc78_V0 & SE_i_reduction_utf8_getc_39_utf8_getc80_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_39_utf8_getc80_backStall = ~ (SE_i_reduction_utf8_getc_39_utf8_getc80_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_39_utf8_getc80_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0 <= SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0 & SE_i_reduction_utf8_getc_39_utf8_getc80_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_39_utf8_getc80_R_v_0 <= SE_i_reduction_utf8_getc_39_utf8_getc80_v_s_0;
            end

        end
    end

    // bubble_join_redist58_i_cmp8_utf8_getc15_q_32_fifo(BITJOIN,1007)
    assign bubble_join_redist58_i_cmp8_utf8_getc15_q_32_fifo_q = redist58_i_cmp8_utf8_getc15_q_32_fifo_data_out;

    // bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo(BITSELECT,1008)
    assign bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo_b = $unsigned(bubble_join_redist58_i_cmp8_utf8_getc15_q_32_fifo_q[0:0]);

    // i_not_cmp8_utf8_getc32(LOGICAL,244)@66
    assign i_not_cmp8_utf8_getc32_q = bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo_b ^ VCC_q;

    // bubble_join_redist34_i_not_cmp8_utf8_getc32_q_33_fifo(BITJOIN,938)
    assign bubble_join_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_q = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_data_out;

    // bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo(BITSELECT,939)
    assign bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_b = $unsigned(bubble_join_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_q[0:0]);

    // bubble_join_redist35_i_not_cmp8_utf8_getc32_q_66_fifo(BITJOIN,941)
    assign bubble_join_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_q = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_data_out;

    // bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo(BITSELECT,942)
    assign bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_b = $unsigned(bubble_join_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_q[0:0]);

    // c_i64_2048378(CONSTANT,19)
    assign c_i64_2048378_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000100000000000);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,576)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2151_q, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b, bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x(CHOOSEBITS,575)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_a[0:0]};

    // i_cmp63_utf8_getc158(COMPARE,208)@197
    assign i_cmp63_utf8_getc158_a = {2'b00, i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_q};
    assign i_cmp63_utf8_getc158_b = {2'b00, c_i64_2048378_q};
    assign i_cmp63_utf8_getc158_o = $unsigned(i_cmp63_utf8_getc158_a) - $unsigned(i_cmp63_utf8_getc158_b);
    assign i_cmp63_utf8_getc158_c[0] = i_cmp63_utf8_getc158_o[65];

    // i_unnamed_utf8_getc147(LOGICAL,423)@197
    assign i_unnamed_utf8_getc147_q = bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b & c_i8_64358_q;

    // i_unnamed_utf8_getc147_vt_select_7(BITSELECT,426)@197
    assign i_unnamed_utf8_getc147_vt_select_7_b = i_unnamed_utf8_getc147_q[7:6];

    // i_unnamed_utf8_getc147_vt_join(BITJOIN,425)@197
    assign i_unnamed_utf8_getc147_vt_join_q = {i_unnamed_utf8_getc147_vt_select_7_b, i_unnamed_utf8_getc103_vt_const_5_q};

    // i_cmp15_utf8_getc148(LOGICAL,188)@197
    assign i_cmp15_utf8_getc148_q = $unsigned(i_unnamed_utf8_getc147_vt_join_q == c_i8_128368_recast_x_q ? 1'b1 : 1'b0);

    // i_reduction_utf8_getc_236_utf8_getc320(LOGICAL,346)@197
    assign i_reduction_utf8_getc_236_utf8_getc320_q = i_cmp15_utf8_getc148_q & i_cmp63_utf8_getc158_c;

    // SE_i_selcond_utf8_getc_12_utf8_getc221(STALLENABLE,1485)
    // Valid signal propagation
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_V0 = SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0;
    // Stall signal propagation
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_s_tv_0 = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0;
    // Backward Enable generation
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_backEN = ~ (SE_i_selcond_utf8_getc_12_utf8_getc221_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_and0 = SE_i_selcond_utf8_getc_9_utf8_getc219_V0 & SE_i_selcond_utf8_getc_12_utf8_getc221_backEN;
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_v_s_0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V5 & SE_i_selcond_utf8_getc_12_utf8_getc221_and0;
    // Backward Stall generation
    assign SE_i_selcond_utf8_getc_12_utf8_getc221_backStall = ~ (SE_i_selcond_utf8_getc_12_utf8_getc221_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_selcond_utf8_getc_12_utf8_getc221_backEN == 1'b0)
            begin
                SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0 <= SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0 & SE_i_selcond_utf8_getc_12_utf8_getc221_s_tv_0;
            end
            else
            begin
                SE_i_selcond_utf8_getc_12_utf8_getc221_R_v_0 <= SE_i_selcond_utf8_getc_12_utf8_getc221_v_s_0;
            end

        end
    end

    // bubble_join_redist78_i_cmp1_utf8_getc10_c_32_fifo(BITJOIN,1061)
    assign bubble_join_redist78_i_cmp1_utf8_getc10_c_32_fifo_q = redist78_i_cmp1_utf8_getc10_c_32_fifo_data_out;

    // bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo(BITSELECT,1062)
    assign bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo_b = $unsigned(bubble_join_redist78_i_cmp1_utf8_getc10_c_32_fifo_q[0:0]);

    // i_not_cmp1_utf8_getc23(LOGICAL,241)@66
    assign i_not_cmp1_utf8_getc23_q = bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo_b ^ VCC_q;

    // c_i32_2359(CONSTANT,9)
    assign c_i32_2359_q = $unsigned(32'b00000000000000000000000000000010);

    // i_acl_17_utf8_getc194_vt_const_31(CONSTANT,71)
    assign i_acl_17_utf8_getc194_vt_const_31_q = $unsigned(29'b00000000000000000000000000000);

    // c_i32_3361(CONSTANT,11)
    assign c_i32_3361_q = $unsigned(32'b00000000000000000000000000000011);

    // i_acl_15_utf8_getc192_vt_const_31(CONSTANT,57)
    assign i_acl_15_utf8_getc192_vt_const_31_q = $unsigned(30'b000000000000000000000000000001);

    // c_i32_4363(CONSTANT,13)
    assign c_i32_4363_q = $unsigned(32'b00000000000000000000000000000100);

    // c_i32_5365(CONSTANT,15)
    assign c_i32_5365_q = $unsigned(32'b00000000000000000000000000000101);

    // redist42_i_not_cmp1_utf8_getc23_q_99_fifo(STALLFIFO,736)
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V1;
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_backStall;
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_data_in = bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_b;
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in_bitsignaltemp = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in[0];
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in_bitsignaltemp = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in[0];
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out[0] = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out_bitsignaltemp;
    assign redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out[0] = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist42_i_not_cmp1_utf8_getc23_q_99_fifo (
        .valid_in(redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_b),
        .valid_out(redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_not_cmp1_utf8_getc23_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist42_i_not_cmp1_utf8_getc23_q_99_fifo(BITJOIN,962)
    assign bubble_join_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_q = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_data_out;

    // bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo(BITSELECT,963)
    assign bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_b = $unsigned(bubble_join_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_q[0:0]);

    // i_cmp_not_utf8_getc6(LOGICAL,215)@197
    assign i_cmp_not_utf8_getc6_q = bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo_b ^ VCC_q;

    // bubble_join_redist59_i_cmp8_utf8_getc15_q_131_fifo(BITJOIN,1010)
    assign bubble_join_redist59_i_cmp8_utf8_getc15_q_131_fifo_q = redist59_i_cmp8_utf8_getc15_q_131_fifo_data_out;

    // bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo(BITSELECT,1011)
    assign bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo_b = $unsigned(bubble_join_redist59_i_cmp8_utf8_getc15_q_131_fifo_q[0:0]);

    // redist60_i_cmp8_utf8_getc15_q_163_fifo(STALLFIFO,754)
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V1;
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_backStall;
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_data_in = bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo_b;
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in_bitsignaltemp = redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in[0];
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in_bitsignaltemp = redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in[0];
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out[0] = redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out_bitsignaltemp;
    assign redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out[0] = redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist60_i_cmp8_utf8_getc15_q_163_fifo (
        .valid_in(redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo_b),
        .valid_out(redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_cmp8_utf8_getc15_q_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist60_i_cmp8_utf8_getc15_q_163_fifo(BITJOIN,1013)
    assign bubble_join_redist60_i_cmp8_utf8_getc15_q_163_fifo_q = redist60_i_cmp8_utf8_getc15_q_163_fifo_data_out;

    // bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo(BITSELECT,1014)
    assign bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b = $unsigned(bubble_join_redist60_i_cmp8_utf8_getc15_q_163_fifo_q[0:0]);

    // i_reduction_utf8_getc_253_utf8_getc344(LOGICAL,362)@197
    assign i_reduction_utf8_getc_253_utf8_getc344_q = bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b & i_cmp_not_utf8_getc6_q;

    // i_cmp10_utf8_getc17(COMPARE,180)@2 + 1
    assign i_cmp10_utf8_getc17_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp10_utf8_getc17_b = $unsigned({{2{c_i32_2359_q[31]}}, c_i32_2359_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp10_utf8_getc17_o <= 34'b0;
        end
        else if (SE_i_cmp10_utf8_getc17_backEN == 1'b1)
        begin
            i_cmp10_utf8_getc17_o <= $unsigned($signed(i_cmp10_utf8_getc17_a) - $signed(i_cmp10_utf8_getc17_b));
        end
    end
    assign i_cmp10_utf8_getc17_c[0] = i_cmp10_utf8_getc17_o[33];

    // redist100_i_cmp10_utf8_getc17_c_163_fifo(STALLFIFO,794)
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in = SE_i_cmp10_utf8_getc17_V4;
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_backStall;
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_data_in = i_cmp10_utf8_getc17_c;
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in_bitsignaltemp = redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in[0];
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in_bitsignaltemp = redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in[0];
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out[0] = redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out_bitsignaltemp;
    assign redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out[0] = redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(163),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist100_i_cmp10_utf8_getc17_c_163_fifo (
        .valid_in(redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp10_utf8_getc17_c),
        .valid_out(redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist100_i_cmp10_utf8_getc17_c_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist100_i_cmp10_utf8_getc17_c_163_fifo(BITJOIN,1112)
    assign bubble_join_redist100_i_cmp10_utf8_getc17_c_163_fifo_q = redist100_i_cmp10_utf8_getc17_c_163_fifo_data_out;

    // bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo(BITSELECT,1113)
    assign bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo_b = $unsigned(bubble_join_redist100_i_cmp10_utf8_getc17_c_163_fifo_q[0:0]);

    // redist101_i_cmp10_utf8_getc17_c_195_fifo(STALLFIFO,795)
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V1;
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_backStall;
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_data_in = bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo_b;
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in_bitsignaltemp = redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in[0];
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in_bitsignaltemp = redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in[0];
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out[0] = redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out_bitsignaltemp;
    assign redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out[0] = redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist101_i_cmp10_utf8_getc17_c_195_fifo (
        .valid_in(redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_in_bitsignaltemp),
        .stall_in(redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo_b),
        .valid_out(redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out_bitsignaltemp),
        .stall_out(redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out_bitsignaltemp),
        .data_out(redist101_i_cmp10_utf8_getc17_c_195_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist101_i_cmp10_utf8_getc17_c_195_fifo(BITJOIN,1115)
    assign bubble_join_redist101_i_cmp10_utf8_getc17_c_195_fifo_q = redist101_i_cmp10_utf8_getc17_c_195_fifo_data_out;

    // bubble_select_redist101_i_cmp10_utf8_getc17_c_195_fifo(BITSELECT,1116)
    assign bubble_select_redist101_i_cmp10_utf8_getc17_c_195_fifo_b = $unsigned(bubble_join_redist101_i_cmp10_utf8_getc17_c_195_fifo_q[0:0]);

    // i_acl_226_demorgan_utf8_getc341(LOGICAL,93)@197
    assign i_acl_226_demorgan_utf8_getc341_q = bubble_select_redist101_i_cmp10_utf8_getc17_c_195_fifo_b | i_cmp15_utf8_getc148_q;

    // i_acl_226_utf8_getc342(LOGICAL,94)@197
    assign i_acl_226_utf8_getc342_q = i_acl_226_demorgan_utf8_getc341_q ^ VCC_q;

    // i_reduction_utf8_getc_252_utf8_getc343(LOGICAL,361)@197
    assign i_reduction_utf8_getc_252_utf8_getc343_q = i_acl_226_utf8_getc342_q & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // SE_i_reduction_utf8_getc_254_utf8_getc345(STALLENABLE,1445)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_254_utf8_getc345_V0 = SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_254_utf8_getc345_s_tv_0 = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out & SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_254_utf8_getc345_backEN = ~ (SE_i_reduction_utf8_getc_254_utf8_getc345_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_254_utf8_getc345_v_s_0 = SE_i_reduction_utf8_getc_254_utf8_getc345_backEN & SR_SE_i_reduction_utf8_getc_254_utf8_getc345_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_254_utf8_getc345_backStall = ~ (SE_i_reduction_utf8_getc_254_utf8_getc345_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_254_utf8_getc345_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0 <= SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0 & SE_i_reduction_utf8_getc_254_utf8_getc345_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_254_utf8_getc345_R_v_0 <= SE_i_reduction_utf8_getc_254_utf8_getc345_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_254_utf8_getc345(STALLREG,2222)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid <= SE_i_reduction_utf8_getc_254_utf8_getc345_backStall & (SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid | SR_SE_i_reduction_utf8_getc_254_utf8_getc345_i_valid);

            if (SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data0 <= i_reduction_utf8_getc_252_utf8_getc343_q;
                SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data1 <= i_reduction_utf8_getc_253_utf8_getc344_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_and0 = SE_i_acl_226_demorgan_utf8_getc341_V0;
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_i_valid = SE_i_reduction_utf8_getc_253_utf8_getc344_V0 & SR_SE_i_reduction_utf8_getc_254_utf8_getc345_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_backStall = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid | ~ (SR_SE_i_reduction_utf8_getc_254_utf8_getc345_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_V = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid : SR_SE_i_reduction_utf8_getc_254_utf8_getc345_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D0 = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data0 : i_reduction_utf8_getc_252_utf8_getc343_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D1 = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_254_utf8_getc345_r_data1 : i_reduction_utf8_getc_253_utf8_getc344_q;

    // i_reduction_utf8_getc_256_utf8_getc347(LOGICAL,364)@197 + 1
    assign i_reduction_utf8_getc_256_utf8_getc347_qi = bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b & bubble_select_redist101_i_cmp10_utf8_getc17_c_195_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_256_utf8_getc347_delay ( .xin(i_reduction_utf8_getc_256_utf8_getc347_qi), .xout(i_reduction_utf8_getc_256_utf8_getc347_q), .ena(SE_i_reduction_utf8_getc_256_utf8_getc347_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_175_utf8_getc260(LOGICAL,299)@197
    assign i_reduction_utf8_getc_175_utf8_getc260_q = bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b & i_cmp_not_utf8_getc6_q;

    // SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0(STALLREG,2223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid <= 1'b0;
            SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall & (SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid | SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_i_valid);

            if (SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_data0 <= i_reduction_utf8_getc_175_utf8_getc260_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_i_valid = SE_i_reduction_utf8_getc_175_utf8_getc260_V2;
    // Stall signal propagation
    assign SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall = SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid | ~ (SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_i_valid);

    // Valid
    assign SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V = SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid == 1'b1 ? SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid : SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_i_valid;

    assign SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_D0 = SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_valid == 1'b1 ? SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_r_data0 : i_reduction_utf8_getc_175_utf8_getc260_q;

    // redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0(REG,725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN == 1'b1)
        begin
            redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q <= $unsigned(SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_D0);
        end
    end

    // i_cmp71_utf8_getc36(COMPARE,211)@2 + 1
    assign i_cmp71_utf8_getc36_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp71_utf8_getc36_b = $unsigned({{2{c_i32_4363_q[31]}}, c_i32_4363_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp71_utf8_getc36_o <= 34'b0;
        end
        else if (SE_i_cmp10_utf8_getc17_backEN == 1'b1)
        begin
            i_cmp71_utf8_getc36_o <= $unsigned($signed(i_cmp71_utf8_getc36_a) - $signed(i_cmp71_utf8_getc36_b));
        end
    end
    assign i_cmp71_utf8_getc36_c[0] = i_cmp71_utf8_getc36_o[33];

    // redist64_i_cmp71_utf8_getc36_c_96_fifo(STALLFIFO,758)
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in = SE_i_cmp10_utf8_getc17_V0;
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_backStall;
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_data_in = i_cmp71_utf8_getc36_c;
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in_bitsignaltemp = redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in[0];
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in_bitsignaltemp = redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in[0];
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out[0] = redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out_bitsignaltemp;
    assign redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out[0] = redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist64_i_cmp71_utf8_getc36_c_96_fifo (
        .valid_in(redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_in_bitsignaltemp),
        .stall_in(redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp71_utf8_getc36_c),
        .valid_out(redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out_bitsignaltemp),
        .stall_out(redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out_bitsignaltemp),
        .data_out(redist64_i_cmp71_utf8_getc36_c_96_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist64_i_cmp71_utf8_getc36_c_96_fifo(BITJOIN,1022)
    assign bubble_join_redist64_i_cmp71_utf8_getc36_c_96_fifo_q = redist64_i_cmp71_utf8_getc36_c_96_fifo_data_out;

    // bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo(BITSELECT,1023)
    assign bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo_b = $unsigned(bubble_join_redist64_i_cmp71_utf8_getc36_c_96_fifo_q[0:0]);

    // i_cmp71_not_utf8_getc38(LOGICAL,210)@98
    assign i_cmp71_not_utf8_getc38_q = bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo_b ^ VCC_q;

    // redist66_i_cmp71_not_utf8_getc38_q_99_fifo(STALLFIFO,760)
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V2;
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_backStall;
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_data_in = i_cmp71_not_utf8_getc38_q;
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in_bitsignaltemp = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in[0];
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in_bitsignaltemp = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in[0];
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out[0] = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out_bitsignaltemp;
    assign redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out[0] = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist66_i_cmp71_not_utf8_getc38_q_99_fifo (
        .valid_in(redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp71_not_utf8_getc38_q),
        .valid_out(redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist66_i_cmp71_not_utf8_getc38_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo(STALLENABLE,1685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg0 <= '0;
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg1 <= '0;
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg0 <= SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg1 <= SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg1;
            // Successor 2
            SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg2 <= SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed0 = (~ (SE_i_acl_181_utf8_getc308_backStall) & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid) | SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg0;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid) | SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg1;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_219_utf8_getc300_backStall) & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid) | SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg2;
    // Consuming
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_StallValid = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_backStall & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg0 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_StallValid & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed0;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg1 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_StallValid & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed1;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_toReg2 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_StallValid & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or0 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed0;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or1 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed1 & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or0;
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireStall = ~ (SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_consumed2 & SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_or1);
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_backStall = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V0 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid & ~ (SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg0);
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V1 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid & ~ (SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg1);
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V2 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid & ~ (SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_wireValid = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_valid_out;

    // SE_i_acl_77_utf8_getc251(STALLENABLE,1243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_77_utf8_getc251_fromReg0 <= '0;
            SE_i_acl_77_utf8_getc251_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_77_utf8_getc251_fromReg0 <= SE_i_acl_77_utf8_getc251_toReg0;
            // Successor 1
            SE_i_acl_77_utf8_getc251_fromReg1 <= SE_i_acl_77_utf8_getc251_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_77_utf8_getc251_consumed0 = (~ (SE_i_acl_181_utf8_getc308_backStall) & SE_i_acl_77_utf8_getc251_wireValid) | SE_i_acl_77_utf8_getc251_fromReg0;
    assign SE_i_acl_77_utf8_getc251_consumed1 = (~ (SE_i_acl_78_utf8_getc252_backStall) & SE_i_acl_77_utf8_getc251_wireValid) | SE_i_acl_77_utf8_getc251_fromReg1;
    // Consuming
    assign SE_i_acl_77_utf8_getc251_StallValid = SE_i_acl_77_utf8_getc251_backStall & SE_i_acl_77_utf8_getc251_wireValid;
    assign SE_i_acl_77_utf8_getc251_toReg0 = SE_i_acl_77_utf8_getc251_StallValid & SE_i_acl_77_utf8_getc251_consumed0;
    assign SE_i_acl_77_utf8_getc251_toReg1 = SE_i_acl_77_utf8_getc251_StallValid & SE_i_acl_77_utf8_getc251_consumed1;
    // Backward Stall generation
    assign SE_i_acl_77_utf8_getc251_or0 = SE_i_acl_77_utf8_getc251_consumed0;
    assign SE_i_acl_77_utf8_getc251_wireStall = ~ (SE_i_acl_77_utf8_getc251_consumed1 & SE_i_acl_77_utf8_getc251_or0);
    assign SE_i_acl_77_utf8_getc251_backStall = SE_i_acl_77_utf8_getc251_wireStall;
    // Valid signal propagation
    assign SE_i_acl_77_utf8_getc251_V0 = SE_i_acl_77_utf8_getc251_wireValid & ~ (SE_i_acl_77_utf8_getc251_fromReg0);
    assign SE_i_acl_77_utf8_getc251_V1 = SE_i_acl_77_utf8_getc251_wireValid & ~ (SE_i_acl_77_utf8_getc251_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_77_utf8_getc251_and0 = SE_i_acl_76_utf8_getc250_V1;
    assign SE_i_acl_77_utf8_getc251_wireValid = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V2 & SE_i_acl_77_utf8_getc251_and0;

    // SE_i_acl_181_utf8_getc308(STALLENABLE,1165)
    // Valid signal propagation
    assign SE_i_acl_181_utf8_getc308_V0 = SE_i_acl_181_utf8_getc308_wireValid;
    // Backward Stall generation
    assign SE_i_acl_181_utf8_getc308_backStall = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_backStall | ~ (SE_i_acl_181_utf8_getc308_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_181_utf8_getc308_and0 = SE_i_acl_77_utf8_getc251_V0;
    assign SE_i_acl_181_utf8_getc308_and1 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V0 & SE_i_acl_181_utf8_getc308_and0;
    assign SE_i_acl_181_utf8_getc308_and2 = SE_i_cmp82_not_utf8_getc127_V0 & SE_i_acl_181_utf8_getc308_and1;
    assign SE_i_acl_181_utf8_getc308_and3 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V0 & SE_i_acl_181_utf8_getc308_and2;
    assign SE_i_acl_181_utf8_getc308_wireValid = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V0 & SE_i_acl_181_utf8_getc308_and3;

    // SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo(STALLENABLE,1683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg0 <= '0;
            SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg0 <= SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg0;
            // Successor 1
            SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg1 <= SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed0 = (~ (SE_i_acl_181_utf8_getc308_backStall) & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid) | SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg0;
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_230_utf8_getc314_backStall) & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid) | SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg1;
    // Consuming
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_StallValid = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_backStall & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid;
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg0 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_StallValid & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed0;
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_toReg1 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_StallValid & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_or0 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed0;
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireStall = ~ (SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_consumed1 & SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_or0);
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_backStall = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V0 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid & ~ (SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg0);
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V1 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid & ~ (SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_wireValid = redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out;

    // bubble_join_redist67_i_cmp69_utf8_getc30_q_32_fifo(BITJOIN,1031)
    assign bubble_join_redist67_i_cmp69_utf8_getc30_q_32_fifo_q = redist67_i_cmp69_utf8_getc30_q_32_fifo_data_out;

    // bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo(BITSELECT,1032)
    assign bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo_b = $unsigned(bubble_join_redist67_i_cmp69_utf8_getc30_q_32_fifo_q[0:0]);

    // i_not_cmp69_utf8_getc53(LOGICAL,243)@66
    assign i_not_cmp69_utf8_getc53_q = bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo_b ^ VCC_q;

    // redist37_i_not_cmp69_utf8_getc53_q_131_fifo(STALLFIFO,731)
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V2;
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_backStall;
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_data_in = i_not_cmp69_utf8_getc53_q;
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in_bitsignaltemp = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in[0];
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in_bitsignaltemp = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in[0];
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out[0] = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out_bitsignaltemp;
    assign redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out[0] = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist37_i_not_cmp69_utf8_getc53_q_131_fifo (
        .valid_in(redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp69_utf8_getc53_q),
        .valid_out(redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_not_cmp69_utf8_getc53_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo(STALLENABLE,1687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg0 <= '0;
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg1 <= '0;
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg0 <= SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg1 <= SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg2 <= SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_22_utf8_getc55_backStall) & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid) | SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg0;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed1 = (~ (redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out) & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid) | SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg1;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed2 = (~ (redist37_i_not_cmp69_utf8_getc53_q_131_fifo_stall_out) & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid) | SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_StallValid = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_backStall & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg0 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_StallValid & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed0;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg1 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_StallValid & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed1;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_toReg2 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_StallValid & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or0 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed0;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or1 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed1 & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or0;
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireStall = ~ (SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_consumed2 & SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_or1);
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_backStall = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V0 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid & ~ (SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg0);
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V1 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid & ~ (SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg1);
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V2 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid & ~ (SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_wireValid = redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out;

    // redist68_i_cmp69_utf8_getc30_q_64_fifo(STALLFIFO,762)
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V1;
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_backStall;
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_data_in = bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo_b;
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in_bitsignaltemp = redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in[0];
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in_bitsignaltemp = redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in[0];
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out[0] = redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out_bitsignaltemp;
    assign redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out[0] = redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist68_i_cmp69_utf8_getc30_q_64_fifo (
        .valid_in(redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist67_i_cmp69_utf8_getc30_q_32_fifo_b),
        .valid_out(redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist68_i_cmp69_utf8_getc30_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist68_i_cmp69_utf8_getc30_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist68_i_cmp69_utf8_getc30_q_64_fifo(BITJOIN,1034)
    assign bubble_join_redist68_i_cmp69_utf8_getc30_q_64_fifo_q = redist68_i_cmp69_utf8_getc30_q_64_fifo_data_out;

    // bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo(BITSELECT,1035)
    assign bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b = $unsigned(bubble_join_redist68_i_cmp69_utf8_getc30_q_64_fifo_q[0:0]);

    // SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo(STALLENABLE,1689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg0 <= '0;
            SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg0 <= SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg0;
            // Successor 1
            SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg1 <= SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_16_utf8_getc43_backStall) & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid) | SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg0;
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed1 = (~ (redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out) & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid) | SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg1;
    // Consuming
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_StallValid = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_backStall & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid;
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg0 = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_StallValid & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed0;
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_toReg1 = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_StallValid & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_or0 = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed0;
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireStall = ~ (SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_consumed1 & SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_or0);
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_backStall = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V0 = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid & ~ (SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg0);
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V1 = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid & ~ (SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_wireValid = redist68_i_cmp69_utf8_getc30_q_64_fifo_valid_out;

    // SE_i_reduction_utf8_getc_16_utf8_getc43(STALLENABLE,1376)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_16_utf8_getc43_V0 = SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_16_utf8_getc43_s_tv_0 = SE_i_reduction_utf8_getc_18_utf8_getc45_backStall & SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_16_utf8_getc43_backEN = ~ (SE_i_reduction_utf8_getc_16_utf8_getc43_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_16_utf8_getc43_v_s_0 = SE_i_reduction_utf8_getc_16_utf8_getc43_backEN & SR_SE_i_reduction_utf8_getc_16_utf8_getc43_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_16_utf8_getc43_backStall = ~ (SE_i_reduction_utf8_getc_16_utf8_getc43_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_16_utf8_getc43_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0 <= SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0 & SE_i_reduction_utf8_getc_16_utf8_getc43_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_16_utf8_getc43_R_v_0 <= SE_i_reduction_utf8_getc_16_utf8_getc43_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_16_utf8_getc43(STALLREG,2215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid <= SE_i_reduction_utf8_getc_16_utf8_getc43_backStall & (SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid | SR_SE_i_reduction_utf8_getc_16_utf8_getc43_i_valid);

            if (SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data0 <= $unsigned(bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b);
                SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data1 <= i_cmp71_not_utf8_getc38_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_and0 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V0;
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_i_valid = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V0 & SR_SE_i_reduction_utf8_getc_16_utf8_getc43_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_backStall = SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid | ~ (SR_SE_i_reduction_utf8_getc_16_utf8_getc43_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_V = SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid : SR_SE_i_reduction_utf8_getc_16_utf8_getc43_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D0 = SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data0 : bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D1 = SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_16_utf8_getc43_r_data1 : i_cmp71_not_utf8_getc38_q;

    // SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo(STALLENABLE,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg0 <= '0;
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg1 <= '0;
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg0 <= SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg0;
            // Successor 1
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg1 <= SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg1;
            // Successor 2
            SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg2 <= SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_16_utf8_getc43_backStall) & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid) | SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg0;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed1 = (~ (redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out) & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid) | SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg1;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed2 = (~ (redist66_i_cmp71_not_utf8_getc38_q_99_fifo_stall_out) & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid) | SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg2;
    // Consuming
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_StallValid = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_backStall & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg0 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_StallValid & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed0;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg1 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_StallValid & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed1;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_toReg2 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_StallValid & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or0 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed0;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or1 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed1 & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or0;
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireStall = ~ (SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_consumed2 & SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_or1);
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_backStall = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V0 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid & ~ (SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg0);
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V1 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid & ~ (SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg1);
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V2 = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid & ~ (SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_wireValid = redist64_i_cmp71_utf8_getc36_c_96_fifo_valid_out;

    // redist65_i_cmp71_utf8_getc36_c_195_fifo(STALLFIFO,759)
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in = SE_out_redist64_i_cmp71_utf8_getc36_c_96_fifo_V1;
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_backStall;
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_data_in = bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo_b;
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in_bitsignaltemp = redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in[0];
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in_bitsignaltemp = redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in[0];
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out[0] = redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out_bitsignaltemp;
    assign redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out[0] = redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist65_i_cmp71_utf8_getc36_c_195_fifo (
        .valid_in(redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_in_bitsignaltemp),
        .stall_in(redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist64_i_cmp71_utf8_getc36_c_96_fifo_b),
        .valid_out(redist65_i_cmp71_utf8_getc36_c_195_fifo_valid_out_bitsignaltemp),
        .stall_out(redist65_i_cmp71_utf8_getc36_c_195_fifo_stall_out_bitsignaltemp),
        .data_out(redist65_i_cmp71_utf8_getc36_c_195_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist65_i_cmp71_utf8_getc36_c_195_fifo(BITJOIN,1025)
    assign bubble_join_redist65_i_cmp71_utf8_getc36_c_195_fifo_q = redist65_i_cmp71_utf8_getc36_c_195_fifo_data_out;

    // bubble_select_redist65_i_cmp71_utf8_getc36_c_195_fifo(BITSELECT,1026)
    assign bubble_select_redist65_i_cmp71_utf8_getc36_c_195_fifo_b = $unsigned(bubble_join_redist65_i_cmp71_utf8_getc36_c_195_fifo_q[0:0]);

    // bubble_join_redist69_i_cmp69_utf8_getc30_q_163_fifo(BITJOIN,1037)
    assign bubble_join_redist69_i_cmp69_utf8_getc30_q_163_fifo_q = redist69_i_cmp69_utf8_getc30_q_163_fifo_data_out;

    // bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo(BITSELECT,1038)
    assign bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b = $unsigned(bubble_join_redist69_i_cmp69_utf8_getc30_q_163_fifo_q[0:0]);

    // i_reduction_utf8_getc_230_utf8_getc314(LOGICAL,341)@197 + 1
    assign i_reduction_utf8_getc_230_utf8_getc314_qi = bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b & bubble_select_redist65_i_cmp71_utf8_getc36_c_195_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_230_utf8_getc314_delay ( .xin(i_reduction_utf8_getc_230_utf8_getc314_qi), .xout(i_reduction_utf8_getc_230_utf8_getc314_q), .ena(SE_i_reduction_utf8_getc_230_utf8_getc314_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist75_i_cmp32_utf8_getc21_q_32_fifo(BITJOIN,1052)
    assign bubble_join_redist75_i_cmp32_utf8_getc21_q_32_fifo_q = redist75_i_cmp32_utf8_getc21_q_32_fifo_data_out;

    // bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo(BITSELECT,1053)
    assign bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo_b = $unsigned(bubble_join_redist75_i_cmp32_utf8_getc21_q_32_fifo_q[0:0]);

    // i_not_cmp32_utf8_getc42(LOGICAL,242)@66
    assign i_not_cmp32_utf8_getc42_q = bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo_b ^ VCC_q;

    // i_reduction_utf8_getc_23_utf8_getc56(LOGICAL,349)@66
    assign i_reduction_utf8_getc_23_utf8_getc56_q = i_not_cmp32_utf8_getc42_q & i_not_cmp8_utf8_getc32_q;

    // SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo(STALLENABLE,1602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg0 <= '0;
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg1 <= '0;
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg0 <= SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg1 <= SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg2 <= SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_130_utf8_getc176_backStall) & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid) | SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg0;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed1 = (~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall) & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid) | SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg1;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed2 = (~ (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backStall) & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid) | SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg2;
    // Consuming
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_StallValid = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_backStall & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg0 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_StallValid & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed0;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg1 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_StallValid & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed1;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_toReg2 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_StallValid & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or0 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed0;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or1 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed1 & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or0;
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireStall = ~ (SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_consumed2 & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_or1);
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_backStall = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V0 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid & ~ (SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg0);
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V1 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid & ~ (SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg1);
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V2 = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid & ~ (SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_wireValid = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out;

    // redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo(STALLFIFO,716)
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in = SE_i_reduction_utf8_getc_23_utf8_getc56_V1;
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_backStall;
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_data_in = i_reduction_utf8_getc_23_utf8_getc56_q;
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in_bitsignaltemp = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in[0];
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in_bitsignaltemp = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in[0];
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out[0] = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out_bitsignaltemp;
    assign redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out[0] = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo (
        .valid_in(redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_23_utf8_getc56_q),
        .valid_out(redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo(BITJOIN,911)
    assign bubble_join_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_q = redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_data_out;

    // bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo(BITSELECT,912)
    assign bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_b = $unsigned(bubble_join_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_q[0:0]);

    // redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0(REG,717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN == 1'b1)
        begin
            redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_q <= $unsigned(bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_b);
        end
    end

    // i_reduction_utf8_getc_224_utf8_getc310(LOGICAL,337)@198
    assign i_reduction_utf8_getc_224_utf8_getc310_q = redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_q & redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q;

    // i_reduction_utf8_getc_231_utf8_getc315(LOGICAL,342)@198 + 1
    assign i_reduction_utf8_getc_231_utf8_getc315_qi = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D0 & SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_231_utf8_getc315_delay ( .xin(i_reduction_utf8_getc_231_utf8_getc315_qi), .xout(i_reduction_utf8_getc_231_utf8_getc315_q), .ena(SE_i_reduction_utf8_getc_231_utf8_getc315_backEN[0]), .clk(clock), .aclr(resetn) );

    // c_i32_1388(CONSTANT,8)
    assign c_i32_1388_q = $unsigned(32'b11111111111111111111111111111111);

    // c_i32_3387(CONSTANT,12)
    assign c_i32_3387_q = $unsigned(32'b11111111111111111111111111111101);

    // c_i32_4386(CONSTANT,14)
    assign c_i32_4386_q = $unsigned(32'b11111111111111111111111111111100);

    // i_acl_108_utf8_getc278_vt_const_31(CONSTANT,39)
    assign i_acl_108_utf8_getc278_vt_const_31_q = $unsigned(30'b111111111111111111111111111111);

    // bubble_join_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo(BITJOIN,1133)
    assign bubble_join_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_q = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_data_out;

    // bubble_select_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo(BITSELECT,1134)
    assign bubble_select_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_b = $unsigned(bubble_join_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_q[1:0]);

    // i_acl_153_utf8_getc295_vt_join(BITJOIN,54)@228
    assign i_acl_153_utf8_getc295_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, bubble_select_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_b};

    // bubble_join_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo(BITJOIN,923)
    assign bubble_join_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_q = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_data_out;

    // bubble_select_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo(BITSELECT,924)
    assign bubble_select_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_b = $unsigned(bubble_join_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_q[0:0]);

    // i_acl_163_utf8_getc303(MUX,60)@228
    assign i_acl_163_utf8_getc303_s = bubble_select_redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_b;
    always @(i_acl_163_utf8_getc303_s or i_acl_153_utf8_getc295_vt_join_q or c_i32_4386_q)
    begin
        unique case (i_acl_163_utf8_getc303_s)
            1'b0 : i_acl_163_utf8_getc303_q = i_acl_153_utf8_getc295_vt_join_q;
            1'b1 : i_acl_163_utf8_getc303_q = c_i32_4386_q;
            default : i_acl_163_utf8_getc303_q = 32'b0;
        endcase
    end

    // bubble_join_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo(BITJOIN,920)
    assign bubble_join_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_q = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_data_out;

    // bubble_select_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo(BITSELECT,921)
    assign bubble_select_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_b = $unsigned(bubble_join_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_q[0:0]);

    // i_acl_187_utf8_getc313(MUX,75)@228
    assign i_acl_187_utf8_getc313_s = bubble_select_redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_b;
    always @(i_acl_187_utf8_getc313_s or i_acl_163_utf8_getc303_q or c_i32_3387_q)
    begin
        unique case (i_acl_187_utf8_getc313_s)
            1'b0 : i_acl_187_utf8_getc313_q = i_acl_163_utf8_getc303_q;
            1'b1 : i_acl_187_utf8_getc313_q = c_i32_3387_q;
            default : i_acl_187_utf8_getc313_q = 32'b0;
        endcase
    end

    // bubble_join_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo(BITJOIN,917)
    assign bubble_join_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_q = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_data_out;

    // bubble_select_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo(BITSELECT,918)
    assign bubble_select_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_b = $unsigned(bubble_join_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_q[0:0]);

    // i_acl_193_utf8_getc316(MUX,80)@228
    assign i_acl_193_utf8_getc316_s = bubble_select_redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_b;
    always @(i_acl_193_utf8_getc316_s or i_acl_187_utf8_getc313_q or c_i32_1388_q)
    begin
        unique case (i_acl_193_utf8_getc316_s)
            1'b0 : i_acl_193_utf8_getc316_q = i_acl_187_utf8_getc313_q;
            1'b1 : i_acl_193_utf8_getc316_q = c_i32_1388_q;
            default : i_acl_193_utf8_getc316_q = 32'b0;
        endcase
    end

    // bubble_join_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo(BITJOIN,914)
    assign bubble_join_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_q = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_data_out;

    // bubble_select_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo(BITSELECT,915)
    assign bubble_select_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_b = $unsigned(bubble_join_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_q[0:0]);

    // i_acl_201_utf8_getc323(MUX,85)@228
    assign i_acl_201_utf8_getc323_s = bubble_select_redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_b;
    always @(i_acl_201_utf8_getc323_s or i_acl_193_utf8_getc316_q or c_i32_4386_q)
    begin
        unique case (i_acl_201_utf8_getc323_s)
            1'b0 : i_acl_201_utf8_getc323_q = i_acl_193_utf8_getc316_q;
            1'b1 : i_acl_201_utf8_getc323_q = c_i32_4386_q;
            default : i_acl_201_utf8_getc323_q = 32'b0;
        endcase
    end

    // bubble_join_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo(BITJOIN,908)
    assign bubble_join_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_q = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_data_out;

    // bubble_select_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo(BITSELECT,909)
    assign bubble_select_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_b = $unsigned(bubble_join_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_q[0:0]);

    // i_acl_214_utf8_getc331(MUX,90)@228
    assign i_acl_214_utf8_getc331_s = bubble_select_redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_b;
    always @(i_acl_214_utf8_getc331_s or i_acl_201_utf8_getc323_q or c_i32_3387_q)
    begin
        unique case (i_acl_214_utf8_getc331_s)
            1'b0 : i_acl_214_utf8_getc331_q = i_acl_201_utf8_getc323_q;
            1'b1 : i_acl_214_utf8_getc331_q = c_i32_3387_q;
            default : i_acl_214_utf8_getc331_q = 32'b0;
        endcase
    end

    // bubble_join_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo(BITJOIN,905)
    assign bubble_join_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_q = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_data_out;

    // bubble_select_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo(BITSELECT,906)
    assign bubble_select_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_b = $unsigned(bubble_join_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_q[0:0]);

    // i_acl_219_utf8_getc334(MUX,91)@228
    assign i_acl_219_utf8_getc334_s = bubble_select_redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_b;
    always @(i_acl_219_utf8_getc334_s or i_acl_214_utf8_getc331_q or c_i32_1388_q)
    begin
        unique case (i_acl_219_utf8_getc334_s)
            1'b0 : i_acl_219_utf8_getc334_q = i_acl_214_utf8_getc331_q;
            1'b1 : i_acl_219_utf8_getc334_q = c_i32_1388_q;
            default : i_acl_219_utf8_getc334_q = 32'b0;
        endcase
    end

    // i_reduction_utf8_getc_248_utf8_getc336(LOGICAL,356)@197
    assign i_reduction_utf8_getc_248_utf8_getc336_q = bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b & i_cmp15_utf8_getc148_q;

    // i_cmp10_not_utf8_getc19(LOGICAL,179)@165
    assign i_cmp10_not_utf8_getc19_q = bubble_select_redist100_i_cmp10_utf8_getc17_c_163_fifo_b ^ VCC_q;

    // SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo(STALLENABLE,1751)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg0 <= '0;
            SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg0 <= SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg1 <= SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid) | SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg0;
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_248_utf8_getc336_backStall) & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid) | SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_StallValid = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_backStall & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid;
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg0 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_StallValid & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed0;
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_toReg1 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_StallValid & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_or0 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed0;
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireStall = ~ (SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_consumed1 & SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_or0);
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_backStall = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V0 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid & ~ (SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg0);
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V1 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid & ~ (SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_wireValid = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out;

    // redist102_i_cmp10_not_utf8_getc19_q_32_fifo(STALLFIFO,796)
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V2;
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_backStall;
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_data_in = i_cmp10_not_utf8_getc19_q;
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in_bitsignaltemp = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in[0];
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in_bitsignaltemp = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in[0];
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out[0] = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out_bitsignaltemp;
    assign redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out[0] = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist102_i_cmp10_not_utf8_getc19_q_32_fifo (
        .valid_in(redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp10_not_utf8_getc19_q),
        .valid_out(redist102_i_cmp10_not_utf8_getc19_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist102_i_cmp10_not_utf8_getc19_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist102_i_cmp10_not_utf8_getc19_q_32_fifo(BITJOIN,1118)
    assign bubble_join_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_q = redist102_i_cmp10_not_utf8_getc19_q_32_fifo_data_out;

    // bubble_select_redist102_i_cmp10_not_utf8_getc19_q_32_fifo(BITSELECT,1119)
    assign bubble_select_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_b = $unsigned(bubble_join_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_q[0:0]);

    // i_reduction_utf8_getc_247_utf8_getc335(LOGICAL,355)@197
    assign i_reduction_utf8_getc_247_utf8_getc335_q = bubble_select_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_b & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // i_reduction_utf8_getc_250_utf8_getc338(LOGICAL,359)@197
    assign i_reduction_utf8_getc_250_utf8_getc338_q = i_reduction_utf8_getc_247_utf8_getc335_q & i_reduction_utf8_getc_248_utf8_getc336_q;

    // c_i64_128376(CONSTANT,17)
    assign c_i64_128376_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000010000000);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,579)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2151_q, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b, bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x(CHOOSEBITS,578)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_a[0:0]};

    // i_cmp26_utf8_getc153(COMPARE,201)@197
    assign i_cmp26_utf8_getc153_a = {2'b00, i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_q};
    assign i_cmp26_utf8_getc153_b = {2'b00, c_i64_128376_q};
    assign i_cmp26_utf8_getc153_o = $unsigned(i_cmp26_utf8_getc153_a) - $unsigned(i_cmp26_utf8_getc153_b);
    assign i_cmp26_utf8_getc153_c[0] = i_cmp26_utf8_getc153_o[65];

    // i_reduction_utf8_getc_249_utf8_getc337(LOGICAL,357)@197
    assign i_reduction_utf8_getc_249_utf8_getc337_q = i_cmp26_utf8_getc153_c & i_cmp_not_utf8_getc6_q;

    // SR_SE_i_reduction_utf8_getc_251_utf8_getc339(STALLREG,2243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid <= SE_i_reduction_utf8_getc_251_utf8_getc339_backStall & (SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid | SR_SE_i_reduction_utf8_getc_251_utf8_getc339_i_valid);

            if (SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data0 <= i_reduction_utf8_getc_249_utf8_getc337_q;
                SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data1 <= i_reduction_utf8_getc_250_utf8_getc338_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_and0 = SE_i_reduction_utf8_getc_249_utf8_getc337_V0;
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_i_valid = SE_i_reduction_utf8_getc_248_utf8_getc336_V0 & SR_SE_i_reduction_utf8_getc_251_utf8_getc339_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_backStall = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid | ~ (SR_SE_i_reduction_utf8_getc_251_utf8_getc339_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_V = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid : SR_SE_i_reduction_utf8_getc_251_utf8_getc339_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D0 = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data0 : i_reduction_utf8_getc_249_utf8_getc337_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D1 = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_251_utf8_getc339_r_data1 : i_reduction_utf8_getc_250_utf8_getc338_q;

    // i_reduction_utf8_getc_251_utf8_getc339(LOGICAL,360)@197 + 1
    assign i_reduction_utf8_getc_251_utf8_getc339_qi = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D0 & SR_SE_i_reduction_utf8_getc_251_utf8_getc339_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_251_utf8_getc339_delay ( .xin(i_reduction_utf8_getc_251_utf8_getc339_qi), .xout(i_reduction_utf8_getc_251_utf8_getc339_q), .ena(SE_i_reduction_utf8_getc_251_utf8_getc339_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_251_utf8_getc339(STALLENABLE,1442)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_251_utf8_getc339_V0 = SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_251_utf8_getc339_s_tv_0 = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_251_utf8_getc339_backEN = ~ (SE_i_reduction_utf8_getc_251_utf8_getc339_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_251_utf8_getc339_v_s_0 = SE_i_reduction_utf8_getc_251_utf8_getc339_backEN & SR_SE_i_reduction_utf8_getc_251_utf8_getc339_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_251_utf8_getc339_backStall = ~ (SE_i_reduction_utf8_getc_251_utf8_getc339_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_251_utf8_getc339_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0 <= SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0 & SE_i_reduction_utf8_getc_251_utf8_getc339_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_251_utf8_getc339_R_v_0 <= SE_i_reduction_utf8_getc_251_utf8_getc339_v_s_0;
            end

        end
    end

    // redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo(STALLFIFO,713)
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_251_utf8_getc339_V0;
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in = SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_backStall;
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_data_in = i_reduction_utf8_getc_251_utf8_getc339_q;
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in_bitsignaltemp = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in[0];
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in_bitsignaltemp = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in[0];
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out[0] = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out_bitsignaltemp;
    assign redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out[0] = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo (
        .valid_in(redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_251_utf8_getc339_q),
        .valid_out(redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo(BITJOIN,902)
    assign bubble_join_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_q = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_data_out;

    // bubble_select_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo(BITSELECT,903)
    assign bubble_select_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_b = $unsigned(bubble_join_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_q[0:0]);

    // SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo(STALLENABLE,1596)
    // Valid signal propagation
    assign SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_V0 = SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_backStall = SR_SE_i_acl_225_utf8_getc340_backStall | ~ (SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_wireValid = redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_valid_out;

    // SR_SE_i_acl_225_utf8_getc340(STALLREG,2244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_225_utf8_getc340_r_valid <= 1'b0;
            SR_SE_i_acl_225_utf8_getc340_r_data0 <= 1'bx;
            SR_SE_i_acl_225_utf8_getc340_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_225_utf8_getc340_r_valid <= SE_i_acl_225_utf8_getc340_backStall & (SR_SE_i_acl_225_utf8_getc340_r_valid | SR_SE_i_acl_225_utf8_getc340_i_valid);

            if (SR_SE_i_acl_225_utf8_getc340_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_225_utf8_getc340_r_data0 <= $unsigned(bubble_select_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_b);
                SR_SE_i_acl_225_utf8_getc340_r_data1 <= i_acl_219_utf8_getc334_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_225_utf8_getc340_and0 = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_V0;
    assign SR_SE_i_acl_225_utf8_getc340_i_valid = SE_out_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_V0 & SR_SE_i_acl_225_utf8_getc340_and0;
    // Stall signal propagation
    assign SR_SE_i_acl_225_utf8_getc340_backStall = SR_SE_i_acl_225_utf8_getc340_r_valid | ~ (SR_SE_i_acl_225_utf8_getc340_i_valid);

    // Valid
    assign SR_SE_i_acl_225_utf8_getc340_V = SR_SE_i_acl_225_utf8_getc340_r_valid == 1'b1 ? SR_SE_i_acl_225_utf8_getc340_r_valid : SR_SE_i_acl_225_utf8_getc340_i_valid;

    // Data0
    assign SR_SE_i_acl_225_utf8_getc340_D0 = SR_SE_i_acl_225_utf8_getc340_r_valid == 1'b1 ? SR_SE_i_acl_225_utf8_getc340_r_data0 : bubble_select_redist19_i_reduction_utf8_getc_251_utf8_getc339_q_31_fifo_b;
    // Data1
    assign SR_SE_i_acl_225_utf8_getc340_D1 = SR_SE_i_acl_225_utf8_getc340_r_valid == 1'b1 ? SR_SE_i_acl_225_utf8_getc340_r_data1 : i_acl_219_utf8_getc334_q;

    // i_reduction_utf8_getc_241_utf8_getc329(LOGICAL,351)@197
    assign i_reduction_utf8_getc_241_utf8_getc329_q = i_cmp_not_utf8_getc6_q & bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b;

    // i_cmp34_utf8_getc26(COMPARE,204)@2 + 1
    assign i_cmp34_utf8_getc26_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp34_utf8_getc26_b = $unsigned({{2{c_i32_3361_q[31]}}, c_i32_3361_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp34_utf8_getc26_o <= 34'b0;
        end
        else if (SE_i_cmp10_utf8_getc17_backEN == 1'b1)
        begin
            i_cmp34_utf8_getc26_o <= $unsigned($signed(i_cmp34_utf8_getc26_a) - $signed(i_cmp34_utf8_getc26_b));
        end
    end
    assign i_cmp34_utf8_getc26_c[0] = i_cmp34_utf8_getc26_o[33];

    // redist72_i_cmp34_utf8_getc26_c_130_fifo(STALLFIFO,766)
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in = SE_i_cmp10_utf8_getc17_V1;
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_backStall;
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_data_in = i_cmp34_utf8_getc26_c;
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in_bitsignaltemp = redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in[0];
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in_bitsignaltemp = redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in[0];
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out[0] = redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out_bitsignaltemp;
    assign redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out[0] = redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist72_i_cmp34_utf8_getc26_c_130_fifo (
        .valid_in(redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp34_utf8_getc26_c),
        .valid_out(redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist72_i_cmp34_utf8_getc26_c_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist72_i_cmp34_utf8_getc26_c_130_fifo(BITJOIN,1043)
    assign bubble_join_redist72_i_cmp34_utf8_getc26_c_130_fifo_q = redist72_i_cmp34_utf8_getc26_c_130_fifo_data_out;

    // bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo(BITSELECT,1044)
    assign bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo_b = $unsigned(bubble_join_redist72_i_cmp34_utf8_getc26_c_130_fifo_q[0:0]);

    // SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo(STALLENABLE,1698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg0 <= '0;
            SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg0 <= SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg0;
            // Successor 1
            SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg1 <= SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed0 = (~ (SE_i_acl_209_utf8_getc326_backStall) & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid) | SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg0;
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_244_utf8_getc332_backStall) & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid) | SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg1;
    // Consuming
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_StallValid = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_backStall & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid;
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg0 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_StallValid & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed0;
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_toReg1 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_StallValid & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_or0 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed0;
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireStall = ~ (SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_consumed1 & SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_or0);
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_backStall = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V0 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid & ~ (SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg0);
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V1 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid & ~ (SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_wireValid = redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out;

    // i_cmp34_not_utf8_getc28(LOGICAL,203)@132
    assign i_cmp34_not_utf8_getc28_q = bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo_b ^ VCC_q;

    // redist74_i_cmp34_not_utf8_getc28_q_65_fifo(STALLFIFO,768)
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V2;
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_backStall;
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_data_in = i_cmp34_not_utf8_getc28_q;
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in_bitsignaltemp = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in[0];
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in_bitsignaltemp = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in[0];
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out[0] = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out_bitsignaltemp;
    assign redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out[0] = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist74_i_cmp34_not_utf8_getc28_q_65_fifo (
        .valid_in(redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp34_not_utf8_getc28_q),
        .valid_out(redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist74_i_cmp34_not_utf8_getc28_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist76_i_cmp32_utf8_getc21_q_98_fifo(BITJOIN,1055)
    assign bubble_join_redist76_i_cmp32_utf8_getc21_q_98_fifo_q = redist76_i_cmp32_utf8_getc21_q_98_fifo_data_out;

    // bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo(BITSELECT,1056)
    assign bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo_b = $unsigned(bubble_join_redist76_i_cmp32_utf8_getc21_q_98_fifo_q[0:0]);

    // bubble_join_redist74_i_cmp34_not_utf8_getc28_q_65_fifo(BITJOIN,1049)
    assign bubble_join_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_q = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_data_out;

    // bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo(BITSELECT,1050)
    assign bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_b = $unsigned(bubble_join_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_q[0:0]);

    // i_reduction_utf8_getc_137_utf8_getc199(LOGICAL,265)@197
    assign i_reduction_utf8_getc_137_utf8_getc199_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_b;

    // i_reduction_utf8_getc_138_utf8_getc200(LOGICAL,266)@197
    assign i_reduction_utf8_getc_138_utf8_getc200_q = i_cmp15_utf8_getc148_q & i_reduction_utf8_getc_137_utf8_getc199_q;

    // i_cmp63_not_utf8_getc159(LOGICAL,207)@197
    assign i_cmp63_not_utf8_getc159_q = i_cmp63_utf8_getc158_c ^ VCC_q;

    // i_reduction_utf8_getc_139_utf8_getc201(LOGICAL,267)@197
    assign i_reduction_utf8_getc_139_utf8_getc201_q = i_cmp63_not_utf8_getc159_q & i_reduction_utf8_getc_138_utf8_getc200_q;

    // i_cmp120_utf8_getc47(COMPARE,185)@2 + 1
    assign i_cmp120_utf8_getc47_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp120_utf8_getc47_b = $unsigned({{2{c_i32_5365_q[31]}}, c_i32_5365_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp120_utf8_getc47_o <= 34'b0;
        end
        else if (SE_i_cmp10_utf8_getc17_backEN == 1'b1)
        begin
            i_cmp120_utf8_getc47_o <= $unsigned($signed(i_cmp120_utf8_getc47_a) - $signed(i_cmp120_utf8_getc47_b));
        end
    end
    assign i_cmp120_utf8_getc47_c[0] = i_cmp120_utf8_getc47_o[33];

    // redist93_i_cmp120_utf8_getc47_c_64_fifo(STALLFIFO,787)
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in = SE_i_cmp10_utf8_getc17_V3;
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_backStall;
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_data_in = i_cmp120_utf8_getc47_c;
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in_bitsignaltemp = redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in[0];
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in_bitsignaltemp = redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in[0];
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out[0] = redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out_bitsignaltemp;
    assign redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out[0] = redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist93_i_cmp120_utf8_getc47_c_64_fifo (
        .valid_in(redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp120_utf8_getc47_c),
        .valid_out(redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist93_i_cmp120_utf8_getc47_c_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist93_i_cmp120_utf8_getc47_c_64_fifo(BITJOIN,1097)
    assign bubble_join_redist93_i_cmp120_utf8_getc47_c_64_fifo_q = redist93_i_cmp120_utf8_getc47_c_64_fifo_data_out;

    // bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo(BITSELECT,1098)
    assign bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo_b = $unsigned(bubble_join_redist93_i_cmp120_utf8_getc47_c_64_fifo_q[0:0]);

    // i_cmp120_not_utf8_getc49(LOGICAL,184)@66
    assign i_cmp120_not_utf8_getc49_q = bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo_b ^ VCC_q;

    // i_cmp82_not_utf8_getc127(LOGICAL,213)@197
    assign i_cmp82_not_utf8_getc127_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b ^ VCC_q;

    // i_acl_64_utf8_getc246(LOGICAL,161)@197
    assign i_acl_64_utf8_getc246_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b & i_cmp82_not_utf8_getc127_q;

    // i_acl_65_utf8_getc247(LOGICAL,162)@197
    assign i_acl_65_utf8_getc247_q = bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b & i_acl_64_utf8_getc246_q;

    // i_acl_128_utf8_getc282(LOGICAL,45)@197
    assign i_acl_128_utf8_getc282_q = i_acl_65_utf8_getc247_q & bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b;

    // i_cmp44_not_utf8_getc155(LOGICAL,206)@197
    assign i_cmp44_not_utf8_getc155_q = i_cmp15_utf8_getc148_q ^ VCC_q;

    // i_acl_76_utf8_getc250(LOGICAL,165)@197
    assign i_acl_76_utf8_getc250_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & i_cmp44_not_utf8_getc155_q;

    // i_acl_77_utf8_getc251(LOGICAL,166)@197
    assign i_acl_77_utf8_getc251_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b & i_acl_76_utf8_getc250_q;

    // i_acl_78_utf8_getc252(LOGICAL,167)@197
    assign i_acl_78_utf8_getc252_q = bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b & i_acl_77_utf8_getc251_q;

    // i_acl_139_utf8_getc283(LOGICAL,47)@197
    assign i_acl_139_utf8_getc283_q = i_acl_78_utf8_getc252_q & bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b;

    // redist94_i_cmp120_utf8_getc47_c_195_fifo(STALLFIFO,788)
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V1;
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_backStall;
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_data_in = bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo_b;
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in_bitsignaltemp = redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in[0];
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in_bitsignaltemp = redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in[0];
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out[0] = redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out_bitsignaltemp;
    assign redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out[0] = redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist94_i_cmp120_utf8_getc47_c_195_fifo (
        .valid_in(redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_in_bitsignaltemp),
        .stall_in(redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist93_i_cmp120_utf8_getc47_c_64_fifo_b),
        .valid_out(redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out_bitsignaltemp),
        .stall_out(redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out_bitsignaltemp),
        .data_out(redist94_i_cmp120_utf8_getc47_c_195_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo(STALLENABLE,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg0 <= '0;
            SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg0 <= SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg0;
            // Successor 1
            SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg1 <= SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed0 = (~ (SE_i_acl_109_demorgan_utf8_getc279_backStall) & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid) | SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg0;
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed1 = (~ (SE_redist95_i_cmp120_utf8_getc47_c_196_0_backStall) & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid) | SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg1;
    // Consuming
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_StallValid = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_backStall & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid;
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg0 = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_StallValid & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed0;
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_toReg1 = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_StallValid & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_or0 = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed0;
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireStall = ~ (SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_consumed1 & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_or0);
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_backStall = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V0 = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid & ~ (SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg0);
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V1 = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid & ~ (SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_wireValid = redist94_i_cmp120_utf8_getc47_c_195_fifo_valid_out;

    // SE_redist95_i_cmp120_utf8_getc47_c_196_0(STALLENABLE,1738)
    // Valid signal propagation
    assign SE_redist95_i_cmp120_utf8_getc47_c_196_0_V0 = SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0;
    // Stall signal propagation
    assign SE_redist95_i_cmp120_utf8_getc47_c_196_0_s_tv_0 = SE_i_reduction_utf8_getc_210_utf8_getc292_backStall & SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0;
    // Backward Enable generation
    assign SE_redist95_i_cmp120_utf8_getc47_c_196_0_backEN = ~ (SE_redist95_i_cmp120_utf8_getc47_c_196_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist95_i_cmp120_utf8_getc47_c_196_0_v_s_0 = SE_redist95_i_cmp120_utf8_getc47_c_196_0_backEN & SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V1;
    // Backward Stall generation
    assign SE_redist95_i_cmp120_utf8_getc47_c_196_0_backStall = ~ (SE_redist95_i_cmp120_utf8_getc47_c_196_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist95_i_cmp120_utf8_getc47_c_196_0_backEN == 1'b0)
            begin
                SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0 <= SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0 & SE_redist95_i_cmp120_utf8_getc47_c_196_0_s_tv_0;
            end
            else
            begin
                SE_redist95_i_cmp120_utf8_getc47_c_196_0_R_v_0 <= SE_redist95_i_cmp120_utf8_getc47_c_196_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_210_utf8_getc292(STALLENABLE,1408)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_210_utf8_getc292_V0 = SE_i_reduction_utf8_getc_210_utf8_getc292_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_210_utf8_getc292_backStall = SE_i_reduction_utf8_getc_212_utf8_getc294_backStall | ~ (SE_i_reduction_utf8_getc_210_utf8_getc292_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_210_utf8_getc292_and0 = SE_redist95_i_cmp120_utf8_getc47_c_196_0_V0;
    assign SE_i_reduction_utf8_getc_210_utf8_getc292_and1 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_V1 & SE_i_reduction_utf8_getc_210_utf8_getc292_and0;
    assign SE_i_reduction_utf8_getc_210_utf8_getc292_wireValid = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V2 & SE_i_reduction_utf8_getc_210_utf8_getc292_and1;

    // SE_i_reduction_utf8_getc_212_utf8_getc294(STALLENABLE,1410)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_V0 = SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_backEN = ~ (SE_i_reduction_utf8_getc_212_utf8_getc294_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_and0 = SE_i_reduction_utf8_getc_203_utf8_getc287_V1 & SE_i_reduction_utf8_getc_212_utf8_getc294_backEN;
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_v_s_0 = SE_i_reduction_utf8_getc_210_utf8_getc292_V0 & SE_i_reduction_utf8_getc_212_utf8_getc294_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_212_utf8_getc294_backStall = ~ (SE_i_reduction_utf8_getc_212_utf8_getc294_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_212_utf8_getc294_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0 <= SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0 & SE_i_reduction_utf8_getc_212_utf8_getc294_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_212_utf8_getc294_R_v_0 <= SE_i_reduction_utf8_getc_212_utf8_getc294_v_s_0;
            end

        end
    end

    // SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0(STALLENABLE,1616)
    // Valid signal propagation
    assign SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_V0 = SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backEN = ~ (SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_v_s_0 = SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backEN & SE_i_reduction_utf8_getc_197_utf8_getc277_V0;
    // Backward Stall generation
    assign SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backStall = ~ (SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backEN == 1'b0)
            begin
                SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0 <= SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0 & SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_R_v_0 <= SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_v_s_0;
            end

        end
    end

    // SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo(STALLENABLE,1720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg0 <= '0;
            SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg0 <= SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg0;
            // Successor 1
            SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg1 <= SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_169_utf8_getc255_backStall) & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid) | SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg0;
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_184_utf8_getc266_backStall) & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid) | SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg1;
    // Consuming
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_StallValid = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_backStall & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid;
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg0 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_StallValid & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed0;
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_toReg1 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_StallValid & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_or0 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed0;
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireStall = ~ (SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_consumed1 & SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_or0);
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_backStall = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V0 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid & ~ (SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg0);
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V1 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid & ~ (SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_wireValid = redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out;

    // redist85_i_cmp180_utf8_getc59_c_196_fifo(STALLFIFO,779)
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V1;
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_backStall;
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_data_in = bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo_b;
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in_bitsignaltemp = redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in[0];
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in_bitsignaltemp = redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in[0];
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out[0] = redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out_bitsignaltemp;
    assign redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out[0] = redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(133),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist85_i_cmp180_utf8_getc59_c_196_fifo (
        .valid_in(redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_in_bitsignaltemp),
        .stall_in(redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo_b),
        .valid_out(redist85_i_cmp180_utf8_getc59_c_196_fifo_valid_out_bitsignaltemp),
        .stall_out(redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out_bitsignaltemp),
        .data_out(redist85_i_cmp180_utf8_getc59_c_196_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist85_i_cmp180_utf8_getc59_c_196_fifo(BITJOIN,1076)
    assign bubble_join_redist85_i_cmp180_utf8_getc59_c_196_fifo_q = redist85_i_cmp180_utf8_getc59_c_196_fifo_data_out;

    // bubble_select_redist85_i_cmp180_utf8_getc59_c_196_fifo(BITSELECT,1077)
    assign bubble_select_redist85_i_cmp180_utf8_getc59_c_196_fifo_b = $unsigned(bubble_join_redist85_i_cmp180_utf8_getc59_c_196_fifo_q[0:0]);

    // bubble_join_redist87_i_cmp178_utf8_getc51_q_32_fifo(BITJOIN,1082)
    assign bubble_join_redist87_i_cmp178_utf8_getc51_q_32_fifo_q = redist87_i_cmp178_utf8_getc51_q_32_fifo_data_out;

    // bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo(BITSELECT,1083)
    assign bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo_b = $unsigned(bubble_join_redist87_i_cmp178_utf8_getc51_q_32_fifo_q[0:0]);

    // i_reduction_utf8_getc_33_utf8_getc75(LOGICAL,374)@66
    assign i_reduction_utf8_getc_33_utf8_getc75_q = bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo_b & i_cmp180_not_utf8_getc61_q;

    // SE_i_reduction_utf8_getc_27_utf8_getc65(STALLENABLE,1449)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_27_utf8_getc65_V0 = SE_i_reduction_utf8_getc_27_utf8_getc65_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_27_utf8_getc65_backStall = i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_stall | ~ (SE_i_reduction_utf8_getc_27_utf8_getc65_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_27_utf8_getc65_wireValid = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_V;

    // i_llvm_fpga_mem_lm3303_utf8_getc71(BLACKBOX,227)@34
    // in in_i_stall@20000000
    // out out_lm3303_UTF8_getc_avm_address@20000000
    // out out_lm3303_UTF8_getc_avm_burstcount@20000000
    // out out_lm3303_UTF8_getc_avm_byteenable@20000000
    // out out_lm3303_UTF8_getc_avm_enable@20000000
    // out out_lm3303_UTF8_getc_avm_read@20000000
    // out out_lm3303_UTF8_getc_avm_write@20000000
    // out out_lm3303_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@66
    // out out_o_stall@20000000
    // out out_o_valid@66
    UTF8_getc_i_llvm_fpga_mem_lm3303_utf8_getc0 thei_llvm_fpga_mem_lm3303_utf8_getc71 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D0),
        .in_i_dependence(SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D1),
        .in_i_predicate(SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_backStall),
        .in_i_valid(SE_i_reduction_utf8_getc_27_utf8_getc65_V0),
        .in_lm3303_UTF8_getc_avm_readdata(in_lm3303_UTF8_getc_avm_readdata),
        .in_lm3303_UTF8_getc_avm_readdatavalid(in_lm3303_UTF8_getc_avm_readdatavalid),
        .in_lm3303_UTF8_getc_avm_waitrequest(in_lm3303_UTF8_getc_avm_waitrequest),
        .in_lm3303_UTF8_getc_avm_writeack(in_lm3303_UTF8_getc_avm_writeack),
        .out_lm3303_UTF8_getc_avm_address(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_address),
        .out_lm3303_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_burstcount),
        .out_lm3303_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_byteenable),
        .out_lm3303_UTF8_getc_avm_enable(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_enable),
        .out_lm3303_UTF8_getc_avm_read(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_read),
        .out_lm3303_UTF8_getc_avm_write(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_write),
        .out_lm3303_UTF8_getc_avm_writedata(i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3303_utf8_getc71(BITJOIN,809)
    assign bubble_join_i_llvm_fpga_mem_lm3303_utf8_getc71_q = i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71(BITSELECT,810)
    assign bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3303_utf8_getc71_q[7:0]);

    // i_unnamed_utf8_getc72(LOGICAL,447)@66
    assign i_unnamed_utf8_getc72_q = bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71_b & c_i8_64358_q;

    // i_unnamed_utf8_getc72_vt_select_7(BITSELECT,450)@66
    assign i_unnamed_utf8_getc72_vt_select_7_b = i_unnamed_utf8_getc72_q[7:6];

    // i_unnamed_utf8_getc72_vt_join(BITJOIN,449)@66
    assign i_unnamed_utf8_getc72_vt_join_q = {i_unnamed_utf8_getc72_vt_select_7_b, i_unnamed_utf8_getc103_vt_const_5_q};

    // i_cmp186_utf8_getc73(LOGICAL,195)@66
    assign i_cmp186_utf8_getc73_q = $unsigned(i_unnamed_utf8_getc72_vt_join_q == c_i8_128368_recast_x_q ? 1'b1 : 1'b0);

    // i_reduction_utf8_getc_34_utf8_getc76(LOGICAL,375)@66
    assign i_reduction_utf8_getc_34_utf8_getc76_q = i_cmp186_utf8_getc73_q & i_reduction_utf8_getc_33_utf8_getc75_q;

    // bubble_join_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo(BITJOIN,878)
    assign bubble_join_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_q = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_data_out;

    // bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo(BITSELECT,879)
    assign bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_b = $unsigned(bubble_join_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_q[0:0]);

    // bubble_join_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo(BITJOIN,881)
    assign bubble_join_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_q = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_data_out;

    // bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo(BITSELECT,882)
    assign bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_b = $unsigned(bubble_join_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_q[0:0]);

    // SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo(STALLENABLE,1584)
    // Valid signal propagation
    assign SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_V0 = SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_backStall = SE_i_reduction_utf8_getc_112_utf8_getc134_backStall | ~ (SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_and0 = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out;
    assign SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_wireValid = SE_i_acl_353_utf8_getc130_V1 & SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_and0;

    // redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo(STALLFIFO,707)
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V1;
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in = SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_backStall;
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_data_in = bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_b;
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in_bitsignaltemp = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in[0];
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in_bitsignaltemp = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in[0];
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out[0] = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out_bitsignaltemp;
    assign redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out[0] = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo (
        .valid_in(redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_b),
        .valid_out(redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo(STALLENABLE,1582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg0 <= '0;
            SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg0 <= SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg1 <= SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid) | SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg0;
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed1 = (~ (redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_stall_out) & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid) | SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_StallValid = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_backStall & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid;
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg0 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_StallValid & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed0;
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_toReg1 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_StallValid & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_or0 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed0;
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireStall = ~ (SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_consumed1 & SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_or0);
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_backStall = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V0 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid & ~ (SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg0);
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V1 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid & ~ (SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_wireValid = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out;

    // redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo(STALLFIFO,706)
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V1;
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_backStall;
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_data_in = bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_b;
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in_bitsignaltemp = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in[0];
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in_bitsignaltemp = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in[0];
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out[0] = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out_bitsignaltemp;
    assign redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out[0] = redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo (
        .valid_in(redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_b),
        .valid_out(redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_50_utf8_getc92(STALLENABLE,1465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg0 <= SE_i_reduction_utf8_getc_50_utf8_getc92_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg1 <= SE_i_reduction_utf8_getc_50_utf8_getc92_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid) | SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg0;
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_consumed1 = (~ (redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out) & SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid) | SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_StallValid = SE_i_reduction_utf8_getc_50_utf8_getc92_backStall & SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid;
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_toReg0 = SE_i_reduction_utf8_getc_50_utf8_getc92_StallValid & SE_i_reduction_utf8_getc_50_utf8_getc92_consumed0;
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_toReg1 = SE_i_reduction_utf8_getc_50_utf8_getc92_StallValid & SE_i_reduction_utf8_getc_50_utf8_getc92_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_or0 = SE_i_reduction_utf8_getc_50_utf8_getc92_consumed0;
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_wireStall = ~ (SE_i_reduction_utf8_getc_50_utf8_getc92_consumed1 & SE_i_reduction_utf8_getc_50_utf8_getc92_or0);
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_backStall = SE_i_reduction_utf8_getc_50_utf8_getc92_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_V0 = SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid & ~ (SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg0);
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_V1 = SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid & ~ (SE_i_reduction_utf8_getc_50_utf8_getc92_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_and0 = SE_i_cmp126_utf8_getc88_V1;
    assign SE_i_reduction_utf8_getc_50_utf8_getc92_wireValid = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V0 & SE_i_reduction_utf8_getc_50_utf8_getc92_and0;

    // SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo(STALLENABLE,1580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg0 <= '0;
            SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg0 <= SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg1 <= SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_50_utf8_getc92_backStall) & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid) | SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg0;
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed1 = (~ (redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_stall_out) & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid) | SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_StallValid = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_backStall & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid;
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg0 = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_StallValid & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed0;
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_toReg1 = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_StallValid & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_or0 = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed0;
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireStall = ~ (SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_consumed1 & SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_or0);
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_backStall = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V0 = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid & ~ (SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg0);
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_V1 = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid & ~ (SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_wireValid = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out;

    // redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo(STALLFIFO,705)
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in = SE_i_reduction_utf8_getc_33_utf8_getc75_V1;
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in = SE_out_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_backStall;
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_data_in = i_reduction_utf8_getc_34_utf8_getc76_q;
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in_bitsignaltemp = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in[0];
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in_bitsignaltemp = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in[0];
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out[0] = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out_bitsignaltemp;
    assign redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out[0] = redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo (
        .valid_in(redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_34_utf8_getc76_q),
        .valid_out(redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist81_i_cmp186_utf8_getc73_q_131_fifo(STALLFIFO,775)
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V2;
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_backStall;
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_data_in = i_cmp186_utf8_getc73_q;
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in_bitsignaltemp = redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in[0];
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in_bitsignaltemp = redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in[0];
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out[0] = redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out_bitsignaltemp;
    assign redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out[0] = redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist81_i_cmp186_utf8_getc73_q_131_fifo (
        .valid_in(redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp186_utf8_getc73_q),
        .valid_out(redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist81_i_cmp186_utf8_getc73_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo(STALLFIFO,746)
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V0;
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall;
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71_b;
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in_bitsignaltemp = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in[0];
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in_bitsignaltemp = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in[0];
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out[0] = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out_bitsignaltemp;
    assign redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out[0] = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo (
        .valid_in(redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm3303_utf8_getc71_b),
        .valid_out(redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71(STALLENABLE,1300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg2 <= SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed0 = (~ (redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid) | SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed1 = (~ (SE_i_reduction_utf8_getc_33_utf8_getc75_backStall) & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid) | SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed2 = (~ (redist81_i_cmp186_utf8_getc73_q_131_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid) | SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_StallValid = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_backStall & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg0 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_StallValid & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg1 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_StallValid & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_toReg2 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_StallValid & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or0 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or1 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed1 & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or0;
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_consumed2 & SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_or1);
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_backStall = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V0 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V1 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V2 = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_wireValid = i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_valid;

    // SE_i_reduction_utf8_getc_33_utf8_getc75(STALLENABLE,1456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg0 <= SE_i_reduction_utf8_getc_33_utf8_getc75_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg1 <= SE_i_reduction_utf8_getc_33_utf8_getc75_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall) & SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid) | SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg0;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_consumed1 = (~ (redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_stall_out) & SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid) | SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_StallValid = SE_i_reduction_utf8_getc_33_utf8_getc75_backStall & SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_toReg0 = SE_i_reduction_utf8_getc_33_utf8_getc75_StallValid & SE_i_reduction_utf8_getc_33_utf8_getc75_consumed0;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_toReg1 = SE_i_reduction_utf8_getc_33_utf8_getc75_StallValid & SE_i_reduction_utf8_getc_33_utf8_getc75_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_or0 = SE_i_reduction_utf8_getc_33_utf8_getc75_consumed0;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_wireStall = ~ (SE_i_reduction_utf8_getc_33_utf8_getc75_consumed1 & SE_i_reduction_utf8_getc_33_utf8_getc75_or0);
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_backStall = SE_i_reduction_utf8_getc_33_utf8_getc75_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_V0 = SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid & ~ (SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg0);
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_V1 = SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid & ~ (SE_i_reduction_utf8_getc_33_utf8_getc75_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_and0 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V0;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_and1 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V0 & SE_i_reduction_utf8_getc_33_utf8_getc75_and0;
    assign SE_i_reduction_utf8_getc_33_utf8_getc75_wireValid = SE_out_i_llvm_fpga_mem_lm3303_utf8_getc71_V1 & SE_i_reduction_utf8_getc_33_utf8_getc75_and1;

    // SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo(STALLENABLE,1724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg0 <= '0;
            SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg0 <= SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg1 <= SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_33_utf8_getc75_backStall) & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid) | SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg0;
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed1 = (~ (redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out) & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid) | SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_StallValid = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_backStall & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid;
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg0 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_StallValid & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed0;
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_toReg1 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_StallValid & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_or0 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed0;
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireStall = ~ (SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_consumed1 & SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_or0);
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_backStall = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V0 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid & ~ (SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg0);
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V1 = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid & ~ (SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_wireValid = redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out;

    // redist88_i_cmp178_utf8_getc51_q_163_fifo(STALLFIFO,782)
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_V1;
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_backStall;
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_data_in = bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo_b;
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in_bitsignaltemp = redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in[0];
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in_bitsignaltemp = redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in[0];
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out[0] = redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out_bitsignaltemp;
    assign redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out[0] = redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist88_i_cmp178_utf8_getc51_q_163_fifo (
        .valid_in(redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist87_i_cmp178_utf8_getc51_q_32_fifo_b),
        .valid_out(redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist88_i_cmp178_utf8_getc51_q_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist88_i_cmp178_utf8_getc51_q_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo(STALLENABLE,1726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg0 <= '0;
            SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg0 <= SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg0;
            // Successor 1
            SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg1 <= SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed0 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid) | SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg0;
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed1 = (~ (SE_redist89_i_cmp178_utf8_getc51_q_164_0_backStall) & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid) | SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg1;
    // Consuming
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_StallValid = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_backStall & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid;
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg0 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_StallValid & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed0;
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_toReg1 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_StallValid & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_or0 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed0;
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireStall = ~ (SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_consumed1 & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_or0);
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_backStall = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V0 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid & ~ (SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg0);
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V1 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid & ~ (SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_wireValid = redist88_i_cmp178_utf8_getc51_q_163_fifo_valid_out;

    // SE_redist89_i_cmp178_utf8_getc51_q_164_0(STALLENABLE,1727)
    // Valid signal propagation
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_V0 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0;
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_V1 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1;
    // Stall signal propagation
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0;
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_1 = SE_i_reduction_utf8_getc_184_utf8_getc266_backStall & SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1;
    // Backward Enable generation
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_or0 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_0;
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN = ~ (SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_1 | SE_redist89_i_cmp178_utf8_getc51_q_164_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_v_s_0 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN & SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V1;
    // Backward Stall generation
    assign SE_redist89_i_cmp178_utf8_getc51_q_164_0_backStall = ~ (SE_redist89_i_cmp178_utf8_getc51_q_164_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0 <= 1'b0;
            SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN == 1'b0)
            begin
                SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0 <= SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0 & SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_0;
            end
            else
            begin
                SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_0 <= SE_redist89_i_cmp178_utf8_getc51_q_164_0_v_s_0;
            end

            if (SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN == 1'b0)
            begin
                SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1 <= SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1 & SE_redist89_i_cmp178_utf8_getc51_q_164_0_s_tv_1;
            end
            else
            begin
                SE_redist89_i_cmp178_utf8_getc51_q_164_0_R_v_1 <= SE_redist89_i_cmp178_utf8_getc51_q_164_0_v_s_0;
            end

        end
    end

    // bubble_join_redist88_i_cmp178_utf8_getc51_q_163_fifo(BITJOIN,1085)
    assign bubble_join_redist88_i_cmp178_utf8_getc51_q_163_fifo_q = redist88_i_cmp178_utf8_getc51_q_163_fifo_data_out;

    // bubble_select_redist88_i_cmp178_utf8_getc51_q_163_fifo(BITSELECT,1086)
    assign bubble_select_redist88_i_cmp178_utf8_getc51_q_163_fifo_b = $unsigned(bubble_join_redist88_i_cmp178_utf8_getc51_q_163_fifo_q[0:0]);

    // redist89_i_cmp178_utf8_getc51_q_164_0(REG,783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_i_cmp178_utf8_getc51_q_164_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist89_i_cmp178_utf8_getc51_q_164_0_backEN == 1'b1)
        begin
            redist89_i_cmp178_utf8_getc51_q_164_0_q <= $unsigned(bubble_select_redist88_i_cmp178_utf8_getc51_q_163_fifo_b);
        end
    end

    // i_reduction_utf8_getc_184_utf8_getc266(LOGICAL,305)@198
    assign i_reduction_utf8_getc_184_utf8_getc266_q = redist89_i_cmp178_utf8_getc51_q_164_0_q & bubble_select_redist85_i_cmp180_utf8_getc59_c_196_fifo_b;

    // i_reduction_utf8_getc_185_utf8_getc267(LOGICAL,306)@198
    assign i_reduction_utf8_getc_185_utf8_getc267_q = redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q & i_reduction_utf8_getc_184_utf8_getc266_q;

    // bubble_join_redist37_i_not_cmp69_utf8_getc53_q_131_fifo(BITJOIN,947)
    assign bubble_join_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_q = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_data_out;

    // bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo(BITSELECT,948)
    assign bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_b = $unsigned(bubble_join_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_q[0:0]);

    // i_not_cmp118_utf8_getc63(LOGICAL,240)@197
    assign i_not_cmp118_utf8_getc63_q = bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b ^ VCC_q;

    // SE_i_reduction_utf8_getc_173_utf8_getc259(STALLENABLE,1380)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_V0 = SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_s_tv_0 = SE_i_reduction_utf8_getc_176_utf8_getc261_backStall & SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_backEN = ~ (SE_i_reduction_utf8_getc_173_utf8_getc259_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_and0 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V4 & SE_i_reduction_utf8_getc_173_utf8_getc259_backEN;
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_v_s_0 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V1 & SE_i_reduction_utf8_getc_173_utf8_getc259_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_173_utf8_getc259_backStall = ~ (SE_i_reduction_utf8_getc_173_utf8_getc259_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_173_utf8_getc259_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0 <= SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0 & SE_i_reduction_utf8_getc_173_utf8_getc259_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_173_utf8_getc259_R_v_0 <= SE_i_reduction_utf8_getc_173_utf8_getc259_v_s_0;
            end

        end
    end

    // i_reduction_utf8_getc_173_utf8_getc259(LOGICAL,298)@197 + 1
    assign i_reduction_utf8_getc_173_utf8_getc259_qi = i_not_cmp118_utf8_getc63_q & bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_173_utf8_getc259_delay ( .xin(i_reduction_utf8_getc_173_utf8_getc259_qi), .xout(i_reduction_utf8_getc_173_utf8_getc259_q), .ena(SE_i_reduction_utf8_getc_173_utf8_getc259_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_176_utf8_getc261(LOGICAL,300)@198
    assign i_reduction_utf8_getc_176_utf8_getc261_q = i_reduction_utf8_getc_173_utf8_getc259_q & redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_q;

    // i_reduction_utf8_getc_170_utf8_getc256(LOGICAL,295)@197 + 1
    assign i_reduction_utf8_getc_170_utf8_getc256_qi = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D0 | SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_170_utf8_getc256_delay ( .xin(i_reduction_utf8_getc_170_utf8_getc256_qi), .xout(i_reduction_utf8_getc_170_utf8_getc256_q), .ena(SE_i_reduction_utf8_getc_170_utf8_getc256_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist81_i_cmp186_utf8_getc73_q_131_fifo(BITJOIN,1067)
    assign bubble_join_redist81_i_cmp186_utf8_getc73_q_131_fifo_q = redist81_i_cmp186_utf8_getc73_q_131_fifo_data_out;

    // bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo(BITSELECT,1068)
    assign bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b = $unsigned(bubble_join_redist81_i_cmp186_utf8_getc73_q_131_fifo_q[0:0]);

    // i_acl_66_utf8_getc248(LOGICAL,163)@197
    assign i_acl_66_utf8_getc248_q = bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b & i_acl_65_utf8_getc247_q;

    // SE_i_acl_66_utf8_getc248(STALLENABLE,1240)
    // Valid signal propagation
    assign SE_i_acl_66_utf8_getc248_V0 = SE_i_acl_66_utf8_getc248_wireValid;
    // Backward Stall generation
    assign SE_i_acl_66_utf8_getc248_backStall = SR_SE_i_acl_67_utf8_getc249_backStall | ~ (SE_i_acl_66_utf8_getc248_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_66_utf8_getc248_and0 = SE_i_acl_65_utf8_getc247_V1;
    assign SE_i_acl_66_utf8_getc248_wireValid = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V2 & SE_i_acl_66_utf8_getc248_and0;

    // SR_SE_i_acl_67_utf8_getc249(STALLREG,2227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_67_utf8_getc249_r_valid <= 1'b0;
            SR_SE_i_acl_67_utf8_getc249_r_data0 <= 1'bx;
            SR_SE_i_acl_67_utf8_getc249_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_67_utf8_getc249_r_valid <= SE_i_acl_67_utf8_getc249_backStall & (SR_SE_i_acl_67_utf8_getc249_r_valid | SR_SE_i_acl_67_utf8_getc249_i_valid);

            if (SR_SE_i_acl_67_utf8_getc249_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_67_utf8_getc249_r_data0 <= i_acl_66_utf8_getc248_q;
                SR_SE_i_acl_67_utf8_getc249_r_data1 <= $unsigned(bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_67_utf8_getc249_and0 = SE_i_acl_66_utf8_getc248_V0;
    assign SR_SE_i_acl_67_utf8_getc249_i_valid = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V2 & SR_SE_i_acl_67_utf8_getc249_and0;
    // Stall signal propagation
    assign SR_SE_i_acl_67_utf8_getc249_backStall = SR_SE_i_acl_67_utf8_getc249_r_valid | ~ (SR_SE_i_acl_67_utf8_getc249_i_valid);

    // Valid
    assign SR_SE_i_acl_67_utf8_getc249_V = SR_SE_i_acl_67_utf8_getc249_r_valid == 1'b1 ? SR_SE_i_acl_67_utf8_getc249_r_valid : SR_SE_i_acl_67_utf8_getc249_i_valid;

    // Data0
    assign SR_SE_i_acl_67_utf8_getc249_D0 = SR_SE_i_acl_67_utf8_getc249_r_valid == 1'b1 ? SR_SE_i_acl_67_utf8_getc249_r_data0 : i_acl_66_utf8_getc248_q;
    // Data1
    assign SR_SE_i_acl_67_utf8_getc249_D1 = SR_SE_i_acl_67_utf8_getc249_r_valid == 1'b1 ? SR_SE_i_acl_67_utf8_getc249_r_data1 : bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b;

    // SE_i_acl_67_utf8_getc249(STALLENABLE,1241)
    // Valid signal propagation
    assign SE_i_acl_67_utf8_getc249_V0 = SE_i_acl_67_utf8_getc249_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_67_utf8_getc249_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_i_acl_67_utf8_getc249_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_67_utf8_getc249_backEN = ~ (SE_i_acl_67_utf8_getc249_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_67_utf8_getc249_v_s_0 = SE_i_acl_67_utf8_getc249_backEN & SR_SE_i_acl_67_utf8_getc249_V;
    // Backward Stall generation
    assign SE_i_acl_67_utf8_getc249_backStall = ~ (SE_i_acl_67_utf8_getc249_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_67_utf8_getc249_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_67_utf8_getc249_backEN == 1'b0)
            begin
                SE_i_acl_67_utf8_getc249_R_v_0 <= SE_i_acl_67_utf8_getc249_R_v_0 & SE_i_acl_67_utf8_getc249_s_tv_0;
            end
            else
            begin
                SE_i_acl_67_utf8_getc249_R_v_0 <= SE_i_acl_67_utf8_getc249_v_s_0;
            end

        end
    end

    // i_acl_67_utf8_getc249(LOGICAL,164)@197 + 1
    assign i_acl_67_utf8_getc249_qi = SR_SE_i_acl_67_utf8_getc249_D0 & SR_SE_i_acl_67_utf8_getc249_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_67_utf8_getc249_delay ( .xin(i_acl_67_utf8_getc249_qi), .xout(i_acl_67_utf8_getc249_q), .ena(SE_i_acl_67_utf8_getc249_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_79_utf8_getc253(LOGICAL,168)@197
    assign i_acl_79_utf8_getc253_q = bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b & i_acl_78_utf8_getc252_q;

    // SE_i_acl_79_utf8_getc253(STALLENABLE,1245)
    // Valid signal propagation
    assign SE_i_acl_79_utf8_getc253_V0 = SE_i_acl_79_utf8_getc253_wireValid;
    // Backward Stall generation
    assign SE_i_acl_79_utf8_getc253_backStall = SR_SE_i_acl_80_utf8_getc254_backStall | ~ (SE_i_acl_79_utf8_getc253_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_79_utf8_getc253_and0 = SE_i_acl_78_utf8_getc252_V1;
    assign SE_i_acl_79_utf8_getc253_wireValid = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V3 & SE_i_acl_79_utf8_getc253_and0;

    // SR_SE_i_acl_80_utf8_getc254(STALLREG,2228)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_80_utf8_getc254_r_valid <= 1'b0;
            SR_SE_i_acl_80_utf8_getc254_r_data0 <= 1'bx;
            SR_SE_i_acl_80_utf8_getc254_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_80_utf8_getc254_r_valid <= SE_i_acl_80_utf8_getc254_backStall & (SR_SE_i_acl_80_utf8_getc254_r_valid | SR_SE_i_acl_80_utf8_getc254_i_valid);

            if (SR_SE_i_acl_80_utf8_getc254_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_80_utf8_getc254_r_data0 <= i_acl_79_utf8_getc253_q;
                SR_SE_i_acl_80_utf8_getc254_r_data1 <= $unsigned(bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_80_utf8_getc254_and0 = SE_i_acl_79_utf8_getc253_V0;
    assign SR_SE_i_acl_80_utf8_getc254_i_valid = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V3 & SR_SE_i_acl_80_utf8_getc254_and0;
    // Stall signal propagation
    assign SR_SE_i_acl_80_utf8_getc254_backStall = SR_SE_i_acl_80_utf8_getc254_r_valid | ~ (SR_SE_i_acl_80_utf8_getc254_i_valid);

    // Valid
    assign SR_SE_i_acl_80_utf8_getc254_V = SR_SE_i_acl_80_utf8_getc254_r_valid == 1'b1 ? SR_SE_i_acl_80_utf8_getc254_r_valid : SR_SE_i_acl_80_utf8_getc254_i_valid;

    // Data0
    assign SR_SE_i_acl_80_utf8_getc254_D0 = SR_SE_i_acl_80_utf8_getc254_r_valid == 1'b1 ? SR_SE_i_acl_80_utf8_getc254_r_data0 : i_acl_79_utf8_getc253_q;
    // Data1
    assign SR_SE_i_acl_80_utf8_getc254_D1 = SR_SE_i_acl_80_utf8_getc254_r_valid == 1'b1 ? SR_SE_i_acl_80_utf8_getc254_r_data1 : bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b;

    // SE_i_acl_80_utf8_getc254(STALLENABLE,1246)
    // Valid signal propagation
    assign SE_i_acl_80_utf8_getc254_V0 = SE_i_acl_80_utf8_getc254_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_80_utf8_getc254_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_i_acl_80_utf8_getc254_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_80_utf8_getc254_backEN = ~ (SE_i_acl_80_utf8_getc254_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_80_utf8_getc254_v_s_0 = SE_i_acl_80_utf8_getc254_backEN & SR_SE_i_acl_80_utf8_getc254_V;
    // Backward Stall generation
    assign SE_i_acl_80_utf8_getc254_backStall = ~ (SE_i_acl_80_utf8_getc254_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_80_utf8_getc254_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_80_utf8_getc254_backEN == 1'b0)
            begin
                SE_i_acl_80_utf8_getc254_R_v_0 <= SE_i_acl_80_utf8_getc254_R_v_0 & SE_i_acl_80_utf8_getc254_s_tv_0;
            end
            else
            begin
                SE_i_acl_80_utf8_getc254_R_v_0 <= SE_i_acl_80_utf8_getc254_v_s_0;
            end

        end
    end

    // i_acl_80_utf8_getc254(LOGICAL,169)@197 + 1
    assign i_acl_80_utf8_getc254_qi = SR_SE_i_acl_80_utf8_getc254_D0 & SR_SE_i_acl_80_utf8_getc254_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_80_utf8_getc254_delay ( .xin(i_acl_80_utf8_getc254_qi), .xout(i_acl_80_utf8_getc254_q), .ena(SE_i_acl_80_utf8_getc254_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_169_utf8_getc255(LOGICAL,293)@198
    assign i_reduction_utf8_getc_169_utf8_getc255_q = i_acl_80_utf8_getc254_q | i_acl_67_utf8_getc249_q;

    // i_reduction_utf8_getc_171_utf8_getc257(LOGICAL,296)@198
    assign i_reduction_utf8_getc_171_utf8_getc257_q = i_reduction_utf8_getc_169_utf8_getc255_q | i_reduction_utf8_getc_170_utf8_getc256_q;

    // SE_redist82_i_cmp186_utf8_getc73_q_132_0(STALLENABLE,1714)
    // Valid signal propagation
    assign SE_redist82_i_cmp186_utf8_getc73_q_132_0_V0 = SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0;
    // Stall signal propagation
    assign SE_redist82_i_cmp186_utf8_getc73_q_132_0_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0;
    // Backward Enable generation
    assign SE_redist82_i_cmp186_utf8_getc73_q_132_0_backEN = ~ (SE_redist82_i_cmp186_utf8_getc73_q_132_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist82_i_cmp186_utf8_getc73_q_132_0_v_s_0 = SE_redist82_i_cmp186_utf8_getc73_q_132_0_backEN & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V5;
    // Backward Stall generation
    assign SE_redist82_i_cmp186_utf8_getc73_q_132_0_backStall = ~ (SE_redist82_i_cmp186_utf8_getc73_q_132_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist82_i_cmp186_utf8_getc73_q_132_0_backEN == 1'b0)
            begin
                SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0 <= SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0 & SE_redist82_i_cmp186_utf8_getc73_q_132_0_s_tv_0;
            end
            else
            begin
                SE_redist82_i_cmp186_utf8_getc73_q_132_0_R_v_0 <= SE_redist82_i_cmp186_utf8_getc73_q_132_0_v_s_0;
            end

        end
    end

    // redist82_i_cmp186_utf8_getc73_q_132_0(REG,776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_i_cmp186_utf8_getc73_q_132_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist82_i_cmp186_utf8_getc73_q_132_0_backEN == 1'b1)
        begin
            redist82_i_cmp186_utf8_getc73_q_132_0_q <= $unsigned(bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b);
        end
    end

    // i_acl_34_demorgan_utf8_getc239(LOGICAL,108)@198
    assign i_acl_34_demorgan_utf8_getc239_q = bubble_select_redist85_i_cmp180_utf8_getc59_c_196_fifo_b | redist82_i_cmp186_utf8_getc73_q_132_0_q;

    // i_acl_34_utf8_getc240(LOGICAL,109)@198
    assign i_acl_34_utf8_getc240_q = i_acl_34_demorgan_utf8_getc239_q ^ VCC_q;

    // i_reduction_utf8_getc_172_utf8_getc258(LOGICAL,297)@198
    assign i_reduction_utf8_getc_172_utf8_getc258_q = i_acl_34_utf8_getc240_q | i_reduction_utf8_getc_171_utf8_getc257_q;

    // i_reduction_utf8_getc_177_utf8_getc262(LOGICAL,301)@198
    assign i_reduction_utf8_getc_177_utf8_getc262_q = redist89_i_cmp178_utf8_getc51_q_164_0_q & i_reduction_utf8_getc_172_utf8_getc258_q;

    // i_reduction_utf8_getc_178_utf8_getc263(LOGICAL,302)@198
    assign i_reduction_utf8_getc_178_utf8_getc263_q = redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q & i_reduction_utf8_getc_177_utf8_getc262_q;

    // SR_SE_i_reduction_utf8_getc_179_utf8_getc264(STALLREG,2230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid <= SE_i_reduction_utf8_getc_179_utf8_getc264_backStall & (SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid | SR_SE_i_reduction_utf8_getc_179_utf8_getc264_i_valid);

            if (SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data0 <= i_reduction_utf8_getc_176_utf8_getc261_q;
                SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data1 <= i_reduction_utf8_getc_178_utf8_getc263_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_and0 = SE_i_reduction_utf8_getc_176_utf8_getc261_V0;
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_i_valid = SE_i_reduction_utf8_getc_169_utf8_getc255_V0 & SR_SE_i_reduction_utf8_getc_179_utf8_getc264_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_backStall = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid | ~ (SR_SE_i_reduction_utf8_getc_179_utf8_getc264_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_V = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid : SR_SE_i_reduction_utf8_getc_179_utf8_getc264_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D0 = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data0 : i_reduction_utf8_getc_176_utf8_getc261_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D1 = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_179_utf8_getc264_r_data1 : i_reduction_utf8_getc_178_utf8_getc263_q;

    // SE_i_reduction_utf8_getc_176_utf8_getc261(STALLENABLE,1382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg0 <= SE_i_reduction_utf8_getc_176_utf8_getc261_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg1 <= SE_i_reduction_utf8_getc_176_utf8_getc261_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_179_utf8_getc264_backStall) & SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid) | SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg0;
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_186_utf8_getc268_backStall) & SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid) | SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_StallValid = SE_i_reduction_utf8_getc_176_utf8_getc261_backStall & SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid;
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_toReg0 = SE_i_reduction_utf8_getc_176_utf8_getc261_StallValid & SE_i_reduction_utf8_getc_176_utf8_getc261_consumed0;
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_toReg1 = SE_i_reduction_utf8_getc_176_utf8_getc261_StallValid & SE_i_reduction_utf8_getc_176_utf8_getc261_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_or0 = SE_i_reduction_utf8_getc_176_utf8_getc261_consumed0;
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_wireStall = ~ (SE_i_reduction_utf8_getc_176_utf8_getc261_consumed1 & SE_i_reduction_utf8_getc_176_utf8_getc261_or0);
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_backStall = SE_i_reduction_utf8_getc_176_utf8_getc261_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_V0 = SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid & ~ (SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg0);
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_V1 = SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid & ~ (SE_i_reduction_utf8_getc_176_utf8_getc261_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_and0 = SE_i_reduction_utf8_getc_173_utf8_getc259_V0;
    assign SE_i_reduction_utf8_getc_176_utf8_getc261_wireValid = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V0 & SE_i_reduction_utf8_getc_176_utf8_getc261_and0;

    // SR_SE_i_reduction_utf8_getc_186_utf8_getc268(STALLREG,2231)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid <= SE_i_reduction_utf8_getc_186_utf8_getc268_backStall & (SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid | SR_SE_i_reduction_utf8_getc_186_utf8_getc268_i_valid);

            if (SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data0 <= i_reduction_utf8_getc_176_utf8_getc261_q;
                SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data1 <= i_reduction_utf8_getc_185_utf8_getc267_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_and0 = SE_i_reduction_utf8_getc_176_utf8_getc261_V1;
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_i_valid = SE_i_reduction_utf8_getc_184_utf8_getc266_V0 & SR_SE_i_reduction_utf8_getc_186_utf8_getc268_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_backStall = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid | ~ (SR_SE_i_reduction_utf8_getc_186_utf8_getc268_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_V = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid : SR_SE_i_reduction_utf8_getc_186_utf8_getc268_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D0 = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data0 : i_reduction_utf8_getc_176_utf8_getc261_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D1 = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_186_utf8_getc268_r_data1 : i_reduction_utf8_getc_185_utf8_getc267_q;

    // SE_i_reduction_utf8_getc_186_utf8_getc268(STALLENABLE,1389)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_186_utf8_getc268_V0 = SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_186_utf8_getc268_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_186_utf8_getc268_backEN = ~ (SE_i_reduction_utf8_getc_186_utf8_getc268_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_186_utf8_getc268_v_s_0 = SE_i_reduction_utf8_getc_186_utf8_getc268_backEN & SR_SE_i_reduction_utf8_getc_186_utf8_getc268_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_186_utf8_getc268_backStall = ~ (SE_i_reduction_utf8_getc_186_utf8_getc268_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_186_utf8_getc268_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0 <= SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0 & SE_i_reduction_utf8_getc_186_utf8_getc268_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_186_utf8_getc268_R_v_0 <= SE_i_reduction_utf8_getc_186_utf8_getc268_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_179_utf8_getc264(STALLENABLE,1385)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_179_utf8_getc264_V0 = SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_179_utf8_getc264_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_179_utf8_getc264_backEN = ~ (SE_i_reduction_utf8_getc_179_utf8_getc264_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_179_utf8_getc264_v_s_0 = SE_i_reduction_utf8_getc_179_utf8_getc264_backEN & SR_SE_i_reduction_utf8_getc_179_utf8_getc264_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_179_utf8_getc264_backStall = ~ (SE_i_reduction_utf8_getc_179_utf8_getc264_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_179_utf8_getc264_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0 <= SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0 & SE_i_reduction_utf8_getc_179_utf8_getc264_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_179_utf8_getc264_R_v_0 <= SE_i_reduction_utf8_getc_179_utf8_getc264_v_s_0;
            end

        end
    end

    // redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0(REG,798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backEN == 1'b1)
        begin
            redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_q <= $unsigned(SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_D0);
        end
    end

    // SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo(STALLENABLE,1757)
    // Valid signal propagation
    assign SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V0 = SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backStall | ~ (SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_wireValid = SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V;

    // SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0(STALLENABLE,1754)
    // Valid signal propagation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_V0 = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_s_tv_0 = SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall & SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backEN = ~ (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_v_s_0 = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backEN & SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V0;
    // Backward Stall generation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backStall = ~ (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_backEN == 1'b0)
            begin
                SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0 <= SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0 & SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_s_tv_0;
            end
            else
            begin
                SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_R_v_0 <= SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_v_s_0;
            end

        end
    end

    // SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1(STALLREG,2226)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid <= 1'b0;
            SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid <= SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall & (SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid | SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_i_valid);

            if (SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_data0 <= $unsigned(redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_i_valid = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_V0;
    // Stall signal propagation
    assign SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall = SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid | ~ (SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_i_valid);

    // Valid
    assign SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V = SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid == 1'b1 ? SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid : SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_i_valid;

    assign SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_D0 = SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_valid == 1'b1 ? SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_r_data0 : redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_0_q;

    // SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1(STALLENABLE,1755)
    // Valid signal propagation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V0 = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0;
    // Stall signal propagation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0;
    // Backward Enable generation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN = ~ (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_v_s_0 = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN & SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V;
    // Backward Stall generation
    assign SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backStall = ~ (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN == 1'b0)
            begin
                SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0 <= SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0 & SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_s_tv_0;
            end
            else
            begin
                SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_R_v_0 <= SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_v_s_0;
            end

        end
    end

    // SE_i_acl_33_utf8_getc238_vt_join(STALLENABLE,1192)
    // Valid signal propagation
    assign SE_i_acl_33_utf8_getc238_vt_join_V0 = SE_i_acl_33_utf8_getc238_vt_join_wireValid;
    // Backward Stall generation
    assign SE_i_acl_33_utf8_getc238_vt_join_backStall = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out | ~ (SE_i_acl_33_utf8_getc238_vt_join_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_33_utf8_getc238_vt_join_and0 = SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_V0;
    assign SE_i_acl_33_utf8_getc238_vt_join_and1 = SE_i_reduction_utf8_getc_179_utf8_getc264_V0 & SE_i_acl_33_utf8_getc238_vt_join_and0;
    assign SE_i_acl_33_utf8_getc238_vt_join_and2 = SE_i_reduction_utf8_getc_186_utf8_getc268_V0 & SE_i_acl_33_utf8_getc238_vt_join_and1;
    assign SE_i_acl_33_utf8_getc238_vt_join_and3 = SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_V0 & SE_i_acl_33_utf8_getc238_vt_join_and2;
    assign SE_i_acl_33_utf8_getc238_vt_join_and4 = SE_i_reduction_utf8_getc_206_utf8_getc290_V0 & SE_i_acl_33_utf8_getc238_vt_join_and3;
    assign SE_i_acl_33_utf8_getc238_vt_join_wireValid = SE_i_reduction_utf8_getc_212_utf8_getc294_V0 & SE_i_acl_33_utf8_getc238_vt_join_and4;

    // SE_i_reduction_utf8_getc_206_utf8_getc290(STALLENABLE,1407)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_V0 = SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_s_tv_0 = SE_i_acl_33_utf8_getc238_vt_join_backStall & SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_backEN = ~ (SE_i_reduction_utf8_getc_206_utf8_getc290_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_and0 = SE_i_reduction_utf8_getc_203_utf8_getc287_V0 & SE_i_reduction_utf8_getc_206_utf8_getc290_backEN;
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_v_s_0 = SE_i_reduction_utf8_getc_200_utf8_getc286_V0 & SE_i_reduction_utf8_getc_206_utf8_getc290_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_206_utf8_getc290_backStall = ~ (SE_i_reduction_utf8_getc_206_utf8_getc290_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_206_utf8_getc290_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0 <= SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0 & SE_i_reduction_utf8_getc_206_utf8_getc290_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_206_utf8_getc290_R_v_0 <= SE_i_reduction_utf8_getc_206_utf8_getc290_v_s_0;
            end

        end
    end

    // SE_redist57_i_cmp_not_utf8_getc6_q_1_0(STALLENABLE,1668)
    // Valid signal propagation
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V0 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V1 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V2 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2;
    // Stall signal propagation
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_0 = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_1 = SE_i_reduction_utf8_getc_200_utf8_getc286_backStall & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_2 = SE_i_reduction_utf8_getc_210_utf8_getc292_backStall & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2;
    // Backward Enable generation
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or0 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_0;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or1 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_1 | SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or0;
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN = ~ (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_2 | SE_redist57_i_cmp_not_utf8_getc6_q_1_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_v_s_0 = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN & SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V;
    // Backward Stall generation
    assign SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall = ~ (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0 <= 1'b0;
            SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1 <= 1'b0;
            SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN == 1'b0)
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0 & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_0 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_v_s_0;
            end

            if (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN == 1'b0)
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1 & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_1 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_v_s_0;
            end

            if (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN == 1'b0)
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2 & SE_redist57_i_cmp_not_utf8_getc6_q_1_0_s_tv_2;
            end
            else
            begin
                SE_redist57_i_cmp_not_utf8_getc6_q_1_0_R_v_2 <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_v_s_0;
            end

        end
    end

    // SE_redist99_i_cmp118_utf8_getc40_q_164_0(STALLENABLE,1745)
    // Valid signal propagation
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_V0 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0;
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_V1 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1;
    // Stall signal propagation
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_0 = SE_i_reduction_utf8_getc_200_utf8_getc286_backStall & SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0;
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_1 = SE_i_reduction_utf8_getc_210_utf8_getc292_backStall & SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1;
    // Backward Enable generation
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_or0 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_0;
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN = ~ (SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_1 | SE_redist99_i_cmp118_utf8_getc40_q_164_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_v_s_0 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V2;
    // Backward Stall generation
    assign SE_redist99_i_cmp118_utf8_getc40_q_164_0_backStall = ~ (SE_redist99_i_cmp118_utf8_getc40_q_164_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0 <= 1'b0;
            SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN == 1'b0)
            begin
                SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0 <= SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0 & SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_0;
            end
            else
            begin
                SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_0 <= SE_redist99_i_cmp118_utf8_getc40_q_164_0_v_s_0;
            end

            if (SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN == 1'b0)
            begin
                SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1 <= SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1 & SE_redist99_i_cmp118_utf8_getc40_q_164_0_s_tv_1;
            end
            else
            begin
                SE_redist99_i_cmp118_utf8_getc40_q_164_0_R_v_1 <= SE_redist99_i_cmp118_utf8_getc40_q_164_0_v_s_0;
            end

        end
    end

    // bubble_join_redist94_i_cmp120_utf8_getc47_c_195_fifo(BITJOIN,1100)
    assign bubble_join_redist94_i_cmp120_utf8_getc47_c_195_fifo_q = redist94_i_cmp120_utf8_getc47_c_195_fifo_data_out;

    // bubble_select_redist94_i_cmp120_utf8_getc47_c_195_fifo(BITSELECT,1101)
    assign bubble_select_redist94_i_cmp120_utf8_getc47_c_195_fifo_b = $unsigned(bubble_join_redist94_i_cmp120_utf8_getc47_c_195_fifo_q[0:0]);

    // i_acl_109_demorgan_utf8_getc279(LOGICAL,42)@197
    assign i_acl_109_demorgan_utf8_getc279_q = bubble_select_redist94_i_cmp120_utf8_getc47_c_195_fifo_b | bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b;

    // i_acl_109_utf8_getc280(LOGICAL,43)@197
    assign i_acl_109_utf8_getc280_q = i_acl_109_demorgan_utf8_getc279_q ^ VCC_q;

    // i_cmp131_not_utf8_getc107(LOGICAL,187)@197
    assign i_cmp131_not_utf8_getc107_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b ^ VCC_q;

    // i_acl_53_utf8_getc243(LOGICAL,158)@197
    assign i_acl_53_utf8_getc243_q = bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b & i_cmp131_not_utf8_getc107_q;

    // i_acl_118_utf8_getc281(LOGICAL,44)@197
    assign i_acl_118_utf8_getc281_q = i_acl_53_utf8_getc243_q & bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b;

    // SR_SE_i_reduction_utf8_getc_199_utf8_getc285(STALLREG,2235)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid <= SE_i_reduction_utf8_getc_199_utf8_getc285_backStall & (SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid | SR_SE_i_reduction_utf8_getc_199_utf8_getc285_i_valid);

            if (SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data0 <= i_acl_118_utf8_getc281_q;
                SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data1 <= i_acl_109_utf8_getc280_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_and0 = SE_i_acl_109_demorgan_utf8_getc279_V0;
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_i_valid = SE_i_acl_118_utf8_getc281_V0 & SR_SE_i_reduction_utf8_getc_199_utf8_getc285_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_backStall = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid | ~ (SR_SE_i_reduction_utf8_getc_199_utf8_getc285_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_V = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid : SR_SE_i_reduction_utf8_getc_199_utf8_getc285_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D0 = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data0 : i_acl_118_utf8_getc281_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D1 = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_199_utf8_getc285_r_data1 : i_acl_109_utf8_getc280_q;

    // SE_i_reduction_utf8_getc_199_utf8_getc285(STALLENABLE,1400)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_199_utf8_getc285_V0 = SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_199_utf8_getc285_s_tv_0 = SE_i_reduction_utf8_getc_200_utf8_getc286_backStall & SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_199_utf8_getc285_backEN = ~ (SE_i_reduction_utf8_getc_199_utf8_getc285_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_199_utf8_getc285_v_s_0 = SE_i_reduction_utf8_getc_199_utf8_getc285_backEN & SR_SE_i_reduction_utf8_getc_199_utf8_getc285_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_199_utf8_getc285_backStall = ~ (SE_i_reduction_utf8_getc_199_utf8_getc285_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_199_utf8_getc285_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0 <= SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0 & SE_i_reduction_utf8_getc_199_utf8_getc285_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_199_utf8_getc285_R_v_0 <= SE_i_reduction_utf8_getc_199_utf8_getc285_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_200_utf8_getc286(STALLENABLE,1403)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_V0 = SE_i_reduction_utf8_getc_200_utf8_getc286_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_backStall = SE_i_reduction_utf8_getc_206_utf8_getc290_backStall | ~ (SE_i_reduction_utf8_getc_200_utf8_getc286_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_and0 = SE_i_reduction_utf8_getc_198_utf8_getc284_V0;
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_and1 = SE_i_reduction_utf8_getc_199_utf8_getc285_V0 & SE_i_reduction_utf8_getc_200_utf8_getc286_and0;
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_and2 = SE_redist99_i_cmp118_utf8_getc40_q_164_0_V0 & SE_i_reduction_utf8_getc_200_utf8_getc286_and1;
    assign SE_i_reduction_utf8_getc_200_utf8_getc286_wireValid = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V1 & SE_i_reduction_utf8_getc_200_utf8_getc286_and2;

    // SE_i_reduction_utf8_getc_198_utf8_getc284(STALLENABLE,1399)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_198_utf8_getc284_V0 = SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_198_utf8_getc284_s_tv_0 = SE_i_reduction_utf8_getc_200_utf8_getc286_backStall & SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_198_utf8_getc284_backEN = ~ (SE_i_reduction_utf8_getc_198_utf8_getc284_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_198_utf8_getc284_v_s_0 = SE_i_reduction_utf8_getc_198_utf8_getc284_backEN & SR_SE_i_reduction_utf8_getc_198_utf8_getc284_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_198_utf8_getc284_backStall = ~ (SE_i_reduction_utf8_getc_198_utf8_getc284_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_198_utf8_getc284_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0 <= SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0 & SE_i_reduction_utf8_getc_198_utf8_getc284_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_198_utf8_getc284_R_v_0 <= SE_i_reduction_utf8_getc_198_utf8_getc284_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_198_utf8_getc284(STALLREG,2234)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid <= SE_i_reduction_utf8_getc_198_utf8_getc284_backStall & (SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid | SR_SE_i_reduction_utf8_getc_198_utf8_getc284_i_valid);

            if (SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data0 <= i_acl_139_utf8_getc283_q;
                SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data1 <= i_acl_128_utf8_getc282_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_and0 = SE_i_acl_128_utf8_getc282_V0;
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_i_valid = SE_i_acl_139_utf8_getc283_V0 & SR_SE_i_reduction_utf8_getc_198_utf8_getc284_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_backStall = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid | ~ (SR_SE_i_reduction_utf8_getc_198_utf8_getc284_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_V = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid : SR_SE_i_reduction_utf8_getc_198_utf8_getc284_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D0 = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data0 : i_acl_139_utf8_getc283_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D1 = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_198_utf8_getc284_r_data1 : i_acl_128_utf8_getc282_q;

    // SE_i_acl_139_utf8_getc283(STALLENABLE,1143)
    // Valid signal propagation
    assign SE_i_acl_139_utf8_getc283_V0 = SE_i_acl_139_utf8_getc283_wireValid;
    // Backward Stall generation
    assign SE_i_acl_139_utf8_getc283_backStall = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_backStall | ~ (SE_i_acl_139_utf8_getc283_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_139_utf8_getc283_and0 = SE_i_acl_78_utf8_getc252_V0;
    assign SE_i_acl_139_utf8_getc283_wireValid = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V2 & SE_i_acl_139_utf8_getc283_and0;

    // SE_i_acl_128_utf8_getc282(STALLENABLE,1141)
    // Valid signal propagation
    assign SE_i_acl_128_utf8_getc282_V0 = SE_i_acl_128_utf8_getc282_wireValid;
    // Backward Stall generation
    assign SE_i_acl_128_utf8_getc282_backStall = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_backStall | ~ (SE_i_acl_128_utf8_getc282_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_128_utf8_getc282_and0 = SE_i_acl_65_utf8_getc247_V0;
    assign SE_i_acl_128_utf8_getc282_wireValid = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V1 & SE_i_acl_128_utf8_getc282_and0;

    // SE_i_acl_118_utf8_getc281(STALLENABLE,1140)
    // Valid signal propagation
    assign SE_i_acl_118_utf8_getc281_V0 = SE_i_acl_118_utf8_getc281_wireValid;
    // Backward Stall generation
    assign SE_i_acl_118_utf8_getc281_backStall = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_backStall | ~ (SE_i_acl_118_utf8_getc281_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_118_utf8_getc281_and0 = SE_i_cmp131_not_utf8_getc107_V0;
    assign SE_i_acl_118_utf8_getc281_wireValid = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V0 & SE_i_acl_118_utf8_getc281_and0;

    // SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo(STALLENABLE,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg0 <= '0;
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg1 <= '0;
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg2 <= '0;
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg3 <= '0;
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg0 <= SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg1 <= SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg2 <= SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg2;
            // Successor 3
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg3 <= SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg3;
            // Successor 4
            SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg4 <= SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed0 = (~ (SE_i_acl_118_utf8_getc281_backStall) & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid) | SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg0;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed1 = (~ (SE_i_acl_128_utf8_getc282_backStall) & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid) | SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg1;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed2 = (~ (SE_i_acl_139_utf8_getc283_backStall) & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid) | SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg2;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid) | SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg3;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed4 = (~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall) & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid) | SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg4;
    // Consuming
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_backStall & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg0 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed0;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg1 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed1;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg2 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed2;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg3 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed3;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_toReg4 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_StallValid & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or0 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed0;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or1 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed1 & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or0;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or2 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed2 & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or1;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or3 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed3 & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or2;
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireStall = ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_consumed4 & SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_or3);
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_backStall = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V0 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid & ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg0);
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V1 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid & ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg1);
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V2 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid & ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg2);
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V3 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid & ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg3);
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V4 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid & ~ (SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_wireValid = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out;

    // SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo(STALLENABLE,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg0 <= '0;
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg1 <= '0;
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg0 <= SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg0;
            // Successor 1
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg1 <= SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg1;
            // Successor 2
            SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg2 <= SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_22_utf8_getc55_backStall) & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid) | SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg0;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed1 = (~ (redist94_i_cmp120_utf8_getc47_c_195_fifo_stall_out) & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid) | SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg1;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed2 = (~ (redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out) & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid) | SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg2;
    // Consuming
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_StallValid = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_backStall & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg0 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_StallValid & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed0;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg1 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_StallValid & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed1;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_toReg2 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_StallValid & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or0 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed0;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or1 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed1 & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or0;
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireStall = ~ (SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_consumed2 & SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_or1);
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_backStall = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V0 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid & ~ (SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg0);
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V1 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid & ~ (SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg1);
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V2 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid & ~ (SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_wireValid = redist93_i_cmp120_utf8_getc47_c_64_fifo_valid_out;

    // redist96_i_cmp120_not_utf8_getc49_q_131_fifo(STALLFIFO,790)
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V2;
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_backStall;
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_data_in = i_cmp120_not_utf8_getc49_q;
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in_bitsignaltemp = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in[0];
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in_bitsignaltemp = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in[0];
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out[0] = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out_bitsignaltemp;
    assign redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out[0] = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist96_i_cmp120_not_utf8_getc49_q_131_fifo (
        .valid_in(redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp120_not_utf8_getc49_q),
        .valid_out(redist96_i_cmp120_not_utf8_getc49_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist96_i_cmp120_not_utf8_getc49_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist96_i_cmp120_not_utf8_getc49_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist96_i_cmp120_not_utf8_getc49_q_131_fifo(BITJOIN,1103)
    assign bubble_join_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_q = redist96_i_cmp120_not_utf8_getc49_q_131_fifo_data_out;

    // bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo(BITSELECT,1104)
    assign bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b = $unsigned(bubble_join_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_q[0:0]);

    // i_reduction_utf8_getc_144_utf8_getc206(LOGICAL,273)@197
    assign i_reduction_utf8_getc_144_utf8_getc206_q = bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b & bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b;

    // redist63_i_cmp77_utf8_getc104_q_66_fifo(STALLFIFO,757)
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V1;
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_backStall;
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_data_in = bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo_b;
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in_bitsignaltemp = redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in[0];
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in_bitsignaltemp = redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in[0];
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out[0] = redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out_bitsignaltemp;
    assign redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out[0] = redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist63_i_cmp77_utf8_getc104_q_66_fifo (
        .valid_in(redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo_b),
        .valid_out(redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist63_i_cmp77_utf8_getc104_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist63_i_cmp77_utf8_getc104_q_66_fifo(BITJOIN,1019)
    assign bubble_join_redist63_i_cmp77_utf8_getc104_q_66_fifo_q = redist63_i_cmp77_utf8_getc104_q_66_fifo_data_out;

    // bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo(BITSELECT,1020)
    assign bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b = $unsigned(bubble_join_redist63_i_cmp77_utf8_getc104_q_66_fifo_q[0:0]);

    // i_reduction_utf8_getc_145_utf8_getc207(LOGICAL,274)@197
    assign i_reduction_utf8_getc_145_utf8_getc207_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b & i_reduction_utf8_getc_144_utf8_getc206_q;

    // i_reduction_utf8_getc_146_utf8_getc208(LOGICAL,275)@197
    assign i_reduction_utf8_getc_146_utf8_getc208_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & i_reduction_utf8_getc_145_utf8_getc207_q;

    // i_reduction_utf8_getc_147_utf8_getc209(LOGICAL,276)@197
    assign i_reduction_utf8_getc_147_utf8_getc209_q = i_cmp15_utf8_getc148_q & i_reduction_utf8_getc_146_utf8_getc208_q;

    // c_i64_2097152382(CONSTANT,20)
    assign c_i64_2097152382_q = $unsigned(64'b0000000000000000000000000000000000000000001000000000000000000000);

    // i_cmp172_utf8_getc166(COMPARE,190)@197
    assign i_cmp172_utf8_getc166_a = {2'b00, i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_q};
    assign i_cmp172_utf8_getc166_b = {2'b00, c_i64_2097152382_q};
    assign i_cmp172_utf8_getc166_o = $unsigned(i_cmp172_utf8_getc166_a) - $unsigned(i_cmp172_utf8_getc166_b);
    assign i_cmp172_utf8_getc166_c[0] = i_cmp172_utf8_getc166_o[65];

    // i_cmp172_not_utf8_getc167(LOGICAL,189)@197
    assign i_cmp172_not_utf8_getc167_q = i_cmp172_utf8_getc166_c ^ VCC_q;

    // i_reduction_utf8_getc_148_utf8_getc210(LOGICAL,277)@197
    assign i_reduction_utf8_getc_148_utf8_getc210_q = i_cmp172_not_utf8_getc167_q & i_reduction_utf8_getc_147_utf8_getc209_q;

    // SE_i_reduction_utf8_getc_6_utf8_getc216(STALLENABLE,1471)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_6_utf8_getc216_V0 = SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_6_utf8_getc216_s_tv_0 = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_6_utf8_getc216_backEN = ~ (SE_i_reduction_utf8_getc_6_utf8_getc216_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_6_utf8_getc216_v_s_0 = SE_i_reduction_utf8_getc_6_utf8_getc216_backEN & SR_SE_i_reduction_utf8_getc_6_utf8_getc216_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_6_utf8_getc216_backStall = ~ (SE_i_reduction_utf8_getc_6_utf8_getc216_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_6_utf8_getc216_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0 <= SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0 & SE_i_reduction_utf8_getc_6_utf8_getc216_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_6_utf8_getc216_R_v_0 <= SE_i_reduction_utf8_getc_6_utf8_getc216_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_6_utf8_getc216(STALLREG,2220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data1 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid <= SE_i_reduction_utf8_getc_6_utf8_getc216_backStall & (SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid | SR_SE_i_reduction_utf8_getc_6_utf8_getc216_i_valid);

            if (SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data0 <= $unsigned(bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b);
                SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data1 <= i_reduction_utf8_getc_148_utf8_getc210_q;
                SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data2 <= i_reduction_utf8_getc_139_utf8_getc201_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and0 = SE_i_reduction_utf8_getc_137_utf8_getc199_V0;
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and1 = SE_i_reduction_utf8_getc_144_utf8_getc206_V0 & SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and0;
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_i_valid = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V4 & SR_SE_i_reduction_utf8_getc_6_utf8_getc216_and1;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_backStall = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid | ~ (SR_SE_i_reduction_utf8_getc_6_utf8_getc216_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_V = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid : SR_SE_i_reduction_utf8_getc_6_utf8_getc216_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D0 = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data0 : bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D1 = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data1 : i_reduction_utf8_getc_148_utf8_getc210_q;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D2 = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_6_utf8_getc216_r_data2 : i_reduction_utf8_getc_139_utf8_getc201_q;

    // SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo(STALLENABLE,1706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg0 <= '0;
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg1 <= '0;
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg2 <= '0;
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg3 <= '0;
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg0 <= SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg0;
            // Successor 1
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg1 <= SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg1;
            // Successor 2
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg2 <= SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg2;
            // Successor 3
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg3 <= SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg3;
            // Successor 4
            SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg4 <= SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_133_utf8_getc178_backStall) & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid) | SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg0;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_236_utf8_getc320_backStall) & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid) | SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg1;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed2 = (~ (SE_i_acl_209_utf8_getc326_backStall) & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid) | SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg2;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_244_utf8_getc332_backStall) & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid) | SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg3;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed4 = (~ (SR_SE_i_reduction_utf8_getc_6_utf8_getc216_backStall) & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid) | SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg4;
    // Consuming
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_backStall & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg0 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed0;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg1 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed1;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg2 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed2;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg3 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed3;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_toReg4 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_StallValid & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or0 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed0;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or1 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed1 & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or0;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or2 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed2 & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or1;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or3 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed3 & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or2;
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireStall = ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_consumed4 & SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_or3);
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_backStall = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V0 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid & ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg0);
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V1 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid & ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg1);
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V2 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid & ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg2);
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V3 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid & ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg3);
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V4 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid & ~ (SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_wireValid = redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out;

    // redist77_i_cmp32_utf8_getc21_q_163_fifo(STALLFIFO,771)
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V1;
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_backStall;
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_data_in = bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo_b;
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in_bitsignaltemp = redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in[0];
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in_bitsignaltemp = redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in[0];
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out[0] = redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out_bitsignaltemp;
    assign redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out[0] = redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist77_i_cmp32_utf8_getc21_q_163_fifo (
        .valid_in(redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo_b),
        .valid_out(redist77_i_cmp32_utf8_getc21_q_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist77_i_cmp32_utf8_getc21_q_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo(STALLENABLE,1631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg0 <= '0;
            SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg0 <= SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg1 <= SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_18_utf8_getc45_backStall) & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid) | SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg0;
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed1 = (~ (redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out) & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid) | SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_StallValid = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_backStall & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid;
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg0 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_StallValid & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed0;
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_toReg1 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_StallValid & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_or0 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed0;
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireStall = ~ (SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_consumed1 & SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_or0);
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_backStall = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V0 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid & ~ (SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg0);
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V1 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid & ~ (SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_wireValid = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out;

    // redist38_i_not_cmp32_utf8_getc42_q_33_fifo(STALLFIFO,732)
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V2;
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_backStall;
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_data_in = i_not_cmp32_utf8_getc42_q;
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in_bitsignaltemp = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in[0];
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in_bitsignaltemp = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in[0];
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out[0] = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out_bitsignaltemp;
    assign redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out[0] = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist38_i_not_cmp32_utf8_getc42_q_33_fifo (
        .valid_in(redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp32_utf8_getc42_q),
        .valid_out(redist38_i_not_cmp32_utf8_getc42_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_not_cmp32_utf8_getc42_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo(STALLENABLE,1702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg0 <= '0;
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg1 <= '0;
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg0 <= SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg1 <= SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg2 <= SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_23_utf8_getc56_backStall) & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid) | SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg0;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed1 = (~ (redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out) & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid) | SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg1;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed2 = (~ (redist38_i_not_cmp32_utf8_getc42_q_33_fifo_stall_out) & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid) | SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_StallValid = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_backStall & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg0 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_StallValid & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed0;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg1 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_StallValid & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed1;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_toReg2 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_StallValid & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or0 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed0;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or1 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed1 & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or0;
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireStall = ~ (SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_consumed2 & SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_or1);
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_backStall = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V0 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid & ~ (SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg0);
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V1 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid & ~ (SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg1);
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V2 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid & ~ (SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_wireValid = redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out;

    // redist76_i_cmp32_utf8_getc21_q_98_fifo(STALLFIFO,770)
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V1;
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_backStall;
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_data_in = bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo_b;
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in_bitsignaltemp = redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in[0];
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in_bitsignaltemp = redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in[0];
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out[0] = redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out_bitsignaltemp;
    assign redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out[0] = redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist76_i_cmp32_utf8_getc21_q_98_fifo (
        .valid_in(redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist75_i_cmp32_utf8_getc21_q_32_fifo_b),
        .valid_out(redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist76_i_cmp32_utf8_getc21_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist76_i_cmp32_utf8_getc21_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo(STALLENABLE,1704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg0 <= '0;
            SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg0 <= SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg1 <= SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_12_utf8_getc33_backStall) & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid) | SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg0;
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed1 = (~ (redist77_i_cmp32_utf8_getc21_q_163_fifo_stall_out) & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid) | SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg1;
    // Consuming
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_StallValid = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_backStall & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid;
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg0 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_StallValid & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed0;
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_toReg1 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_StallValid & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_or0 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed0;
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireStall = ~ (SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_consumed1 & SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_or0);
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_backStall = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V0 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid & ~ (SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg0);
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V1 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid & ~ (SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_wireValid = redist76_i_cmp32_utf8_getc21_q_98_fifo_valid_out;

    // SE_i_reduction_utf8_getc_12_utf8_getc33(STALLENABLE,1340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg0 <= SE_i_reduction_utf8_getc_12_utf8_getc33_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg1 <= SE_i_reduction_utf8_getc_12_utf8_getc33_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid) | SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg0;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_consumed1 = (~ (redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out) & SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid) | SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_StallValid = SE_i_reduction_utf8_getc_12_utf8_getc33_backStall & SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_toReg0 = SE_i_reduction_utf8_getc_12_utf8_getc33_StallValid & SE_i_reduction_utf8_getc_12_utf8_getc33_consumed0;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_toReg1 = SE_i_reduction_utf8_getc_12_utf8_getc33_StallValid & SE_i_reduction_utf8_getc_12_utf8_getc33_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_or0 = SE_i_reduction_utf8_getc_12_utf8_getc33_consumed0;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_wireStall = ~ (SE_i_reduction_utf8_getc_12_utf8_getc33_consumed1 & SE_i_reduction_utf8_getc_12_utf8_getc33_or0);
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_backStall = SE_i_reduction_utf8_getc_12_utf8_getc33_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_V0 = SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid & ~ (SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg0);
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_V1 = SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid & ~ (SE_i_reduction_utf8_getc_12_utf8_getc33_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_and0 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V0;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_and1 = SE_out_redist76_i_cmp32_utf8_getc21_q_98_fifo_V0 & SE_i_reduction_utf8_getc_12_utf8_getc33_and0;
    assign SE_i_reduction_utf8_getc_12_utf8_getc33_wireValid = SE_i_reduction_utf8_getc_13_utf8_getc34_V0 & SE_i_reduction_utf8_getc_12_utf8_getc33_and1;

    // SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo(STALLENABLE,1696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg0 <= '0;
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg1 <= '0;
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg0 <= SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg0;
            // Successor 1
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg1 <= SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg1;
            // Successor 2
            SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg2 <= SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_12_utf8_getc33_backStall) & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid) | SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg0;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed1 = (~ (redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out) & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid) | SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg1;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed2 = (~ (redist74_i_cmp34_not_utf8_getc28_q_65_fifo_stall_out) & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid) | SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg2;
    // Consuming
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_StallValid = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_backStall & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg0 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_StallValid & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed0;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg1 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_StallValid & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed1;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_toReg2 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_StallValid & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or0 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed0;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or1 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed1 & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or0;
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireStall = ~ (SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_consumed2 & SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_or1);
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_backStall = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V0 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid & ~ (SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg0);
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V1 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid & ~ (SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg1);
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V2 = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid & ~ (SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_wireValid = redist72_i_cmp34_utf8_getc26_c_130_fifo_valid_out;

    // redist73_i_cmp34_utf8_getc26_c_195_fifo(STALLFIFO,767)
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in = SE_out_redist72_i_cmp34_utf8_getc26_c_130_fifo_V1;
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_backStall;
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_data_in = bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo_b;
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in_bitsignaltemp = redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in[0];
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in_bitsignaltemp = redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in[0];
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out[0] = redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out_bitsignaltemp;
    assign redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out[0] = redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist73_i_cmp34_utf8_getc26_c_195_fifo (
        .valid_in(redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_in_bitsignaltemp),
        .stall_in(redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist72_i_cmp34_utf8_getc26_c_130_fifo_b),
        .valid_out(redist73_i_cmp34_utf8_getc26_c_195_fifo_valid_out_bitsignaltemp),
        .stall_out(redist73_i_cmp34_utf8_getc26_c_195_fifo_stall_out_bitsignaltemp),
        .data_out(redist73_i_cmp34_utf8_getc26_c_195_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist73_i_cmp34_utf8_getc26_c_195_fifo(BITJOIN,1046)
    assign bubble_join_redist73_i_cmp34_utf8_getc26_c_195_fifo_q = redist73_i_cmp34_utf8_getc26_c_195_fifo_data_out;

    // bubble_select_redist73_i_cmp34_utf8_getc26_c_195_fifo(BITSELECT,1047)
    assign bubble_select_redist73_i_cmp34_utf8_getc26_c_195_fifo_b = $unsigned(bubble_join_redist73_i_cmp34_utf8_getc26_c_195_fifo_q[0:0]);

    // i_reduction_utf8_getc_244_utf8_getc332(LOGICAL,353)@197
    assign i_reduction_utf8_getc_244_utf8_getc332_q = bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b & bubble_select_redist73_i_cmp34_utf8_getc26_c_195_fifo_b;

    // SE_i_reduction_utf8_getc_244_utf8_getc332(STALLENABLE,1435)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_244_utf8_getc332_V0 = SE_i_reduction_utf8_getc_244_utf8_getc332_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_244_utf8_getc332_backStall = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_backStall | ~ (SE_i_reduction_utf8_getc_244_utf8_getc332_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_244_utf8_getc332_and0 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V1;
    assign SE_i_reduction_utf8_getc_244_utf8_getc332_wireValid = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V3 & SE_i_reduction_utf8_getc_244_utf8_getc332_and0;

    // SR_SE_i_reduction_utf8_getc_246_utf8_getc333(STALLREG,2242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid <= SE_i_reduction_utf8_getc_246_utf8_getc333_backStall & (SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid | SR_SE_i_reduction_utf8_getc_246_utf8_getc333_i_valid);

            if (SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data0 <= i_reduction_utf8_getc_244_utf8_getc332_q;
                SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data1 <= i_reduction_utf8_getc_241_utf8_getc329_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_and0 = SE_i_reduction_utf8_getc_241_utf8_getc329_V1;
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_i_valid = SE_i_reduction_utf8_getc_244_utf8_getc332_V0 & SR_SE_i_reduction_utf8_getc_246_utf8_getc333_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_backStall = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid | ~ (SR_SE_i_reduction_utf8_getc_246_utf8_getc333_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_V = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid : SR_SE_i_reduction_utf8_getc_246_utf8_getc333_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D0 = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data0 : i_reduction_utf8_getc_244_utf8_getc332_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D1 = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_246_utf8_getc333_r_data1 : i_reduction_utf8_getc_241_utf8_getc329_q;

    // i_reduction_utf8_getc_246_utf8_getc333(LOGICAL,354)@197 + 1
    assign i_reduction_utf8_getc_246_utf8_getc333_qi = SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D0 & SR_SE_i_reduction_utf8_getc_246_utf8_getc333_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_246_utf8_getc333_delay ( .xin(i_reduction_utf8_getc_246_utf8_getc333_qi), .xout(i_reduction_utf8_getc_246_utf8_getc333_q), .ena(SE_i_reduction_utf8_getc_246_utf8_getc333_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_246_utf8_getc333(STALLENABLE,1436)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_246_utf8_getc333_V0 = SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_246_utf8_getc333_s_tv_0 = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_246_utf8_getc333_backEN = ~ (SE_i_reduction_utf8_getc_246_utf8_getc333_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_246_utf8_getc333_v_s_0 = SE_i_reduction_utf8_getc_246_utf8_getc333_backEN & SR_SE_i_reduction_utf8_getc_246_utf8_getc333_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_246_utf8_getc333_backStall = ~ (SE_i_reduction_utf8_getc_246_utf8_getc333_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_246_utf8_getc333_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0 <= SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0 & SE_i_reduction_utf8_getc_246_utf8_getc333_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_246_utf8_getc333_R_v_0 <= SE_i_reduction_utf8_getc_246_utf8_getc333_v_s_0;
            end

        end
    end

    // redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo(STALLFIFO,714)
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_246_utf8_getc333_V0;
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_data_in = i_reduction_utf8_getc_246_utf8_getc333_q;
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in_bitsignaltemp = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in[0];
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in_bitsignaltemp = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in[0];
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out[0] = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out_bitsignaltemp;
    assign redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out[0] = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo (
        .valid_in(redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_246_utf8_getc333_q),
        .valid_out(redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_202_demorgan_utf8_getc324(LOGICAL,86)@197
    assign i_acl_202_demorgan_utf8_getc324_q = bubble_select_redist73_i_cmp34_utf8_getc26_c_195_fifo_b | bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b;

    // i_acl_202_utf8_getc325(LOGICAL,87)@197
    assign i_acl_202_utf8_getc325_q = i_acl_202_demorgan_utf8_getc324_q ^ VCC_q;

    // i_acl_209_utf8_getc326(LOGICAL,89)@197
    assign i_acl_209_utf8_getc326_q = i_acl_76_utf8_getc250_q & bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_b;

    // i_acl_203735_utf8_getc327(LOGICAL,88)@197
    assign i_acl_203735_utf8_getc327_q = i_acl_209_utf8_getc326_q | i_acl_202_utf8_getc325_q;

    // i_reduction_utf8_getc_240_utf8_getc328(LOGICAL,350)@197
    assign i_reduction_utf8_getc_240_utf8_getc328_q = bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b & i_acl_203735_utf8_getc327_q;

    // SR_SE_i_reduction_utf8_getc_242_utf8_getc330(STALLREG,2241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid <= SE_i_reduction_utf8_getc_242_utf8_getc330_backStall & (SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid | SR_SE_i_reduction_utf8_getc_242_utf8_getc330_i_valid);

            if (SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data0 <= i_reduction_utf8_getc_240_utf8_getc328_q;
                SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data1 <= i_reduction_utf8_getc_241_utf8_getc329_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_and0 = SE_i_acl_209_utf8_getc326_V0;
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_i_valid = SE_i_reduction_utf8_getc_241_utf8_getc329_V0 & SR_SE_i_reduction_utf8_getc_242_utf8_getc330_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_backStall = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid | ~ (SR_SE_i_reduction_utf8_getc_242_utf8_getc330_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_V = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid : SR_SE_i_reduction_utf8_getc_242_utf8_getc330_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D0 = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data0 : i_reduction_utf8_getc_240_utf8_getc328_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D1 = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_242_utf8_getc330_r_data1 : i_reduction_utf8_getc_241_utf8_getc329_q;

    // i_reduction_utf8_getc_242_utf8_getc330(LOGICAL,352)@197 + 1
    assign i_reduction_utf8_getc_242_utf8_getc330_qi = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D0 & SR_SE_i_reduction_utf8_getc_242_utf8_getc330_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_242_utf8_getc330_delay ( .xin(i_reduction_utf8_getc_242_utf8_getc330_qi), .xout(i_reduction_utf8_getc_242_utf8_getc330_q), .ena(SE_i_reduction_utf8_getc_242_utf8_getc330_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_242_utf8_getc330(STALLENABLE,1434)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_242_utf8_getc330_V0 = SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_242_utf8_getc330_s_tv_0 = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_242_utf8_getc330_backEN = ~ (SE_i_reduction_utf8_getc_242_utf8_getc330_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_242_utf8_getc330_v_s_0 = SE_i_reduction_utf8_getc_242_utf8_getc330_backEN & SR_SE_i_reduction_utf8_getc_242_utf8_getc330_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_242_utf8_getc330_backStall = ~ (SE_i_reduction_utf8_getc_242_utf8_getc330_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_242_utf8_getc330_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0 <= SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0 & SE_i_reduction_utf8_getc_242_utf8_getc330_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_242_utf8_getc330_R_v_0 <= SE_i_reduction_utf8_getc_242_utf8_getc330_v_s_0;
            end

        end
    end

    // redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo(STALLFIFO,715)
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_242_utf8_getc330_V0;
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_data_in = i_reduction_utf8_getc_242_utf8_getc330_q;
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in_bitsignaltemp = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in[0];
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in_bitsignaltemp = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in[0];
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out[0] = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out_bitsignaltemp;
    assign redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out[0] = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo (
        .valid_in(redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_242_utf8_getc330_q),
        .valid_out(redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_238_utf8_getc322(LOGICAL,348)@197 + 1
    assign i_reduction_utf8_getc_238_utf8_getc322_qi = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D0 & SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_238_utf8_getc322_delay ( .xin(i_reduction_utf8_getc_238_utf8_getc322_qi), .xout(i_reduction_utf8_getc_238_utf8_getc322_q), .ena(SE_i_reduction_utf8_getc_238_utf8_getc322_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo(STALLFIFO,718)
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_238_utf8_getc322_V0;
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_data_in = i_reduction_utf8_getc_238_utf8_getc322_q;
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in_bitsignaltemp = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in[0];
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in_bitsignaltemp = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in[0];
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out[0] = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out_bitsignaltemp;
    assign redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out[0] = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo (
        .valid_in(redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_238_utf8_getc322_q),
        .valid_out(redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_226_utf8_getc312(LOGICAL,339)@198 + 1
    assign i_reduction_utf8_getc_226_utf8_getc312_qi = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D0 & SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_226_utf8_getc312_delay ( .xin(i_reduction_utf8_getc_226_utf8_getc312_qi), .xout(i_reduction_utf8_getc_226_utf8_getc312_q), .ena(SE_i_reduction_utf8_getc_226_utf8_getc312_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_226_utf8_getc312(STALLENABLE,1421)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_226_utf8_getc312_V0 = SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_226_utf8_getc312_s_tv_0 = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out & SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_226_utf8_getc312_backEN = ~ (SE_i_reduction_utf8_getc_226_utf8_getc312_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_226_utf8_getc312_v_s_0 = SE_i_reduction_utf8_getc_226_utf8_getc312_backEN & SR_SE_i_reduction_utf8_getc_226_utf8_getc312_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_226_utf8_getc312_backStall = ~ (SE_i_reduction_utf8_getc_226_utf8_getc312_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_226_utf8_getc312_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0 <= SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0 & SE_i_reduction_utf8_getc_226_utf8_getc312_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_226_utf8_getc312_R_v_0 <= SE_i_reduction_utf8_getc_226_utf8_getc312_v_s_0;
            end

        end
    end

    // redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo(STALLFIFO,720)
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in = SE_i_reduction_utf8_getc_226_utf8_getc312_V0;
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_data_in = i_reduction_utf8_getc_226_utf8_getc312_q;
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in_bitsignaltemp = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in[0];
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in_bitsignaltemp = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in[0];
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out[0] = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out_bitsignaltemp;
    assign redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out[0] = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(30),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo (
        .valid_in(redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_226_utf8_getc312_q),
        .valid_out(redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_65536380(CONSTANT,25)
    assign c_i64_65536380_q = $unsigned(64'b0000000000000000000000000000000000000000000000010000000000000000);

    // i_cmp112_utf8_getc162(COMPARE,182)@197
    assign i_cmp112_utf8_getc162_a = {2'b00, i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_q};
    assign i_cmp112_utf8_getc162_b = {2'b00, c_i64_65536380_q};
    assign i_cmp112_utf8_getc162_o = $unsigned(i_cmp112_utf8_getc162_a) - $unsigned(i_cmp112_utf8_getc162_b);
    assign i_cmp112_utf8_getc162_c[0] = i_cmp112_utf8_getc162_o[65];

    // i_reduction_utf8_getc_219_utf8_getc300(LOGICAL,333)@197
    assign i_reduction_utf8_getc_219_utf8_getc300_q = i_cmp112_utf8_getc162_c & i_cmp_not_utf8_getc6_q;

    // bubble_join_redist39_i_not_cmp32_utf8_getc42_q_131_fifo(BITJOIN,953)
    assign bubble_join_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_q = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_data_out;

    // bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo(BITSELECT,954)
    assign bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_b = $unsigned(bubble_join_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_q[0:0]);

    // bubble_join_redist66_i_cmp71_not_utf8_getc38_q_99_fifo(BITJOIN,1028)
    assign bubble_join_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_q = redist66_i_cmp71_not_utf8_getc38_q_99_fifo_data_out;

    // bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo(BITSELECT,1029)
    assign bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b = $unsigned(bubble_join_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_q[0:0]);

    // i_reduction_utf8_getc_213_utf8_getc296(LOGICAL,329)@197
    assign i_reduction_utf8_getc_213_utf8_getc296_q = bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b & bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_b;

    // i_reduction_utf8_getc_215_utf8_getc297(LOGICAL,330)@197
    assign i_reduction_utf8_getc_215_utf8_getc297_q = i_reduction_utf8_getc_213_utf8_getc296_q & bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b;

    // i_reduction_utf8_getc_220_utf8_getc301(LOGICAL,335)@197
    assign i_reduction_utf8_getc_220_utf8_getc301_q = i_reduction_utf8_getc_215_utf8_getc297_q & i_reduction_utf8_getc_219_utf8_getc300_q;

    // i_reduction_utf8_getc_162_utf8_getc231(LOGICAL,286)@197
    assign i_reduction_utf8_getc_162_utf8_getc231_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & i_cmp15_utf8_getc148_q;

    // i_reduction_utf8_getc_216_utf8_getc298(LOGICAL,331)@197
    assign i_reduction_utf8_getc_216_utf8_getc298_q = bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b & bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b;

    // i_reduction_utf8_getc_218_utf8_getc299(LOGICAL,332)@197
    assign i_reduction_utf8_getc_218_utf8_getc299_q = i_reduction_utf8_getc_216_utf8_getc298_q & i_reduction_utf8_getc_162_utf8_getc231_q;

    // SR_SE_i_reduction_utf8_getc_221_utf8_getc302(STALLREG,2236)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid <= SE_i_reduction_utf8_getc_221_utf8_getc302_backStall & (SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid | SR_SE_i_reduction_utf8_getc_221_utf8_getc302_i_valid);

            if (SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data0 <= i_reduction_utf8_getc_218_utf8_getc299_q;
                SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data1 <= i_reduction_utf8_getc_220_utf8_getc301_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_and0 = SE_i_reduction_utf8_getc_216_utf8_getc298_V0;
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_i_valid = SE_i_reduction_utf8_getc_219_utf8_getc300_V0 & SR_SE_i_reduction_utf8_getc_221_utf8_getc302_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_backStall = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid | ~ (SR_SE_i_reduction_utf8_getc_221_utf8_getc302_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_V = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid : SR_SE_i_reduction_utf8_getc_221_utf8_getc302_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D0 = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data0 : i_reduction_utf8_getc_218_utf8_getc299_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D1 = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_221_utf8_getc302_r_data1 : i_reduction_utf8_getc_220_utf8_getc301_q;

    // i_reduction_utf8_getc_221_utf8_getc302(LOGICAL,336)@197 + 1
    assign i_reduction_utf8_getc_221_utf8_getc302_qi = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D0 & SR_SE_i_reduction_utf8_getc_221_utf8_getc302_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_221_utf8_getc302_delay ( .xin(i_reduction_utf8_getc_221_utf8_getc302_qi), .xout(i_reduction_utf8_getc_221_utf8_getc302_q), .ena(SE_i_reduction_utf8_getc_221_utf8_getc302_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_221_utf8_getc302(STALLENABLE,1418)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_221_utf8_getc302_V0 = SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_221_utf8_getc302_s_tv_0 = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_221_utf8_getc302_backEN = ~ (SE_i_reduction_utf8_getc_221_utf8_getc302_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_221_utf8_getc302_v_s_0 = SE_i_reduction_utf8_getc_221_utf8_getc302_backEN & SR_SE_i_reduction_utf8_getc_221_utf8_getc302_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_221_utf8_getc302_backStall = ~ (SE_i_reduction_utf8_getc_221_utf8_getc302_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_221_utf8_getc302_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0 <= SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0 & SE_i_reduction_utf8_getc_221_utf8_getc302_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_221_utf8_getc302_R_v_0 <= SE_i_reduction_utf8_getc_221_utf8_getc302_v_s_0;
            end

        end
    end

    // redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo(STALLFIFO,721)
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_221_utf8_getc302_V0;
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_data_in = i_reduction_utf8_getc_221_utf8_getc302_q;
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in_bitsignaltemp = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in[0];
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in_bitsignaltemp = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in[0];
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out[0] = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out_bitsignaltemp;
    assign redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out[0] = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo (
        .valid_in(redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_221_utf8_getc302_q),
        .valid_out(redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1(REG,799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_backEN == 1'b1)
        begin
            redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_q <= $unsigned(SR_SE_redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_D0);
        end
    end

    // i_acl_33_utf8_getc238_vt_join(BITJOIN,105)@199
    assign i_acl_33_utf8_getc238_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, redist104_i_acl_33_utf8_getc238_vt_select_1_b_2_1_q, GND_q};

    // i_reduction_utf8_getc_179_utf8_getc264(LOGICAL,303)@198 + 1
    assign i_reduction_utf8_getc_179_utf8_getc264_qi = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D0 & SR_SE_i_reduction_utf8_getc_179_utf8_getc264_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_179_utf8_getc264_delay ( .xin(i_reduction_utf8_getc_179_utf8_getc264_qi), .xout(i_reduction_utf8_getc_179_utf8_getc264_q), .ena(SE_i_reduction_utf8_getc_179_utf8_getc264_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_88_utf8_getc265(MUX,170)@199
    assign i_acl_88_utf8_getc265_s = i_reduction_utf8_getc_179_utf8_getc264_q;
    always @(i_acl_88_utf8_getc265_s or i_acl_33_utf8_getc238_vt_join_q or c_i32_3387_q)
    begin
        unique case (i_acl_88_utf8_getc265_s)
            1'b0 : i_acl_88_utf8_getc265_q = i_acl_33_utf8_getc238_vt_join_q;
            1'b1 : i_acl_88_utf8_getc265_q = c_i32_3387_q;
            default : i_acl_88_utf8_getc265_q = 32'b0;
        endcase
    end

    // i_acl_88_utf8_getc265_vt_select_1(BITSELECT,173)@199
    assign i_acl_88_utf8_getc265_vt_select_1_b = i_acl_88_utf8_getc265_q[1:0];

    // i_acl_88_utf8_getc265_vt_join(BITJOIN,172)@199
    assign i_acl_88_utf8_getc265_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, i_acl_88_utf8_getc265_vt_select_1_b};

    // i_reduction_utf8_getc_186_utf8_getc268(LOGICAL,307)@198 + 1
    assign i_reduction_utf8_getc_186_utf8_getc268_qi = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D0 & SR_SE_i_reduction_utf8_getc_186_utf8_getc268_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_186_utf8_getc268_delay ( .xin(i_reduction_utf8_getc_186_utf8_getc268_qi), .xout(i_reduction_utf8_getc_186_utf8_getc268_q), .ena(SE_i_reduction_utf8_getc_186_utf8_getc268_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_96_utf8_getc269(MUX,174)@199
    assign i_acl_96_utf8_getc269_s = i_reduction_utf8_getc_186_utf8_getc268_q;
    always @(i_acl_96_utf8_getc269_s or i_acl_88_utf8_getc265_vt_join_q or c_i32_1388_q)
    begin
        unique case (i_acl_96_utf8_getc269_s)
            1'b0 : i_acl_96_utf8_getc269_q = i_acl_88_utf8_getc265_vt_join_q;
            1'b1 : i_acl_96_utf8_getc269_q = c_i32_1388_q;
            default : i_acl_96_utf8_getc269_q = 32'b0;
        endcase
    end

    // i_acl_96_utf8_getc269_vt_select_1(BITSELECT,177)@199
    assign i_acl_96_utf8_getc269_vt_select_1_b = i_acl_96_utf8_getc269_q[1:0];

    // i_acl_96_utf8_getc269_vt_join(BITJOIN,176)@199
    assign i_acl_96_utf8_getc269_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, i_acl_96_utf8_getc269_vt_select_1_b};

    // i_reduction_utf8_getc_197_utf8_getc277(LOGICAL,316)@197 + 1
    assign i_reduction_utf8_getc_197_utf8_getc277_qi = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D0 & SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_197_utf8_getc277_delay ( .xin(i_reduction_utf8_getc_197_utf8_getc277_qi), .xout(i_reduction_utf8_getc_197_utf8_getc277_q), .ena(SE_i_reduction_utf8_getc_197_utf8_getc277_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0(REG,724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backEN == 1'b1)
        begin
            redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_q <= $unsigned(i_reduction_utf8_getc_197_utf8_getc277_q);
        end
    end

    // i_acl_108_utf8_getc278(MUX,38)@199
    assign i_acl_108_utf8_getc278_s = redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_q;
    always @(i_acl_108_utf8_getc278_s or i_acl_96_utf8_getc269_vt_join_q or c_i32_4386_q)
    begin
        unique case (i_acl_108_utf8_getc278_s)
            1'b0 : i_acl_108_utf8_getc278_q = i_acl_96_utf8_getc269_vt_join_q;
            1'b1 : i_acl_108_utf8_getc278_q = c_i32_4386_q;
            default : i_acl_108_utf8_getc278_q = 32'b0;
        endcase
    end

    // i_acl_108_utf8_getc278_vt_select_1(BITSELECT,41)@199
    assign i_acl_108_utf8_getc278_vt_select_1_b = i_acl_108_utf8_getc278_q[1:0];

    // i_acl_108_utf8_getc278_vt_join(BITJOIN,40)@199
    assign i_acl_108_utf8_getc278_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, i_acl_108_utf8_getc278_vt_select_1_b};

    // i_reduction_utf8_getc_199_utf8_getc285(LOGICAL,318)@197 + 1
    assign i_reduction_utf8_getc_199_utf8_getc285_qi = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D0 | SR_SE_i_reduction_utf8_getc_199_utf8_getc285_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_199_utf8_getc285_delay ( .xin(i_reduction_utf8_getc_199_utf8_getc285_qi), .xout(i_reduction_utf8_getc_199_utf8_getc285_q), .ena(SE_i_reduction_utf8_getc_199_utf8_getc285_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_198_utf8_getc284(LOGICAL,317)@197 + 1
    assign i_reduction_utf8_getc_198_utf8_getc284_qi = SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D0 | SR_SE_i_reduction_utf8_getc_198_utf8_getc284_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_198_utf8_getc284_delay ( .xin(i_reduction_utf8_getc_198_utf8_getc284_qi), .xout(i_reduction_utf8_getc_198_utf8_getc284_q), .ena(SE_i_reduction_utf8_getc_198_utf8_getc284_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_200_utf8_getc286(LOGICAL,321)@198
    assign i_reduction_utf8_getc_200_utf8_getc286_q = i_reduction_utf8_getc_198_utf8_getc284_q | i_reduction_utf8_getc_199_utf8_getc285_q;

    // redist99_i_cmp118_utf8_getc40_q_164_0(REG,793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_i_cmp118_utf8_getc40_q_164_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist99_i_cmp118_utf8_getc40_q_164_0_backEN == 1'b1)
        begin
            redist99_i_cmp118_utf8_getc40_q_164_0_q <= $unsigned(bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b);
        end
    end

    // i_reduction_utf8_getc_204_utf8_getc288(LOGICAL,323)@198
    assign i_reduction_utf8_getc_204_utf8_getc288_q = redist99_i_cmp118_utf8_getc40_q_164_0_q & i_reduction_utf8_getc_200_utf8_getc286_q;

    // redist57_i_cmp_not_utf8_getc6_q_1_0(REG,751)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_i_cmp_not_utf8_getc6_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backEN == 1'b1)
        begin
            redist57_i_cmp_not_utf8_getc6_q_1_0_q <= $unsigned(SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_D0);
        end
    end

    // i_reduction_utf8_getc_205_utf8_getc289(LOGICAL,324)@198
    assign i_reduction_utf8_getc_205_utf8_getc289_q = redist57_i_cmp_not_utf8_getc6_q_1_0_q & i_reduction_utf8_getc_204_utf8_getc288_q;

    // i_reduction_utf8_getc_203_utf8_getc287(LOGICAL,322)@197 + 1
    assign i_reduction_utf8_getc_203_utf8_getc287_qi = SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D0 & SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_203_utf8_getc287_delay ( .xin(i_reduction_utf8_getc_203_utf8_getc287_qi), .xout(i_reduction_utf8_getc_203_utf8_getc287_q), .ena(SE_i_reduction_utf8_getc_203_utf8_getc287_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_206_utf8_getc290(LOGICAL,325)@198 + 1
    assign i_reduction_utf8_getc_206_utf8_getc290_qi = i_reduction_utf8_getc_203_utf8_getc287_q & i_reduction_utf8_getc_205_utf8_getc289_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_206_utf8_getc290_delay ( .xin(i_reduction_utf8_getc_206_utf8_getc290_qi), .xout(i_reduction_utf8_getc_206_utf8_getc290_q), .ena(SE_i_reduction_utf8_getc_206_utf8_getc290_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_146_utf8_getc291(MUX,48)@199
    assign i_acl_146_utf8_getc291_s = i_reduction_utf8_getc_206_utf8_getc290_q;
    always @(i_acl_146_utf8_getc291_s or i_acl_108_utf8_getc278_vt_join_q or c_i32_3387_q)
    begin
        unique case (i_acl_146_utf8_getc291_s)
            1'b0 : i_acl_146_utf8_getc291_q = i_acl_108_utf8_getc278_vt_join_q;
            1'b1 : i_acl_146_utf8_getc291_q = c_i32_3387_q;
            default : i_acl_146_utf8_getc291_q = 32'b0;
        endcase
    end

    // i_acl_146_utf8_getc291_vt_select_1(BITSELECT,51)@199
    assign i_acl_146_utf8_getc291_vt_select_1_b = i_acl_146_utf8_getc291_q[1:0];

    // i_acl_146_utf8_getc291_vt_join(BITJOIN,50)@199
    assign i_acl_146_utf8_getc291_vt_join_q = {i_acl_108_utf8_getc278_vt_const_31_q, i_acl_146_utf8_getc291_vt_select_1_b};

    // redist95_i_cmp120_utf8_getc47_c_196_0(REG,789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_i_cmp120_utf8_getc47_c_196_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist95_i_cmp120_utf8_getc47_c_196_0_backEN == 1'b1)
        begin
            redist95_i_cmp120_utf8_getc47_c_196_0_q <= $unsigned(bubble_select_redist94_i_cmp120_utf8_getc47_c_195_fifo_b);
        end
    end

    // i_reduction_utf8_getc_210_utf8_getc292(LOGICAL,326)@198
    assign i_reduction_utf8_getc_210_utf8_getc292_q = redist99_i_cmp118_utf8_getc40_q_164_0_q & redist95_i_cmp120_utf8_getc47_c_196_0_q;

    // i_reduction_utf8_getc_211_utf8_getc293(LOGICAL,327)@198
    assign i_reduction_utf8_getc_211_utf8_getc293_q = redist57_i_cmp_not_utf8_getc6_q_1_0_q & i_reduction_utf8_getc_210_utf8_getc292_q;

    // i_reduction_utf8_getc_212_utf8_getc294(LOGICAL,328)@198 + 1
    assign i_reduction_utf8_getc_212_utf8_getc294_qi = i_reduction_utf8_getc_203_utf8_getc287_q & i_reduction_utf8_getc_211_utf8_getc293_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_212_utf8_getc294_delay ( .xin(i_reduction_utf8_getc_212_utf8_getc294_qi), .xout(i_reduction_utf8_getc_212_utf8_getc294_q), .ena(SE_i_reduction_utf8_getc_212_utf8_getc294_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_153_utf8_getc295(MUX,52)@199
    assign i_acl_153_utf8_getc295_s = i_reduction_utf8_getc_212_utf8_getc294_q;
    always @(i_acl_153_utf8_getc295_s or i_acl_146_utf8_getc291_vt_join_q or c_i32_1388_q)
    begin
        unique case (i_acl_153_utf8_getc295_s)
            1'b0 : i_acl_153_utf8_getc295_q = i_acl_146_utf8_getc291_vt_join_q;
            1'b1 : i_acl_153_utf8_getc295_q = c_i32_1388_q;
            default : i_acl_153_utf8_getc295_q = 32'b0;
        endcase
    end

    // i_acl_153_utf8_getc295_vt_select_1(BITSELECT,55)@199
    assign i_acl_153_utf8_getc295_vt_select_1_b = i_acl_153_utf8_getc295_q[1:0];

    // redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo(STALLFIFO,804)
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in = SE_i_acl_33_utf8_getc238_vt_join_V0;
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_data_in = i_acl_153_utf8_getc295_vt_select_1_b;
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in_bitsignaltemp = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in[0];
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in_bitsignaltemp = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in[0];
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out[0] = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out_bitsignaltemp;
    assign redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out[0] = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(30),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) theredist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo (
        .valid_in(redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_in_bitsignaltemp),
        .stall_in(redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_153_utf8_getc295_vt_select_1_b),
        .valid_out(redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out_bitsignaltemp),
        .stall_out(redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_stall_out_bitsignaltemp),
        .data_out(redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo(STALLENABLE,1764)
    // Valid signal propagation
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_V0 = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall = SR_SE_i_acl_225_utf8_getc340_backStall | ~ (SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and0 = redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_valid_out;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and1 = redist27_i_reduction_utf8_getc_221_utf8_getc302_q_31_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and0;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and2 = redist26_i_reduction_utf8_getc_226_utf8_getc312_q_30_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and1;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and3 = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and2;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and4 = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and3;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and5 = redist21_i_reduction_utf8_getc_242_utf8_getc330_q_31_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and4;
    assign SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_wireValid = redist20_i_reduction_utf8_getc_246_utf8_getc333_q_31_fifo_valid_out & SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_and5;

    // redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo(STALLFIFO,719)
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in = SE_i_reduction_utf8_getc_231_utf8_getc315_V0;
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in = SE_out_redist109_i_acl_153_utf8_getc295_vt_select_1_b_29_fifo_backStall;
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_data_in = i_reduction_utf8_getc_231_utf8_getc315_q;
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in_bitsignaltemp = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in[0];
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in_bitsignaltemp = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in[0];
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out[0] = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out_bitsignaltemp;
    assign redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out[0] = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(30),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo (
        .valid_in(redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_231_utf8_getc315_q),
        .valid_out(redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_231_utf8_getc315(STALLENABLE,1424)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_231_utf8_getc315_V0 = SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_231_utf8_getc315_s_tv_0 = redist25_i_reduction_utf8_getc_231_utf8_getc315_q_30_fifo_stall_out & SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_231_utf8_getc315_backEN = ~ (SE_i_reduction_utf8_getc_231_utf8_getc315_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_231_utf8_getc315_v_s_0 = SE_i_reduction_utf8_getc_231_utf8_getc315_backEN & SR_SE_i_reduction_utf8_getc_231_utf8_getc315_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_231_utf8_getc315_backStall = ~ (SE_i_reduction_utf8_getc_231_utf8_getc315_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_231_utf8_getc315_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0 <= SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0 & SE_i_reduction_utf8_getc_231_utf8_getc315_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_231_utf8_getc315_R_v_0 <= SE_i_reduction_utf8_getc_231_utf8_getc315_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_231_utf8_getc315(STALLREG,2239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid <= SE_i_reduction_utf8_getc_231_utf8_getc315_backStall & (SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid | SR_SE_i_reduction_utf8_getc_231_utf8_getc315_i_valid);

            if (SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data0 <= i_reduction_utf8_getc_224_utf8_getc310_q;
                SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data1 <= i_reduction_utf8_getc_230_utf8_getc314_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_and0 = SE_i_reduction_utf8_getc_224_utf8_getc310_V1;
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_i_valid = SE_i_reduction_utf8_getc_230_utf8_getc314_V0 & SR_SE_i_reduction_utf8_getc_231_utf8_getc315_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_backStall = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid | ~ (SR_SE_i_reduction_utf8_getc_231_utf8_getc315_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_V = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid : SR_SE_i_reduction_utf8_getc_231_utf8_getc315_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D0 = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data0 : i_reduction_utf8_getc_224_utf8_getc310_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_231_utf8_getc315_D1 = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_231_utf8_getc315_r_data1 : i_reduction_utf8_getc_230_utf8_getc314_q;

    // i_reduction_utf8_getc_225_utf8_getc311(LOGICAL,338)@197 + 1
    assign i_reduction_utf8_getc_225_utf8_getc311_qi = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D0 & SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_225_utf8_getc311_delay ( .xin(i_reduction_utf8_getc_225_utf8_getc311_qi), .xout(i_reduction_utf8_getc_225_utf8_getc311_q), .ena(SE_i_reduction_utf8_getc_225_utf8_getc311_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_utf8_getc_225_utf8_getc311(STALLENABLE,1420)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_225_utf8_getc311_V0 = SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_225_utf8_getc311_s_tv_0 = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_backStall & SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_225_utf8_getc311_backEN = ~ (SE_i_reduction_utf8_getc_225_utf8_getc311_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_225_utf8_getc311_v_s_0 = SE_i_reduction_utf8_getc_225_utf8_getc311_backEN & SR_SE_i_reduction_utf8_getc_225_utf8_getc311_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_225_utf8_getc311_backStall = ~ (SE_i_reduction_utf8_getc_225_utf8_getc311_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_225_utf8_getc311_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0 <= SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0 & SE_i_reduction_utf8_getc_225_utf8_getc311_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_225_utf8_getc311_R_v_0 <= SE_i_reduction_utf8_getc_225_utf8_getc311_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_226_utf8_getc312(STALLREG,2238)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid <= SE_i_reduction_utf8_getc_226_utf8_getc312_backStall & (SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid | SR_SE_i_reduction_utf8_getc_226_utf8_getc312_i_valid);

            if (SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data0 <= i_reduction_utf8_getc_224_utf8_getc310_q;
                SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data1 <= i_reduction_utf8_getc_225_utf8_getc311_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_and0 = SE_i_reduction_utf8_getc_224_utf8_getc310_V0;
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_i_valid = SE_i_reduction_utf8_getc_225_utf8_getc311_V0 & SR_SE_i_reduction_utf8_getc_226_utf8_getc312_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_backStall = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid | ~ (SR_SE_i_reduction_utf8_getc_226_utf8_getc312_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_V = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid : SR_SE_i_reduction_utf8_getc_226_utf8_getc312_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D0 = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data0 : i_reduction_utf8_getc_224_utf8_getc310_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_226_utf8_getc312_D1 = SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_226_utf8_getc312_r_data1 : i_reduction_utf8_getc_225_utf8_getc311_q;

    // SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0(STALLENABLE,1603)
    // Valid signal propagation
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V0 = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0;
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V1 = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1;
    // Stall signal propagation
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_0 = SE_i_reduction_utf8_getc_176_utf8_getc261_backStall & SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0;
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_1 = SE_i_reduction_utf8_getc_224_utf8_getc310_backStall & SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1;
    // Backward Enable generation
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_or0 = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_0;
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN = ~ (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_1 | SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_v_s_0 = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN & SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V2;
    // Backward Stall generation
    assign SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backStall = ~ (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0 <= 1'b0;
            SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN == 1'b0)
            begin
                SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0 <= SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0 & SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_0;
            end
            else
            begin
                SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_0 <= SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_v_s_0;
            end

            if (SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_backEN == 1'b0)
            begin
                SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1 <= SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1 & SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_s_tv_1;
            end
            else
            begin
                SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_R_v_1 <= SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_224_utf8_getc310(STALLENABLE,1419)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg0 <= SE_i_reduction_utf8_getc_224_utf8_getc310_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg1 <= SE_i_reduction_utf8_getc_224_utf8_getc310_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_226_utf8_getc312_backStall) & SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid) | SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg0;
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_231_utf8_getc315_backStall) & SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid) | SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_StallValid = SE_i_reduction_utf8_getc_224_utf8_getc310_backStall & SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid;
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_toReg0 = SE_i_reduction_utf8_getc_224_utf8_getc310_StallValid & SE_i_reduction_utf8_getc_224_utf8_getc310_consumed0;
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_toReg1 = SE_i_reduction_utf8_getc_224_utf8_getc310_StallValid & SE_i_reduction_utf8_getc_224_utf8_getc310_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_or0 = SE_i_reduction_utf8_getc_224_utf8_getc310_consumed0;
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_wireStall = ~ (SE_i_reduction_utf8_getc_224_utf8_getc310_consumed1 & SE_i_reduction_utf8_getc_224_utf8_getc310_or0);
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_backStall = SE_i_reduction_utf8_getc_224_utf8_getc310_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_V0 = SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid & ~ (SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg0);
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_V1 = SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid & ~ (SE_i_reduction_utf8_getc_224_utf8_getc310_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_and0 = SE_redist23_i_reduction_utf8_getc_23_utf8_getc56_q_132_0_V1;
    assign SE_i_reduction_utf8_getc_224_utf8_getc310_wireValid = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V2 & SE_i_reduction_utf8_getc_224_utf8_getc310_and0;

    // SE_i_reduction_utf8_getc_184_utf8_getc266(STALLENABLE,1387)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_184_utf8_getc266_V0 = SE_i_reduction_utf8_getc_184_utf8_getc266_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_184_utf8_getc266_backStall = SR_SE_i_reduction_utf8_getc_186_utf8_getc268_backStall | ~ (SE_i_reduction_utf8_getc_184_utf8_getc266_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_184_utf8_getc266_and0 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_V1;
    assign SE_i_reduction_utf8_getc_184_utf8_getc266_and1 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V1 & SE_i_reduction_utf8_getc_184_utf8_getc266_and0;
    assign SE_i_reduction_utf8_getc_184_utf8_getc266_wireValid = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V1 & SE_i_reduction_utf8_getc_184_utf8_getc266_and1;

    // SE_i_reduction_utf8_getc_169_utf8_getc255(STALLENABLE,1375)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_V0 = SE_i_reduction_utf8_getc_169_utf8_getc255_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_backStall = SR_SE_i_reduction_utf8_getc_179_utf8_getc264_backStall | ~ (SE_i_reduction_utf8_getc_169_utf8_getc255_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and0 = SE_i_acl_67_utf8_getc249_V0;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and1 = SE_i_acl_80_utf8_getc254_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and0;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and2 = SE_i_reduction_utf8_getc_170_utf8_getc256_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and1;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and3 = SE_redist82_i_cmp186_utf8_getc73_q_132_0_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and2;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and4 = SE_out_redist85_i_cmp180_utf8_getc59_c_196_fifo_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and3;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_and5 = SE_redist89_i_cmp178_utf8_getc51_q_164_0_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and4;
    assign SE_i_reduction_utf8_getc_169_utf8_getc255_wireValid = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V0 & SE_i_reduction_utf8_getc_169_utf8_getc255_and5;

    // SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0(STALLENABLE,1617)
    // Valid signal propagation
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V0 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V1 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V2 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V3 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3;
    // Stall signal propagation
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_1 = SE_i_reduction_utf8_getc_184_utf8_getc266_backStall & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_2 = SE_i_reduction_utf8_getc_224_utf8_getc310_backStall & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_3 = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_backStall & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3;
    // Backward Enable generation
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or0 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_0;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or1 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_1 | SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or0;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or2 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_2 | SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or1;
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN = ~ (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_3 | SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_or2);
    // Determine whether to write valid data into the first register stage
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0 = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN & SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V;
    // Backward Stall generation
    assign SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall = ~ (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0 <= 1'b0;
            SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1 <= 1'b0;
            SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2 <= 1'b0;
            SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3 <= 1'b0;
        end
        else
        begin
            if (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN == 1'b0)
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0 & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_0 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0;
            end

            if (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN == 1'b0)
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1 & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_1 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0;
            end

            if (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN == 1'b0)
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2 & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_2;
            end
            else
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_2 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0;
            end

            if (SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backEN == 1'b0)
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3 & SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_s_tv_3;
            end
            else
            begin
                SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_R_v_3 <= SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_257_utf8_getc348(STALLENABLE,1447)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_257_utf8_getc348_V0 = SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_257_utf8_getc348_s_tv_0 = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_257_utf8_getc348_backEN = ~ (SE_i_reduction_utf8_getc_257_utf8_getc348_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_257_utf8_getc348_v_s_0 = SE_i_reduction_utf8_getc_257_utf8_getc348_backEN & SR_SE_i_reduction_utf8_getc_257_utf8_getc348_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_257_utf8_getc348_backStall = ~ (SE_i_reduction_utf8_getc_257_utf8_getc348_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_257_utf8_getc348_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0 <= SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0 & SE_i_reduction_utf8_getc_257_utf8_getc348_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_257_utf8_getc348_R_v_0 <= SE_i_reduction_utf8_getc_257_utf8_getc348_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_257_utf8_getc348(STALLREG,2224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid <= SE_i_reduction_utf8_getc_257_utf8_getc348_backStall & (SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid | SR_SE_i_reduction_utf8_getc_257_utf8_getc348_i_valid);

            if (SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data0 <= $unsigned(redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q);
                SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data1 <= i_reduction_utf8_getc_256_utf8_getc347_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_and0 = SE_i_reduction_utf8_getc_256_utf8_getc347_V0;
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_i_valid = SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_V3 & SR_SE_i_reduction_utf8_getc_257_utf8_getc348_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_backStall = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid | ~ (SR_SE_i_reduction_utf8_getc_257_utf8_getc348_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_V = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid : SR_SE_i_reduction_utf8_getc_257_utf8_getc348_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D0 = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data0 : redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D1 = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_257_utf8_getc348_r_data1 : i_reduction_utf8_getc_256_utf8_getc347_q;

    // SE_i_reduction_utf8_getc_256_utf8_getc347(STALLENABLE,1446)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_V0 = SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_s_tv_0 = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_backStall & SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_backEN = ~ (SE_i_reduction_utf8_getc_256_utf8_getc347_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_and0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V3 & SE_i_reduction_utf8_getc_256_utf8_getc347_backEN;
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_v_s_0 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V1 & SE_i_reduction_utf8_getc_256_utf8_getc347_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_256_utf8_getc347_backStall = ~ (SE_i_reduction_utf8_getc_256_utf8_getc347_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_256_utf8_getc347_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0 <= SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0 & SE_i_reduction_utf8_getc_256_utf8_getc347_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_256_utf8_getc347_R_v_0 <= SE_i_reduction_utf8_getc_256_utf8_getc347_v_s_0;
            end

        end
    end

    // SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo(STALLENABLE,1749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg0 <= '0;
            SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg0 <= SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg0;
            // Successor 1
            SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg1 <= SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed0 = (~ (SE_i_acl_226_demorgan_utf8_getc341_backStall) & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid) | SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg0;
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_256_utf8_getc347_backStall) & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid) | SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg1;
    // Consuming
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_StallValid = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_backStall & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid;
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg0 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_StallValid & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed0;
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_toReg1 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_StallValid & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_or0 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed0;
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireStall = ~ (SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_consumed1 & SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_or0);
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_backStall = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V0 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid & ~ (SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg0);
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V1 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid & ~ (SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_wireValid = redist101_i_cmp10_utf8_getc17_c_195_fifo_valid_out;

    // SE_i_acl_226_demorgan_utf8_getc341(STALLENABLE,1182)
    // Valid signal propagation
    assign SE_i_acl_226_demorgan_utf8_getc341_V0 = SE_i_acl_226_demorgan_utf8_getc341_wireValid;
    // Backward Stall generation
    assign SE_i_acl_226_demorgan_utf8_getc341_backStall = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_backStall | ~ (SE_i_acl_226_demorgan_utf8_getc341_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_226_demorgan_utf8_getc341_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V5;
    assign SE_i_acl_226_demorgan_utf8_getc341_and1 = SE_out_redist101_i_cmp10_utf8_getc17_c_195_fifo_V0 & SE_i_acl_226_demorgan_utf8_getc341_and0;
    assign SE_i_acl_226_demorgan_utf8_getc341_wireValid = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V6 & SE_i_acl_226_demorgan_utf8_getc341_and1;

    // SE_i_reduction_utf8_getc_248_utf8_getc336(STALLENABLE,1438)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_V0 = SE_i_reduction_utf8_getc_248_utf8_getc336_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_backStall = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_backStall | ~ (SE_i_reduction_utf8_getc_248_utf8_getc336_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V12;
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_and1 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V1 & SE_i_reduction_utf8_getc_248_utf8_getc336_and0;
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_and2 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V5 & SE_i_reduction_utf8_getc_248_utf8_getc336_and1;
    assign SE_i_reduction_utf8_getc_248_utf8_getc336_wireValid = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V1 & SE_i_reduction_utf8_getc_248_utf8_getc336_and2;

    // SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo(STALLENABLE,1641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg0 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg1 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg2 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg3 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg4 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg5 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg6 <= '0;
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg0 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg1 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg2 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg2;
            // Successor 3
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg3 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg3;
            // Successor 4
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg4 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg4;
            // Successor 5
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg5 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg5;
            // Successor 6
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg6 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg6;
            // Successor 7
            SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg7 <= SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed0 = (~ (SE_i_acl_12_utf8_getc180_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg0;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_126_utf8_getc172_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg1;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_130_utf8_getc176_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg2;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_133_utf8_getc178_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg3;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_175_utf8_getc260_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg4;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed5 = (~ (SE_i_reduction_utf8_getc_248_utf8_getc336_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg5;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed6 = (~ (SE_i_acl_226_demorgan_utf8_getc341_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg6;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed7 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid) | SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg7;
    // Consuming
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_backStall & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed0;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg1 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed1;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg2 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed2;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg3 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed3;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg4 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed4;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg5 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed5;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg6 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed6;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_toReg7 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_StallValid & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed0;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or1 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed1 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or0;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or2 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed2 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or1;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or3 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed3 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or2;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or4 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed4 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or3;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or5 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed5 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or4;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or6 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed6 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or5;
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireStall = ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_consumed7 & SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_or6);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_backStall = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg0);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V1 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg1);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V2 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg2);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V3 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg3);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V4 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg4);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V5 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg5);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V6 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg6);
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V7 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid & ~ (SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_wireValid = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out;

    // redist43_i_not_cmp1_utf8_getc23_q_131_fifo(STALLFIFO,737)
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V1;
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_backStall;
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_data_in = bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_b;
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in_bitsignaltemp = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in[0];
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in_bitsignaltemp = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in[0];
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out[0] = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out_bitsignaltemp;
    assign redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out[0] = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_not_cmp1_utf8_getc23_q_131_fifo (
        .valid_in(redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_b),
        .valid_out(redist43_i_not_cmp1_utf8_getc23_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_not_cmp1_utf8_getc23_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist43_i_not_cmp1_utf8_getc23_q_131_fifo(BITJOIN,965)
    assign bubble_join_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_q = redist43_i_not_cmp1_utf8_getc23_q_131_fifo_data_out;

    // bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo(BITSELECT,966)
    assign bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b = $unsigned(bubble_join_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_q[0:0]);

    // i_reduction_utf8_getc_126_utf8_getc172(LOGICAL,254)@197
    assign i_reduction_utf8_getc_126_utf8_getc172_q = bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // bubble_join_redist36_i_not_cmp8_utf8_getc32_q_131_fifo(BITJOIN,944)
    assign bubble_join_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_q = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_data_out;

    // bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo(BITSELECT,945)
    assign bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_b = $unsigned(bubble_join_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_q[0:0]);

    // i_reduction_utf8_getc_128_utf8_getc174(LOGICAL,256)@197
    assign i_reduction_utf8_getc_128_utf8_getc174_q = bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_b & i_reduction_utf8_getc_126_utf8_getc172_q;

    // i_reduction_utf8_getc_129_utf8_getc175(LOGICAL,257)@197
    assign i_reduction_utf8_getc_129_utf8_getc175_q = i_reduction_utf8_getc_127_utf8_getc173_q & i_reduction_utf8_getc_128_utf8_getc174_q;

    // i_acl_15_utf8_getc192(MUX,56)@197
    assign i_acl_15_utf8_getc192_s = i_reduction_utf8_getc_129_utf8_getc175_q;
    always @(i_acl_15_utf8_getc192_s or c_i32_6367_q or c_i32_5365_q)
    begin
        unique case (i_acl_15_utf8_getc192_s)
            1'b0 : i_acl_15_utf8_getc192_q = c_i32_6367_q;
            1'b1 : i_acl_15_utf8_getc192_q = c_i32_5365_q;
            default : i_acl_15_utf8_getc192_q = 32'b0;
        endcase
    end

    // i_acl_15_utf8_getc192_vt_select_1(BITSELECT,59)@197
    assign i_acl_15_utf8_getc192_vt_select_1_b = i_acl_15_utf8_getc192_q[1:0];

    // i_acl_15_utf8_getc192_vt_join(BITJOIN,58)@197
    assign i_acl_15_utf8_getc192_vt_join_q = {i_acl_15_utf8_getc192_vt_const_31_q, i_acl_15_utf8_getc192_vt_select_1_b};

    // i_acl_16_utf8_getc193(MUX,64)@197
    assign i_acl_16_utf8_getc193_s = i_reduction_utf8_getc_132_utf8_getc177_q;
    always @(i_acl_16_utf8_getc193_s or i_acl_15_utf8_getc192_vt_join_q or c_i32_4363_q)
    begin
        unique case (i_acl_16_utf8_getc193_s)
            1'b0 : i_acl_16_utf8_getc193_q = i_acl_15_utf8_getc192_vt_join_q;
            1'b1 : i_acl_16_utf8_getc193_q = c_i32_4363_q;
            default : i_acl_16_utf8_getc193_q = 32'b0;
        endcase
    end

    // i_acl_16_utf8_getc193_vt_select_1(BITSELECT,67)@197
    assign i_acl_16_utf8_getc193_vt_select_1_b = i_acl_16_utf8_getc193_q[1:0];

    // i_acl_16_utf8_getc193_vt_join(BITJOIN,66)@197
    assign i_acl_16_utf8_getc193_vt_join_q = {i_acl_15_utf8_getc192_vt_const_31_q, i_acl_16_utf8_getc193_vt_select_1_b};

    // i_reduction_utf8_getc_133_utf8_getc178(LOGICAL,261)@197
    assign i_reduction_utf8_getc_133_utf8_getc178_q = bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // i_reduction_utf8_getc_134_utf8_getc179(LOGICAL,262)@197
    assign i_reduction_utf8_getc_134_utf8_getc179_q = bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_b & i_reduction_utf8_getc_133_utf8_getc178_q;

    // i_acl_17_utf8_getc194(MUX,70)@197
    assign i_acl_17_utf8_getc194_s = i_reduction_utf8_getc_134_utf8_getc179_q;
    always @(i_acl_17_utf8_getc194_s or i_acl_16_utf8_getc193_vt_join_q or c_i32_3361_q)
    begin
        unique case (i_acl_17_utf8_getc194_s)
            1'b0 : i_acl_17_utf8_getc194_q = i_acl_16_utf8_getc193_vt_join_q;
            1'b1 : i_acl_17_utf8_getc194_q = c_i32_3361_q;
            default : i_acl_17_utf8_getc194_q = 32'b0;
        endcase
    end

    // i_acl_17_utf8_getc194_vt_select_2(BITSELECT,73)@197
    assign i_acl_17_utf8_getc194_vt_select_2_b = i_acl_17_utf8_getc194_q[2:0];

    // i_acl_17_utf8_getc194_vt_join(BITJOIN,72)@197
    assign i_acl_17_utf8_getc194_vt_join_q = {i_acl_17_utf8_getc194_vt_const_31_q, i_acl_17_utf8_getc194_vt_select_2_b};

    // i_acl_12_utf8_getc180(LOGICAL,46)@197
    assign i_acl_12_utf8_getc180_q = bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // i_acl_18_utf8_getc195(MUX,76)@197
    assign i_acl_18_utf8_getc195_s = i_acl_12_utf8_getc180_q;
    always @(i_acl_18_utf8_getc195_s or i_acl_17_utf8_getc194_vt_join_q or c_i32_2359_q)
    begin
        unique case (i_acl_18_utf8_getc195_s)
            1'b0 : i_acl_18_utf8_getc195_q = i_acl_17_utf8_getc194_vt_join_q;
            1'b1 : i_acl_18_utf8_getc195_q = c_i32_2359_q;
            default : i_acl_18_utf8_getc195_q = 32'b0;
        endcase
    end

    // i_acl_18_utf8_getc195_vt_select_2(BITSELECT,79)@197
    assign i_acl_18_utf8_getc195_vt_select_2_b = i_acl_18_utf8_getc195_q[2:0];

    // SE_i_acl_12_utf8_getc180(STALLENABLE,1142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_12_utf8_getc180_fromReg0 <= '0;
            SE_i_acl_12_utf8_getc180_fromReg1 <= '0;
            SE_i_acl_12_utf8_getc180_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_12_utf8_getc180_fromReg0 <= SE_i_acl_12_utf8_getc180_toReg0;
            // Successor 1
            SE_i_acl_12_utf8_getc180_fromReg1 <= SE_i_acl_12_utf8_getc180_toReg1;
            // Successor 2
            SE_i_acl_12_utf8_getc180_fromReg2 <= SE_i_acl_12_utf8_getc180_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_acl_12_utf8_getc180_consumed0 = (~ (SR_SE_i_acl_15_utf8_getc192_backStall) & SE_i_acl_12_utf8_getc180_wireValid) | SE_i_acl_12_utf8_getc180_fromReg0;
    assign SE_i_acl_12_utf8_getc180_consumed1 = (~ (SE_i_reduction_utf8_getc_2_utf8_getc183_backStall) & SE_i_acl_12_utf8_getc180_wireValid) | SE_i_acl_12_utf8_getc180_fromReg1;
    assign SE_i_acl_12_utf8_getc180_consumed2 = (~ (SE_i_selcond_utf8_getc_3_utf8_getc187_backStall) & SE_i_acl_12_utf8_getc180_wireValid) | SE_i_acl_12_utf8_getc180_fromReg2;
    // Consuming
    assign SE_i_acl_12_utf8_getc180_StallValid = SE_i_acl_12_utf8_getc180_backStall & SE_i_acl_12_utf8_getc180_wireValid;
    assign SE_i_acl_12_utf8_getc180_toReg0 = SE_i_acl_12_utf8_getc180_StallValid & SE_i_acl_12_utf8_getc180_consumed0;
    assign SE_i_acl_12_utf8_getc180_toReg1 = SE_i_acl_12_utf8_getc180_StallValid & SE_i_acl_12_utf8_getc180_consumed1;
    assign SE_i_acl_12_utf8_getc180_toReg2 = SE_i_acl_12_utf8_getc180_StallValid & SE_i_acl_12_utf8_getc180_consumed2;
    // Backward Stall generation
    assign SE_i_acl_12_utf8_getc180_or0 = SE_i_acl_12_utf8_getc180_consumed0;
    assign SE_i_acl_12_utf8_getc180_or1 = SE_i_acl_12_utf8_getc180_consumed1 & SE_i_acl_12_utf8_getc180_or0;
    assign SE_i_acl_12_utf8_getc180_wireStall = ~ (SE_i_acl_12_utf8_getc180_consumed2 & SE_i_acl_12_utf8_getc180_or1);
    assign SE_i_acl_12_utf8_getc180_backStall = SE_i_acl_12_utf8_getc180_wireStall;
    // Valid signal propagation
    assign SE_i_acl_12_utf8_getc180_V0 = SE_i_acl_12_utf8_getc180_wireValid & ~ (SE_i_acl_12_utf8_getc180_fromReg0);
    assign SE_i_acl_12_utf8_getc180_V1 = SE_i_acl_12_utf8_getc180_wireValid & ~ (SE_i_acl_12_utf8_getc180_fromReg1);
    assign SE_i_acl_12_utf8_getc180_V2 = SE_i_acl_12_utf8_getc180_wireValid & ~ (SE_i_acl_12_utf8_getc180_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_acl_12_utf8_getc180_and0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V0;
    assign SE_i_acl_12_utf8_getc180_wireValid = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V0 & SE_i_acl_12_utf8_getc180_and0;

    // SR_SE_i_acl_15_utf8_getc192(STALLREG,2212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_15_utf8_getc192_r_valid <= 1'b0;
            SR_SE_i_acl_15_utf8_getc192_r_data0 <= 3'bxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_15_utf8_getc192_r_valid <= SE_i_acl_15_utf8_getc192_backStall & (SR_SE_i_acl_15_utf8_getc192_r_valid | SR_SE_i_acl_15_utf8_getc192_i_valid);

            if (SR_SE_i_acl_15_utf8_getc192_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_15_utf8_getc192_r_data0 <= i_acl_18_utf8_getc195_vt_select_2_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_15_utf8_getc192_and0 = SE_i_reduction_utf8_getc_126_utf8_getc172_V0;
    assign SR_SE_i_acl_15_utf8_getc192_and1 = SE_i_reduction_utf8_getc_130_utf8_getc176_V0 & SR_SE_i_acl_15_utf8_getc192_and0;
    assign SR_SE_i_acl_15_utf8_getc192_and2 = SE_i_reduction_utf8_getc_133_utf8_getc178_V0 & SR_SE_i_acl_15_utf8_getc192_and1;
    assign SR_SE_i_acl_15_utf8_getc192_i_valid = SE_i_acl_12_utf8_getc180_V0 & SR_SE_i_acl_15_utf8_getc192_and2;
    // Stall signal propagation
    assign SR_SE_i_acl_15_utf8_getc192_backStall = SR_SE_i_acl_15_utf8_getc192_r_valid | ~ (SR_SE_i_acl_15_utf8_getc192_i_valid);

    // Valid
    assign SR_SE_i_acl_15_utf8_getc192_V = SR_SE_i_acl_15_utf8_getc192_r_valid == 1'b1 ? SR_SE_i_acl_15_utf8_getc192_r_valid : SR_SE_i_acl_15_utf8_getc192_i_valid;

    assign SR_SE_i_acl_15_utf8_getc192_D0 = SR_SE_i_acl_15_utf8_getc192_r_valid == 1'b1 ? SR_SE_i_acl_15_utf8_getc192_r_data0 : i_acl_18_utf8_getc195_vt_select_2_b;

    // SE_i_acl_15_utf8_getc192(STALLENABLE,1150)
    // Valid signal propagation
    assign SE_i_acl_15_utf8_getc192_V0 = SE_i_acl_15_utf8_getc192_wireValid;
    // Backward Stall generation
    assign SE_i_acl_15_utf8_getc192_backStall = SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backStall | ~ (SE_i_acl_15_utf8_getc192_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_15_utf8_getc192_wireValid = SR_SE_i_acl_15_utf8_getc192_V;

    // SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0(STALLENABLE,1762)
    // Valid signal propagation
    assign SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_V0 = SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_s_tv_0 = SE_i_acl_18_utf8_getc195_vt_join_backStall & SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backEN = ~ (SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_v_s_0 = SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backEN & SE_i_acl_15_utf8_getc192_V0;
    // Backward Stall generation
    assign SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backStall = ~ (SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backEN == 1'b0)
            begin
                SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0 <= SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0 & SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_R_v_0 <= SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_acl_18_utf8_getc195_vt_join(STALLENABLE,1168)
    // Valid signal propagation
    assign SE_i_acl_18_utf8_getc195_vt_join_V0 = SE_i_acl_18_utf8_getc195_vt_join_wireValid;
    // Backward Stall generation
    assign SE_i_acl_18_utf8_getc195_vt_join_backStall = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out | ~ (SE_i_acl_18_utf8_getc195_vt_join_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_18_utf8_getc195_vt_join_and0 = SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_V0;
    assign SE_i_acl_18_utf8_getc195_vt_join_wireValid = SE_redist80_i_cmp1_utf8_getc10_c_164_0_V0 & SE_i_acl_18_utf8_getc195_vt_join_and0;

    // SE_redist80_i_cmp1_utf8_getc10_c_164_0(STALLENABLE,1711)
    // Valid signal propagation
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_V0 = SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0;
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_V1 = SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1;
    // Stall signal propagation
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_0 = SE_i_acl_18_utf8_getc195_vt_join_backStall & SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0;
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_1 = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1;
    // Backward Enable generation
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_or0 = SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_0;
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN = ~ (SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_1 | SE_redist80_i_cmp1_utf8_getc10_c_164_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_v_s_0 = SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V2;
    // Backward Stall generation
    assign SE_redist80_i_cmp1_utf8_getc10_c_164_0_backStall = ~ (SE_redist80_i_cmp1_utf8_getc10_c_164_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0 <= 1'b0;
            SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN == 1'b0)
            begin
                SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0 <= SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0 & SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_0;
            end
            else
            begin
                SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_0 <= SE_redist80_i_cmp1_utf8_getc10_c_164_0_v_s_0;
            end

            if (SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN == 1'b0)
            begin
                SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1 <= SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1 & SE_redist80_i_cmp1_utf8_getc10_c_164_0_s_tv_1;
            end
            else
            begin
                SE_redist80_i_cmp1_utf8_getc10_c_164_0_R_v_1 <= SE_redist80_i_cmp1_utf8_getc10_c_164_0_v_s_0;
            end

        end
    end

    // SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo(STALLENABLE,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg0 <= '0;
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg1 <= '0;
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg0 <= SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg0;
            // Successor 1
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg1 <= SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg1;
            // Successor 2
            SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg2 <= SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed0 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid) | SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg0;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed1 = (~ (SE_i_selcond_utf8_getc_3_utf8_getc187_backStall) & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid) | SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg1;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed2 = (~ (SE_redist80_i_cmp1_utf8_getc10_c_164_0_backStall) & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid) | SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg2;
    // Consuming
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_StallValid = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_backStall & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg0 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_StallValid & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed0;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg1 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_StallValid & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed1;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_toReg2 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_StallValid & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or0 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed0;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or1 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed1 & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or0;
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireStall = ~ (SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_consumed2 & SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_or1);
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_backStall = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V0 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid & ~ (SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg0);
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V1 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid & ~ (SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg1);
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V2 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid & ~ (SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_wireValid = redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out;

    // redist79_i_cmp1_utf8_getc10_c_163_fifo(STALLFIFO,773)
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V1;
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_backStall;
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_data_in = bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo_b;
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in_bitsignaltemp = redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in[0];
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in_bitsignaltemp = redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in[0];
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out[0] = redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out_bitsignaltemp;
    assign redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out[0] = redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist79_i_cmp1_utf8_getc10_c_163_fifo (
        .valid_in(redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist78_i_cmp1_utf8_getc10_c_32_fifo_b),
        .valid_out(redist79_i_cmp1_utf8_getc10_c_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist79_i_cmp1_utf8_getc10_c_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_22_utf8_getc55(LOGICAL,340)@66
    assign i_reduction_utf8_getc_22_utf8_getc55_q = i_not_cmp69_utf8_getc53_q & i_not_cmp1_utf8_getc23_q;

    // bubble_join_redist97_i_cmp118_utf8_getc40_q_32_fifo(BITJOIN,1106)
    assign bubble_join_redist97_i_cmp118_utf8_getc40_q_32_fifo_q = redist97_i_cmp118_utf8_getc40_q_32_fifo_data_out;

    // bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo(BITSELECT,1107)
    assign bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo_b = $unsigned(bubble_join_redist97_i_cmp118_utf8_getc40_q_32_fifo_q[0:0]);

    // i_reduction_utf8_getc_21_utf8_getc54(LOGICAL,334)@66
    assign i_reduction_utf8_getc_21_utf8_getc54_q = bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo_b & i_cmp120_not_utf8_getc49_q;

    // i_reduction_utf8_getc_24_utf8_getc57(LOGICAL,358)@66
    assign i_reduction_utf8_getc_24_utf8_getc57_q = i_reduction_utf8_getc_21_utf8_getc54_q & i_reduction_utf8_getc_22_utf8_getc55_q;

    // i_reduction_utf8_getc_25_utf8_getc58(LOGICAL,366)@66
    assign i_reduction_utf8_getc_25_utf8_getc58_q = i_reduction_utf8_getc_23_utf8_getc56_q & i_reduction_utf8_getc_24_utf8_getc57_q;

    // bubble_join_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo(BITJOIN,887)
    assign bubble_join_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_q = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_data_out;

    // bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo(BITSELECT,888)
    assign bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_b = $unsigned(bubble_join_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_q[0:0]);

    // bubble_join_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo(BITJOIN,890)
    assign bubble_join_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_q = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_data_out;

    // bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo(BITSELECT,891)
    assign bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_b = $unsigned(bubble_join_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_q[0:0]);

    // SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo(STALLENABLE,1590)
    // Valid signal propagation
    assign SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_V0 = SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_backStall = SE_i_reduction_utf8_getc_103_utf8_getc131_backStall | ~ (SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_wireValid = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out;

    // redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo(STALLFIFO,710)
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V1;
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in = SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_backStall;
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_data_in = bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_b;
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in_bitsignaltemp = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in[0];
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in_bitsignaltemp = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in[0];
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out[0] = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out_bitsignaltemp;
    assign redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out[0] = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo (
        .valid_in(redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_b),
        .valid_out(redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo(STALLENABLE,1588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg0 <= '0;
            SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg0 <= SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg1 <= SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid) | SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg0;
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed1 = (~ (redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_stall_out) & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid) | SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_StallValid = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_backStall & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid;
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg0 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_StallValid & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed0;
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_toReg1 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_StallValid & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_or0 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed0;
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireStall = ~ (SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_consumed1 & SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_or0);
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_backStall = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V0 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid & ~ (SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg0);
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V1 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid & ~ (SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_wireValid = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out;

    // redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo(STALLFIFO,709)
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V1;
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_backStall;
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_data_in = bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_b;
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in_bitsignaltemp = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in[0];
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in_bitsignaltemp = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in[0];
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out[0] = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out_bitsignaltemp;
    assign redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out[0] = redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo (
        .valid_in(redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_b),
        .valid_out(redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo(STALLENABLE,1586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg0 <= '0;
            SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg0 <= SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg1 <= SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid) | SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg0;
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed1 = (~ (redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_stall_out) & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid) | SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_StallValid = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_backStall & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid;
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg0 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_StallValid & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed0;
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_toReg1 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_StallValid & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_or0 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed0;
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireStall = ~ (SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_consumed1 & SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_or0);
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_backStall = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V0 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid & ~ (SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg0);
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V1 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid & ~ (SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_wireValid = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out;

    // redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo(STALLFIFO,708)
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in = SE_i_reduction_utf8_getc_22_utf8_getc55_V1;
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_backStall;
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_data_in = i_reduction_utf8_getc_25_utf8_getc58_q;
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in_bitsignaltemp = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in[0];
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in_bitsignaltemp = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in[0];
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out[0] = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out_bitsignaltemp;
    assign redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out[0] = redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo (
        .valid_in(redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_25_utf8_getc58_q),
        .valid_out(redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist98_i_cmp118_utf8_getc40_q_163_fifo(STALLFIFO,792)
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V1;
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_backStall;
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_data_in = bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo_b;
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in_bitsignaltemp = redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in[0];
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in_bitsignaltemp = redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in[0];
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out[0] = redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out_bitsignaltemp;
    assign redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out[0] = redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist98_i_cmp118_utf8_getc40_q_163_fifo (
        .valid_in(redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist97_i_cmp118_utf8_getc40_q_32_fifo_b),
        .valid_out(redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist98_i_cmp118_utf8_getc40_q_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo(STALLENABLE,1742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg0 <= '0;
            SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg0 <= SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg1 <= SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_22_utf8_getc55_backStall) & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid) | SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg0;
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed1 = (~ (redist98_i_cmp118_utf8_getc40_q_163_fifo_stall_out) & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid) | SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_StallValid = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_backStall & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid;
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg0 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_StallValid & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed0;
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_toReg1 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_StallValid & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_or0 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed0;
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireStall = ~ (SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_consumed1 & SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_or0);
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_backStall = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V0 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid & ~ (SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg0);
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V1 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid & ~ (SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_wireValid = redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out;

    // SE_i_reduction_utf8_getc_22_utf8_getc55(STALLENABLE,1422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg0 <= SE_i_reduction_utf8_getc_22_utf8_getc55_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg1 <= SE_i_reduction_utf8_getc_22_utf8_getc55_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall) & SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid) | SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg0;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_consumed1 = (~ (redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_stall_out) & SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid) | SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_StallValid = SE_i_reduction_utf8_getc_22_utf8_getc55_backStall & SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_toReg0 = SE_i_reduction_utf8_getc_22_utf8_getc55_StallValid & SE_i_reduction_utf8_getc_22_utf8_getc55_consumed0;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_toReg1 = SE_i_reduction_utf8_getc_22_utf8_getc55_StallValid & SE_i_reduction_utf8_getc_22_utf8_getc55_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_or0 = SE_i_reduction_utf8_getc_22_utf8_getc55_consumed0;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_wireStall = ~ (SE_i_reduction_utf8_getc_22_utf8_getc55_consumed1 & SE_i_reduction_utf8_getc_22_utf8_getc55_or0);
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_backStall = SE_i_reduction_utf8_getc_22_utf8_getc55_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_V0 = SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid & ~ (SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg0);
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_V1 = SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid & ~ (SE_i_reduction_utf8_getc_22_utf8_getc55_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_and0 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V0;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_and1 = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_V0 & SE_i_reduction_utf8_getc_22_utf8_getc55_and0;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_and2 = SE_out_redist93_i_cmp120_utf8_getc47_c_64_fifo_V0 & SE_i_reduction_utf8_getc_22_utf8_getc55_and1;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_and3 = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_V0 & SE_i_reduction_utf8_getc_22_utf8_getc55_and2;
    assign SE_i_reduction_utf8_getc_22_utf8_getc55_wireValid = SE_i_reduction_utf8_getc_23_utf8_getc56_V0 & SE_i_reduction_utf8_getc_22_utf8_getc55_and3;

    // SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo(STALLENABLE,1708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg0 <= '0;
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg1 <= '0;
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg0 <= SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg0;
            // Successor 1
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg1 <= SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg1;
            // Successor 2
            SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg2 <= SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_22_utf8_getc55_backStall) & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid) | SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg0;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed1 = (~ (redist79_i_cmp1_utf8_getc10_c_163_fifo_stall_out) & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid) | SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg1;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed2 = (~ (redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out) & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid) | SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_StallValid = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_backStall & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg0 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_StallValid & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed0;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg1 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_StallValid & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed1;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_toReg2 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_StallValid & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or0 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed0;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or1 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed1 & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or0;
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireStall = ~ (SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_consumed2 & SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_or1);
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_backStall = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V0 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid & ~ (SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg0);
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V1 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid & ~ (SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg1);
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V2 = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid & ~ (SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_wireValid = redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out;

    // redist40_i_not_cmp1_utf8_getc23_q_33_fifo(STALLFIFO,734)
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_V2;
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_backStall;
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_data_in = i_not_cmp1_utf8_getc23_q;
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in_bitsignaltemp = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in[0];
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in_bitsignaltemp = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in[0];
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out[0] = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out_bitsignaltemp;
    assign redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out[0] = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist40_i_not_cmp1_utf8_getc23_q_33_fifo (
        .valid_in(redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp1_utf8_getc23_q),
        .valid_out(redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_not_cmp1_utf8_getc23_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_not_cmp1_utf8_getc23_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist40_i_not_cmp1_utf8_getc23_q_33_fifo(BITJOIN,956)
    assign bubble_join_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_q = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_data_out;

    // bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo(BITSELECT,957)
    assign bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_b = $unsigned(bubble_join_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_q[0:0]);

    // SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo(STALLENABLE,1637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg0 <= '0;
            SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg0 <= SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg1 <= SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_13_utf8_getc34_backStall) & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid) | SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg0;
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed1 = (~ (redist42_i_not_cmp1_utf8_getc23_q_99_fifo_stall_out) & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid) | SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_StallValid = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_backStall & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid;
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg0 = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_StallValid & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed0;
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_toReg1 = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_StallValid & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_or0 = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed0;
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireStall = ~ (SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_consumed1 & SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_or0);
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_backStall = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V0 = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid & ~ (SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg0);
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V1 = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid & ~ (SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_wireValid = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out;

    // SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo(STALLENABLE,1635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg0 <= '0;
            SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg0 <= SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg1 <= SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_18_utf8_getc45_backStall) & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid) | SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg0;
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed1 = (~ (redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out) & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid) | SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_StallValid = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_backStall & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid;
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg0 = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_StallValid & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed0;
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_toReg1 = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_StallValid & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_or0 = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed0;
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireStall = ~ (SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_consumed1 & SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_or0);
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_backStall = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V0 = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid & ~ (SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg0);
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V1 = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid & ~ (SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_wireValid = redist40_i_not_cmp1_utf8_getc23_q_33_fifo_valid_out;

    // redist41_i_not_cmp1_utf8_getc23_q_66_fifo(STALLFIFO,735)
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V1;
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_backStall;
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_data_in = bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_b;
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in_bitsignaltemp = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in[0];
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in_bitsignaltemp = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in[0];
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out[0] = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out_bitsignaltemp;
    assign redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out[0] = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist41_i_not_cmp1_utf8_getc23_q_66_fifo (
        .valid_in(redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_b),
        .valid_out(redist41_i_not_cmp1_utf8_getc23_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_not_cmp1_utf8_getc23_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_not_cmp1_utf8_getc23_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist41_i_not_cmp1_utf8_getc23_q_66_fifo(BITJOIN,959)
    assign bubble_join_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_q = redist41_i_not_cmp1_utf8_getc23_q_66_fifo_data_out;

    // bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo(BITSELECT,960)
    assign bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_b = $unsigned(bubble_join_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_q[0:0]);

    // i_reduction_utf8_getc_13_utf8_getc34(LOGICAL,268)@132
    assign i_reduction_utf8_getc_13_utf8_getc34_q = bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_b & bubble_select_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_b;

    // redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo(STALLFIFO,727)
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in = SE_i_reduction_utf8_getc_13_utf8_getc34_V1;
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_backStall;
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_data_in = i_reduction_utf8_getc_13_utf8_getc34_q;
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in_bitsignaltemp = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in[0];
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in_bitsignaltemp = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in[0];
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out[0] = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out_bitsignaltemp;
    assign redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out[0] = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo (
        .valid_in(redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_13_utf8_getc34_q),
        .valid_out(redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo(BITJOIN,935)
    assign bubble_join_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_q = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_data_out;

    // bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo(BITSELECT,936)
    assign bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b = $unsigned(bubble_join_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_q[0:0]);

    // i_reduction_utf8_getc_127_utf8_getc173(LOGICAL,255)@197
    assign i_reduction_utf8_getc_127_utf8_getc173_q = bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_b & bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_b;

    // SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo(STALLENABLE,1621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg0 <= '0;
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg1 <= '0;
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg2 <= '0;
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg0 <= SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg1 <= SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg1;
            // Successor 2
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg2 <= SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg2;
            // Successor 3
            SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg3 <= SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed0 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid) | SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg0;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_203_utf8_getc287_backStall) & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid) | SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg1;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_219_utf8_getc300_backStall) & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid) | SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg2;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_241_utf8_getc329_backStall) & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid) | SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg3;
    // Consuming
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_backStall & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg0 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed0;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg1 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed1;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg2 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed2;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_toReg3 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_StallValid & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or0 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed0;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or1 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed1 & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or0;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or2 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed2 & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or1;
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireStall = ~ (SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_consumed3 & SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_or2);
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_backStall = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V0 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid & ~ (SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg0);
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V1 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid & ~ (SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg1);
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V2 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid & ~ (SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg2);
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V3 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid & ~ (SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_wireValid = redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_valid_out;

    // SE_i_reduction_utf8_getc_203_utf8_getc287(STALLENABLE,1404)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_V0 = SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0;
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_V1 = SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_0 = SE_i_reduction_utf8_getc_206_utf8_getc290_backStall & SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0;
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_1 = SE_i_reduction_utf8_getc_212_utf8_getc294_backStall & SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_or0 = SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_0;
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_backEN = ~ (SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_1 | SE_i_reduction_utf8_getc_203_utf8_getc287_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_v_s_0 = SE_i_reduction_utf8_getc_203_utf8_getc287_backEN & SR_SE_i_reduction_utf8_getc_203_utf8_getc287_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_203_utf8_getc287_backStall = ~ (SE_i_reduction_utf8_getc_203_utf8_getc287_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0 <= 1'b0;
            SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_203_utf8_getc287_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0 <= SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0 & SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_0 <= SE_i_reduction_utf8_getc_203_utf8_getc287_v_s_0;
            end

            if (SE_i_reduction_utf8_getc_203_utf8_getc287_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1 <= SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1 & SE_i_reduction_utf8_getc_203_utf8_getc287_s_tv_1;
            end
            else
            begin
                SE_i_reduction_utf8_getc_203_utf8_getc287_R_v_1 <= SE_i_reduction_utf8_getc_203_utf8_getc287_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_203_utf8_getc287(STALLREG,2233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid <= SE_i_reduction_utf8_getc_203_utf8_getc287_backStall & (SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid | SR_SE_i_reduction_utf8_getc_203_utf8_getc287_i_valid);

            if (SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data0 <= i_reduction_utf8_getc_127_utf8_getc173_q;
                SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data1 <= $unsigned(bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_and0 = SE_i_reduction_utf8_getc_127_utf8_getc173_V2;
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_i_valid = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V1 & SR_SE_i_reduction_utf8_getc_203_utf8_getc287_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_backStall = SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid | ~ (SR_SE_i_reduction_utf8_getc_203_utf8_getc287_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_V = SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid : SR_SE_i_reduction_utf8_getc_203_utf8_getc287_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D0 = SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data0 : i_reduction_utf8_getc_127_utf8_getc173_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_203_utf8_getc287_D1 = SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_203_utf8_getc287_r_data1 : bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b;

    // SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo(STALLENABLE,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg0 <= '0;
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg1 <= '0;
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg0 <= SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg1 <= SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg2 <= SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_127_utf8_getc173_backStall) & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid) | SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg0;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_173_utf8_getc259_backStall) & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid) | SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg1;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed2 = (~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall) & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid) | SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg2;
    // Consuming
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_StallValid = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_backStall & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg0 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_StallValid & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed0;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg1 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_StallValid & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed1;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_toReg2 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_StallValid & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or0 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed0;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or1 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed1 & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or0;
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireStall = ~ (SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_consumed2 & SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_or1);
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_backStall = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V0 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid & ~ (SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg0);
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V1 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid & ~ (SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg1);
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V2 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid & ~ (SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_wireValid = redist37_i_not_cmp69_utf8_getc53_q_131_fifo_valid_out;

    // SE_i_reduction_utf8_getc_127_utf8_getc173(STALLENABLE,1337)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg1 <= '0;
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg0 <= SE_i_reduction_utf8_getc_127_utf8_getc173_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg1 <= SE_i_reduction_utf8_getc_127_utf8_getc173_toReg1;
            // Successor 2
            SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg2 <= SE_i_reduction_utf8_getc_127_utf8_getc173_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_consumed0 = (~ (SE_i_reduction_utf8_getc_126_utf8_getc172_backStall) & SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid) | SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg0;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_consumed1 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid) | SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg1;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_consumed2 = (~ (SR_SE_i_reduction_utf8_getc_203_utf8_getc287_backStall) & SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid) | SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg2;
    // Consuming
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_StallValid = SE_i_reduction_utf8_getc_127_utf8_getc173_backStall & SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_toReg0 = SE_i_reduction_utf8_getc_127_utf8_getc173_StallValid & SE_i_reduction_utf8_getc_127_utf8_getc173_consumed0;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_toReg1 = SE_i_reduction_utf8_getc_127_utf8_getc173_StallValid & SE_i_reduction_utf8_getc_127_utf8_getc173_consumed1;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_toReg2 = SE_i_reduction_utf8_getc_127_utf8_getc173_StallValid & SE_i_reduction_utf8_getc_127_utf8_getc173_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_or0 = SE_i_reduction_utf8_getc_127_utf8_getc173_consumed0;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_or1 = SE_i_reduction_utf8_getc_127_utf8_getc173_consumed1 & SE_i_reduction_utf8_getc_127_utf8_getc173_or0;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_wireStall = ~ (SE_i_reduction_utf8_getc_127_utf8_getc173_consumed2 & SE_i_reduction_utf8_getc_127_utf8_getc173_or1);
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_backStall = SE_i_reduction_utf8_getc_127_utf8_getc173_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_V0 = SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid & ~ (SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg0);
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_V1 = SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid & ~ (SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg1);
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_V2 = SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid & ~ (SE_i_reduction_utf8_getc_127_utf8_getc173_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_and0 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V0;
    assign SE_i_reduction_utf8_getc_127_utf8_getc173_wireValid = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V0 & SE_i_reduction_utf8_getc_127_utf8_getc173_and0;

    // bubble_join_redist38_i_not_cmp32_utf8_getc42_q_33_fifo(BITJOIN,950)
    assign bubble_join_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_q = redist38_i_not_cmp32_utf8_getc42_q_33_fifo_data_out;

    // bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo(BITSELECT,951)
    assign bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_b = $unsigned(bubble_join_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_q[0:0]);

    // redist39_i_not_cmp32_utf8_getc42_q_131_fifo(STALLFIFO,733)
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V1;
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_backStall;
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_data_in = bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_b;
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in_bitsignaltemp = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in[0];
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in_bitsignaltemp = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in[0];
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out[0] = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out_bitsignaltemp;
    assign redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out[0] = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist39_i_not_cmp32_utf8_getc42_q_131_fifo (
        .valid_in(redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_b),
        .valid_out(redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_not_cmp32_utf8_getc42_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_not_cmp32_utf8_getc42_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo(STALLENABLE,1633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg0 <= '0;
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg1 <= '0;
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg0 <= SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg1 <= SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg2 <= SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_127_utf8_getc173_backStall) & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid) | SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg0;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_219_utf8_getc300_backStall) & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid) | SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg1;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed2 = (~ (SE_i_selcond_utf8_getc_9_utf8_getc219_backStall) & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid) | SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg2;
    // Consuming
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_StallValid = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_backStall & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg0 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_StallValid & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed0;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg1 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_StallValid & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed1;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_toReg2 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_StallValid & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or0 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed0;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or1 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed1 & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or0;
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireStall = ~ (SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_consumed2 & SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_or1);
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_backStall = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V0 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid & ~ (SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg0);
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V1 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid & ~ (SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg1);
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V2 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid & ~ (SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_wireValid = redist39_i_not_cmp32_utf8_getc42_q_131_fifo_valid_out;

    // SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo(STALLENABLE,1744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg0 <= '0;
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg1 <= '0;
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg2 <= '0;
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg3 <= '0;
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg4 <= '0;
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg0 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg0;
            // Successor 1
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg1 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg1;
            // Successor 2
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg2 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg2;
            // Successor 3
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg3 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg3;
            // Successor 4
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg4 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg4;
            // Successor 5
            SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg5 <= SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_126_utf8_getc172_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg0;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed1 = (~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg1;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed2 = (~ (SE_redist99_i_cmp118_utf8_getc40_q_164_0_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg2;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed3 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg3;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_173_utf8_getc259_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg4;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed5 = (~ (SE_i_selcond_utf8_getc_9_utf8_getc219_backStall) & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid) | SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg5;
    // Consuming
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_backStall & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg0 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed0;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg1 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed1;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg2 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed2;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg3 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed3;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg4 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed4;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_toReg5 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_StallValid & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or0 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed0;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or1 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed1 & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or0;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or2 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed2 & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or1;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or3 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed3 & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or2;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or4 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed4 & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or3;
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireStall = ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_consumed5 & SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_or4);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_backStall = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V0 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg0);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V1 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg1);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V2 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg2);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V3 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg3);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V4 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg4);
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V5 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid & ~ (SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_wireValid = redist98_i_cmp118_utf8_getc40_q_163_fifo_valid_out;

    // SE_i_selcond_utf8_getc_9_utf8_getc219(STALLENABLE,1492)
    // Valid signal propagation
    assign SE_i_selcond_utf8_getc_9_utf8_getc219_V0 = SE_i_selcond_utf8_getc_9_utf8_getc219_wireValid;
    // Backward Stall generation
    assign SE_i_selcond_utf8_getc_9_utf8_getc219_backStall = SE_i_selcond_utf8_getc_12_utf8_getc221_backStall | ~ (SE_i_selcond_utf8_getc_9_utf8_getc219_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_selcond_utf8_getc_9_utf8_getc219_and0 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V5;
    assign SE_i_selcond_utf8_getc_9_utf8_getc219_and1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V5 & SE_i_selcond_utf8_getc_9_utf8_getc219_and0;
    assign SE_i_selcond_utf8_getc_9_utf8_getc219_wireValid = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V2 & SE_i_selcond_utf8_getc_9_utf8_getc219_and1;

    // SE_i_reduction_utf8_getc_230_utf8_getc314(STALLENABLE,1423)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_V0 = SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_s_tv_0 = SR_SE_i_reduction_utf8_getc_231_utf8_getc315_backStall & SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_backEN = ~ (SE_i_reduction_utf8_getc_230_utf8_getc314_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_and0 = SE_out_redist65_i_cmp71_utf8_getc36_c_195_fifo_V1 & SE_i_reduction_utf8_getc_230_utf8_getc314_backEN;
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_v_s_0 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V3 & SE_i_reduction_utf8_getc_230_utf8_getc314_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_230_utf8_getc314_backStall = ~ (SE_i_reduction_utf8_getc_230_utf8_getc314_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_230_utf8_getc314_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0 <= SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0 & SE_i_reduction_utf8_getc_230_utf8_getc314_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_230_utf8_getc314_R_v_0 <= SE_i_reduction_utf8_getc_230_utf8_getc314_v_s_0;
            end

        end
    end

    // i_acl_164_demorgan_utf8_getc304(LOGICAL,61)@197
    assign i_acl_164_demorgan_utf8_getc304_q = bubble_select_redist65_i_cmp71_utf8_getc36_c_195_fifo_b | bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b;

    // i_acl_164_utf8_getc305(LOGICAL,62)@197
    assign i_acl_164_utf8_getc305_q = i_acl_164_demorgan_utf8_getc304_q ^ VCC_q;

    // i_acl_172_utf8_getc306(LOGICAL,68)@197
    assign i_acl_172_utf8_getc306_q = i_acl_64_utf8_getc246_q & bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b;

    // i_acl_165726_utf8_getc307(LOGICAL,63)@197
    assign i_acl_165726_utf8_getc307_q = i_acl_172_utf8_getc306_q | i_acl_164_utf8_getc305_q;

    // i_acl_181_utf8_getc308(LOGICAL,74)@197
    assign i_acl_181_utf8_getc308_q = i_acl_77_utf8_getc251_q & bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b;

    // i_acl_174725731_utf8_getc309(LOGICAL,69)@197
    assign i_acl_174725731_utf8_getc309_q = i_acl_181_utf8_getc308_q | i_acl_165726_utf8_getc307_q;

    // SR_SE_i_reduction_utf8_getc_225_utf8_getc311(STALLREG,2237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid <= SE_i_reduction_utf8_getc_225_utf8_getc311_backStall & (SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid | SR_SE_i_reduction_utf8_getc_225_utf8_getc311_i_valid);

            if (SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data0 <= $unsigned(bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b);
                SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data1 <= i_acl_174725731_utf8_getc309_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_and0 = SE_i_acl_181_utf8_getc308_V0;
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_i_valid = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V2 & SR_SE_i_reduction_utf8_getc_225_utf8_getc311_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_backStall = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid | ~ (SR_SE_i_reduction_utf8_getc_225_utf8_getc311_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_V = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid : SR_SE_i_reduction_utf8_getc_225_utf8_getc311_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D0 = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data0 : bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_225_utf8_getc311_D1 = SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_225_utf8_getc311_r_data1 : i_acl_174725731_utf8_getc309_q;

    // SE_i_reduction_utf8_getc_216_utf8_getc298(STALLENABLE,1413)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_216_utf8_getc298_V0 = SE_i_reduction_utf8_getc_216_utf8_getc298_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_216_utf8_getc298_backStall = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_backStall | ~ (SE_i_reduction_utf8_getc_216_utf8_getc298_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_216_utf8_getc298_and0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V7;
    assign SE_i_reduction_utf8_getc_216_utf8_getc298_and1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V1 & SE_i_reduction_utf8_getc_216_utf8_getc298_and0;
    assign SE_i_reduction_utf8_getc_216_utf8_getc298_wireValid = SE_i_acl_76_utf8_getc250_V3 & SE_i_reduction_utf8_getc_216_utf8_getc298_and1;

    // SE_i_reduction_utf8_getc_130_utf8_getc176(STALLENABLE,1341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg0 <= SE_i_reduction_utf8_getc_130_utf8_getc176_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg1 <= SE_i_reduction_utf8_getc_130_utf8_getc176_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_consumed0 = (~ (SR_SE_i_acl_15_utf8_getc192_backStall) & SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid) | SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg0;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_consumed1 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid) | SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_StallValid = SE_i_reduction_utf8_getc_130_utf8_getc176_backStall & SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_toReg0 = SE_i_reduction_utf8_getc_130_utf8_getc176_StallValid & SE_i_reduction_utf8_getc_130_utf8_getc176_consumed0;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_toReg1 = SE_i_reduction_utf8_getc_130_utf8_getc176_StallValid & SE_i_reduction_utf8_getc_130_utf8_getc176_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_or0 = SE_i_reduction_utf8_getc_130_utf8_getc176_consumed0;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_wireStall = ~ (SE_i_reduction_utf8_getc_130_utf8_getc176_consumed1 & SE_i_reduction_utf8_getc_130_utf8_getc176_or0);
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_backStall = SE_i_reduction_utf8_getc_130_utf8_getc176_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_V0 = SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid & ~ (SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg0);
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_V1 = SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid & ~ (SE_i_reduction_utf8_getc_130_utf8_getc176_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_and0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V2;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_and1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V0 & SE_i_reduction_utf8_getc_130_utf8_getc176_and0;
    assign SE_i_reduction_utf8_getc_130_utf8_getc176_wireValid = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V0 & SE_i_reduction_utf8_getc_130_utf8_getc176_and1;

    // redist69_i_cmp69_utf8_getc30_q_163_fifo(STALLFIFO,763)
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in = SE_out_redist68_i_cmp69_utf8_getc30_q_64_fifo_V1;
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_backStall;
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_data_in = bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b;
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in_bitsignaltemp = redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in[0];
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in_bitsignaltemp = redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in[0];
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out[0] = redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out_bitsignaltemp;
    assign redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out[0] = redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist69_i_cmp69_utf8_getc30_q_163_fifo (
        .valid_in(redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist68_i_cmp69_utf8_getc30_q_64_fifo_b),
        .valid_out(redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist69_i_cmp69_utf8_getc30_q_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist69_i_cmp69_utf8_getc30_q_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo(STALLENABLE,1691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg0 <= '0;
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg1 <= '0;
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg2 <= '0;
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg3 <= '0;
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg4 <= '0;
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg0 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg0;
            // Successor 1
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg1 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg1;
            // Successor 2
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg2 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg2;
            // Successor 3
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg3 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg3;
            // Successor 4
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg4 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg4;
            // Successor 5
            SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg5 <= SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_130_utf8_getc176_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg0;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_216_utf8_getc298_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg1;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed2 = (~ (SR_SE_i_reduction_utf8_getc_225_utf8_getc311_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg2;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_230_utf8_getc314_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg3;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed4 = (~ (SE_i_selcond_utf8_getc_7_utf8_getc217_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg4;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed5 = (~ (SE_i_selcond_utf8_getc_9_utf8_getc219_backStall) & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid) | SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg5;
    // Consuming
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_backStall & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg0 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed0;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed1;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg2 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed2;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg3 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed3;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg4 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed4;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_toReg5 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_StallValid & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or0 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed0;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed1 & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or0;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or2 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed2 & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or1;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or3 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed3 & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or2;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or4 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed4 & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or3;
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireStall = ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_consumed5 & SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_or4);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_backStall = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V0 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg0);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V1 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg1);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V2 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg2);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V3 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg3);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V4 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg4);
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V5 = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid & ~ (SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_wireValid = redist69_i_cmp69_utf8_getc30_q_163_fifo_valid_out;

    // SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo(STALLENABLE,1674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg0 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg1 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg2 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg3 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg4 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg5 <= '0;
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg0 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg0;
            // Successor 1
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg1 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg1;
            // Successor 2
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg2 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg2;
            // Successor 3
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg3 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg3;
            // Successor 4
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg4 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg4;
            // Successor 5
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg5 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg5;
            // Successor 6
            SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg6 <= SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed0 = (~ (SE_i_acl_12_utf8_getc180_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg0;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_248_utf8_getc336_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg1;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_253_utf8_getc344_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg2;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_256_utf8_getc347_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg3;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg4;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed5 = (~ (SE_i_selcond_utf8_getc_12_utf8_getc221_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg5;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed6 = (~ (SE_i_selcond_utf8_getc_7_utf8_getc217_backStall) & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid) | SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg6;
    // Consuming
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_backStall & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed0;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg1 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed1;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg2 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed2;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg3 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed3;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg4 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed4;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg5 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed5;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_toReg6 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_StallValid & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed6;
    // Backward Stall generation
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed0;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or1 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed1 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or0;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or2 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed2 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or1;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or3 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed3 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or2;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or4 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed4 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or3;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or5 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed5 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or4;
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireStall = ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_consumed6 & SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_or5);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_backStall = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg0);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V1 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg1);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V2 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg2);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V3 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg3);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V4 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg4);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V5 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg5);
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V6 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid & ~ (SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_wireValid = redist60_i_cmp8_utf8_getc15_q_163_fifo_valid_out;

    // SE_i_selcond_utf8_getc_7_utf8_getc217(STALLENABLE,1491)
    // Valid signal propagation
    assign SE_i_selcond_utf8_getc_7_utf8_getc217_V0 = SE_i_selcond_utf8_getc_7_utf8_getc217_wireValid;
    // Backward Stall generation
    assign SE_i_selcond_utf8_getc_7_utf8_getc217_backStall = SE_i_reduction_utf8_getc_7_utf8_getc218_backStall | ~ (SE_i_selcond_utf8_getc_7_utf8_getc217_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_selcond_utf8_getc_7_utf8_getc217_and0 = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V6;
    assign SE_i_selcond_utf8_getc_7_utf8_getc217_wireValid = SE_out_redist69_i_cmp69_utf8_getc30_q_163_fifo_V4 & SE_i_selcond_utf8_getc_7_utf8_getc217_and0;

    // SE_i_reduction_utf8_getc_7_utf8_getc218(STALLENABLE,1474)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_V0 = SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_s_tv_0 = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_backEN = ~ (SE_i_reduction_utf8_getc_7_utf8_getc218_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_and0 = SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_V0 & SE_i_reduction_utf8_getc_7_utf8_getc218_backEN;
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_and1 = SE_i_reduction_utf8_getc_140_utf8_getc202_V0 & SE_i_reduction_utf8_getc_7_utf8_getc218_and0;
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_v_s_0 = SE_i_selcond_utf8_getc_7_utf8_getc217_V0 & SE_i_reduction_utf8_getc_7_utf8_getc218_and1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_7_utf8_getc218_backStall = ~ (SE_i_reduction_utf8_getc_7_utf8_getc218_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_7_utf8_getc218_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0 <= SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0 & SE_i_reduction_utf8_getc_7_utf8_getc218_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_7_utf8_getc218_R_v_0 <= SE_i_reduction_utf8_getc_7_utf8_getc218_v_s_0;
            end

        end
    end

    // SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo(STALLENABLE,1679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg0 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg1 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg2 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg3 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg4 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg5 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg6 <= '0;
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg0 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg1 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg1;
            // Successor 2
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg2 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg2;
            // Successor 3
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg3 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg3;
            // Successor 4
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg4 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg4;
            // Successor 5
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg5 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg5;
            // Successor 6
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg6 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg6;
            // Successor 7
            SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg7 <= SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed0 = (~ (SE_i_acl_181_utf8_getc308_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg0;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed1 = (~ (SE_i_cmp82_not_utf8_getc127_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg1;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed2 = (~ (SE_i_acl_77_utf8_getc251_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg2;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed3 = (~ (SE_i_cmp131_not_utf8_getc107_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg3;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg4;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed5 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg5;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed6 = (~ (SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg6;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed7 = (~ (SE_i_reduction_utf8_getc_216_utf8_getc298_backStall) & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid) | SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg7;
    // Consuming
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_backStall & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed0;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg1 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed1;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg2 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed2;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg3 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed3;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg4 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed4;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg5 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed5;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg6 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed6;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_toReg7 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_StallValid & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed0;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or1 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed1 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or0;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or2 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed2 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or1;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or3 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed3 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or2;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or4 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed4 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or3;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or5 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed5 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or4;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or6 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed6 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or5;
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireStall = ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_consumed7 & SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_or6);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_backStall = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg0);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V1 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg1);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V2 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg2);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V3 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg3);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V4 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg4);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V5 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg5);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V6 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg6);
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V7 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid & ~ (SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_wireValid = redist63_i_cmp77_utf8_getc104_q_66_fifo_valid_out;

    // i_reduction_utf8_getc_50_utf8_getc92(LOGICAL,383)@99
    assign i_reduction_utf8_getc_50_utf8_getc92_q = i_cmp126_utf8_getc88_q & bubble_select_redist11_i_reduction_utf8_getc_34_utf8_getc76_q_33_fifo_b;

    // redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo(STALLFIFO,700)
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in = SE_i_reduction_utf8_getc_50_utf8_getc92_V1;
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in = SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall;
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_data_in = i_reduction_utf8_getc_50_utf8_getc92_q;
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in_bitsignaltemp = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in[0];
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in_bitsignaltemp = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in[0];
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out[0] = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out_bitsignaltemp;
    assign redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out[0] = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo (
        .valid_in(redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_50_utf8_getc92_q),
        .valid_out(redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo(STALLENABLE,1570)
    // Valid signal propagation
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_V0 = SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall = SE_i_reduction_utf8_getc_7_utf8_getc218_backStall | ~ (SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and0 = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_valid_out;
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and1 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V6 & SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and0;
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V6 & SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and1;
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and3 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V9 & SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and2;
    assign SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_wireValid = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V1 & SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_and3;

    // SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_utf8_getc_219_utf8_getc300_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V2;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2;

    // SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_reduction_utf8_getc_2_utf8_getc183_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_utf8_getc_249_utf8_getc337_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V4;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V4 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;

    // SE_i_reduction_utf8_getc_140_utf8_getc202(STALLENABLE,1351)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_V0 = SE_i_reduction_utf8_getc_140_utf8_getc202_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_backStall = SE_i_reduction_utf8_getc_7_utf8_getc218_backStall | ~ (SE_i_reduction_utf8_getc_140_utf8_getc202_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V4;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and1 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V1 & SE_i_reduction_utf8_getc_140_utf8_getc202_and0;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V4 & SE_i_reduction_utf8_getc_140_utf8_getc202_and1;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and3 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V6 & SE_i_reduction_utf8_getc_140_utf8_getc202_and2;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and4 = SE_out_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_V0 & SE_i_reduction_utf8_getc_140_utf8_getc202_and3;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and5 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 & SE_i_reduction_utf8_getc_140_utf8_getc202_and4;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_and6 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 & SE_i_reduction_utf8_getc_140_utf8_getc202_and5;
    assign SE_i_reduction_utf8_getc_140_utf8_getc202_wireValid = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V4 & SE_i_reduction_utf8_getc_140_utf8_getc202_and6;

    // SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_reduction_utf8_getc_2_utf8_getc183_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_utf8_getc_137_utf8_getc199_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_utf8_getc_236_utf8_getc320_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V3;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V3 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V3 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_i_reduction_utf8_getc_137_utf8_getc199(STALLENABLE,1347)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_V0 = SE_i_reduction_utf8_getc_137_utf8_getc199_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_backStall = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_backStall | ~ (SE_i_reduction_utf8_getc_137_utf8_getc199_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_and0 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V3;
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_and1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V1 & SE_i_reduction_utf8_getc_137_utf8_getc199_and0;
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_and2 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V7 & SE_i_reduction_utf8_getc_137_utf8_getc199_and1;
    assign SE_i_reduction_utf8_getc_137_utf8_getc199_wireValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 & SE_i_reduction_utf8_getc_137_utf8_getc199_and2;

    // SE_i_cmp82_not_utf8_getc127(STALLENABLE,1287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp82_not_utf8_getc127_fromReg0 <= '0;
            SE_i_cmp82_not_utf8_getc127_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_cmp82_not_utf8_getc127_fromReg0 <= SE_i_cmp82_not_utf8_getc127_toReg0;
            // Successor 1
            SE_i_cmp82_not_utf8_getc127_fromReg1 <= SE_i_cmp82_not_utf8_getc127_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_cmp82_not_utf8_getc127_consumed0 = (~ (SE_i_acl_181_utf8_getc308_backStall) & SE_i_cmp82_not_utf8_getc127_wireValid) | SE_i_cmp82_not_utf8_getc127_fromReg0;
    assign SE_i_cmp82_not_utf8_getc127_consumed1 = (~ (SE_i_acl_65_utf8_getc247_backStall) & SE_i_cmp82_not_utf8_getc127_wireValid) | SE_i_cmp82_not_utf8_getc127_fromReg1;
    // Consuming
    assign SE_i_cmp82_not_utf8_getc127_StallValid = SE_i_cmp82_not_utf8_getc127_backStall & SE_i_cmp82_not_utf8_getc127_wireValid;
    assign SE_i_cmp82_not_utf8_getc127_toReg0 = SE_i_cmp82_not_utf8_getc127_StallValid & SE_i_cmp82_not_utf8_getc127_consumed0;
    assign SE_i_cmp82_not_utf8_getc127_toReg1 = SE_i_cmp82_not_utf8_getc127_StallValid & SE_i_cmp82_not_utf8_getc127_consumed1;
    // Backward Stall generation
    assign SE_i_cmp82_not_utf8_getc127_or0 = SE_i_cmp82_not_utf8_getc127_consumed0;
    assign SE_i_cmp82_not_utf8_getc127_wireStall = ~ (SE_i_cmp82_not_utf8_getc127_consumed1 & SE_i_cmp82_not_utf8_getc127_or0);
    assign SE_i_cmp82_not_utf8_getc127_backStall = SE_i_cmp82_not_utf8_getc127_wireStall;
    // Valid signal propagation
    assign SE_i_cmp82_not_utf8_getc127_V0 = SE_i_cmp82_not_utf8_getc127_wireValid & ~ (SE_i_cmp82_not_utf8_getc127_fromReg0);
    assign SE_i_cmp82_not_utf8_getc127_V1 = SE_i_cmp82_not_utf8_getc127_wireValid & ~ (SE_i_cmp82_not_utf8_getc127_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_cmp82_not_utf8_getc127_and0 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V2;
    assign SE_i_cmp82_not_utf8_getc127_wireValid = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V1 & SE_i_cmp82_not_utf8_getc127_and0;

    // SE_i_acl_76_utf8_getc250(STALLENABLE,1242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_76_utf8_getc250_fromReg0 <= '0;
            SE_i_acl_76_utf8_getc250_fromReg1 <= '0;
            SE_i_acl_76_utf8_getc250_fromReg2 <= '0;
            SE_i_acl_76_utf8_getc250_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_76_utf8_getc250_fromReg0 <= SE_i_acl_76_utf8_getc250_toReg0;
            // Successor 1
            SE_i_acl_76_utf8_getc250_fromReg1 <= SE_i_acl_76_utf8_getc250_toReg1;
            // Successor 2
            SE_i_acl_76_utf8_getc250_fromReg2 <= SE_i_acl_76_utf8_getc250_toReg2;
            // Successor 3
            SE_i_acl_76_utf8_getc250_fromReg3 <= SE_i_acl_76_utf8_getc250_toReg3;
        end
    end
    // Input Stall processing
    assign SE_i_acl_76_utf8_getc250_consumed0 = (~ (SE_i_acl_209_utf8_getc326_backStall) & SE_i_acl_76_utf8_getc250_wireValid) | SE_i_acl_76_utf8_getc250_fromReg0;
    assign SE_i_acl_76_utf8_getc250_consumed1 = (~ (SE_i_acl_77_utf8_getc251_backStall) & SE_i_acl_76_utf8_getc250_wireValid) | SE_i_acl_76_utf8_getc250_fromReg1;
    assign SE_i_acl_76_utf8_getc250_consumed2 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_i_acl_76_utf8_getc250_wireValid) | SE_i_acl_76_utf8_getc250_fromReg2;
    assign SE_i_acl_76_utf8_getc250_consumed3 = (~ (SE_i_reduction_utf8_getc_216_utf8_getc298_backStall) & SE_i_acl_76_utf8_getc250_wireValid) | SE_i_acl_76_utf8_getc250_fromReg3;
    // Consuming
    assign SE_i_acl_76_utf8_getc250_StallValid = SE_i_acl_76_utf8_getc250_backStall & SE_i_acl_76_utf8_getc250_wireValid;
    assign SE_i_acl_76_utf8_getc250_toReg0 = SE_i_acl_76_utf8_getc250_StallValid & SE_i_acl_76_utf8_getc250_consumed0;
    assign SE_i_acl_76_utf8_getc250_toReg1 = SE_i_acl_76_utf8_getc250_StallValid & SE_i_acl_76_utf8_getc250_consumed1;
    assign SE_i_acl_76_utf8_getc250_toReg2 = SE_i_acl_76_utf8_getc250_StallValid & SE_i_acl_76_utf8_getc250_consumed2;
    assign SE_i_acl_76_utf8_getc250_toReg3 = SE_i_acl_76_utf8_getc250_StallValid & SE_i_acl_76_utf8_getc250_consumed3;
    // Backward Stall generation
    assign SE_i_acl_76_utf8_getc250_or0 = SE_i_acl_76_utf8_getc250_consumed0;
    assign SE_i_acl_76_utf8_getc250_or1 = SE_i_acl_76_utf8_getc250_consumed1 & SE_i_acl_76_utf8_getc250_or0;
    assign SE_i_acl_76_utf8_getc250_or2 = SE_i_acl_76_utf8_getc250_consumed2 & SE_i_acl_76_utf8_getc250_or1;
    assign SE_i_acl_76_utf8_getc250_wireStall = ~ (SE_i_acl_76_utf8_getc250_consumed3 & SE_i_acl_76_utf8_getc250_or2);
    assign SE_i_acl_76_utf8_getc250_backStall = SE_i_acl_76_utf8_getc250_wireStall;
    // Valid signal propagation
    assign SE_i_acl_76_utf8_getc250_V0 = SE_i_acl_76_utf8_getc250_wireValid & ~ (SE_i_acl_76_utf8_getc250_fromReg0);
    assign SE_i_acl_76_utf8_getc250_V1 = SE_i_acl_76_utf8_getc250_wireValid & ~ (SE_i_acl_76_utf8_getc250_fromReg1);
    assign SE_i_acl_76_utf8_getc250_V2 = SE_i_acl_76_utf8_getc250_wireValid & ~ (SE_i_acl_76_utf8_getc250_fromReg2);
    assign SE_i_acl_76_utf8_getc250_V3 = SE_i_acl_76_utf8_getc250_wireValid & ~ (SE_i_acl_76_utf8_getc250_fromReg3);
    // Computing multiple Valid(s)
    assign SE_i_acl_76_utf8_getc250_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V13;
    assign SE_i_acl_76_utf8_getc250_wireValid = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V1 & SE_i_acl_76_utf8_getc250_and0;

    // SE_i_acl_209_utf8_getc326(STALLENABLE,1178)
    // Valid signal propagation
    assign SE_i_acl_209_utf8_getc326_V0 = SE_i_acl_209_utf8_getc326_wireValid;
    // Backward Stall generation
    assign SE_i_acl_209_utf8_getc326_backStall = SR_SE_i_reduction_utf8_getc_242_utf8_getc330_backStall | ~ (SE_i_acl_209_utf8_getc326_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_209_utf8_getc326_and0 = SE_i_acl_76_utf8_getc250_V0;
    assign SE_i_acl_209_utf8_getc326_and1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V0 & SE_i_acl_209_utf8_getc326_and0;
    assign SE_i_acl_209_utf8_getc326_and2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V0 & SE_i_acl_209_utf8_getc326_and1;
    assign SE_i_acl_209_utf8_getc326_and3 = SE_out_redist73_i_cmp34_utf8_getc26_c_195_fifo_V0 & SE_i_acl_209_utf8_getc326_and2;
    assign SE_i_acl_209_utf8_getc326_wireValid = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V2 & SE_i_acl_209_utf8_getc326_and3;

    // SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo(STALLENABLE,1694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg0 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg1 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg2 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg3 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg4 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg5 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg6 <= '0;
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg0 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg1 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg1;
            // Successor 2
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg2 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg2;
            // Successor 3
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg3 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg3;
            // Successor 4
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg4 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg4;
            // Successor 5
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg5 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg5;
            // Successor 6
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg6 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg6;
            // Successor 7
            SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg7 <= SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed0 = (~ (SE_i_acl_209_utf8_getc326_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg0;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed1 = (~ (SE_i_acl_76_utf8_getc250_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg1;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed2 = (~ (SE_i_cmp82_not_utf8_getc127_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg2;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_137_utf8_getc199_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg3;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg4;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed5 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg5;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed6 = (~ (SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg6;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed7 = (~ (SE_i_reduction_utf8_getc_236_utf8_getc320_backStall) & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid) | SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg7;
    // Consuming
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_backStall & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg0 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed0;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg1 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed1;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed2;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg3 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed3;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg4 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed4;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg5 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed5;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg6 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed6;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_toReg7 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_StallValid & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or0 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed0;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or1 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed1 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or0;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed2 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or1;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or3 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed3 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or2;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or4 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed4 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or3;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or5 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed5 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or4;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or6 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed6 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or5;
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireStall = ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_consumed7 & SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_or6);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_backStall = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V0 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg0);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V1 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg1);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg2);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V3 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg3);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V4 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg4);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V5 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg5);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V6 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg6);
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V7 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid & ~ (SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_wireValid = redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out;

    // redist71_i_cmp40_utf8_getc124_q_33_fifo(STALLFIFO,765)
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in = SE_redist70_i_cmp40_utf8_getc124_q_1_0_V1;
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_backStall;
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_data_in = redist70_i_cmp40_utf8_getc124_q_1_0_q;
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in_bitsignaltemp = redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in[0];
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in_bitsignaltemp = redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in[0];
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out[0] = redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out_bitsignaltemp;
    assign redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out[0] = redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist71_i_cmp40_utf8_getc124_q_33_fifo (
        .valid_in(redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(redist70_i_cmp40_utf8_getc124_q_1_0_q),
        .valid_out(redist71_i_cmp40_utf8_getc124_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist71_i_cmp40_utf8_getc124_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist71_i_cmp40_utf8_getc124_q_33_fifo(BITJOIN,1040)
    assign bubble_join_redist71_i_cmp40_utf8_getc124_q_33_fifo_q = redist71_i_cmp40_utf8_getc124_q_33_fifo_data_out;

    // bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo(BITSELECT,1041)
    assign bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b = $unsigned(bubble_join_redist71_i_cmp40_utf8_getc124_q_33_fifo_q[0:0]);

    // bubble_join_redist77_i_cmp32_utf8_getc21_q_163_fifo(BITJOIN,1058)
    assign bubble_join_redist77_i_cmp32_utf8_getc21_q_163_fifo_q = redist77_i_cmp32_utf8_getc21_q_163_fifo_data_out;

    // bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo(BITSELECT,1059)
    assign bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b = $unsigned(bubble_join_redist77_i_cmp32_utf8_getc21_q_163_fifo_q[0:0]);

    // i_reduction_utf8_getc_235_utf8_getc319(LOGICAL,345)@197
    assign i_reduction_utf8_getc_235_utf8_getc319_q = bubble_select_redist77_i_cmp32_utf8_getc21_q_163_fifo_b & bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b;

    // i_reduction_utf8_getc_237_utf8_getc321(LOGICAL,347)@197
    assign i_reduction_utf8_getc_237_utf8_getc321_q = i_reduction_utf8_getc_235_utf8_getc319_q & i_reduction_utf8_getc_236_utf8_getc320_q;

    // i_reduction_utf8_getc_232_utf8_getc317(LOGICAL,343)@197
    assign i_reduction_utf8_getc_232_utf8_getc317_q = bubble_select_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_b & bubble_select_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_b;

    // i_reduction_utf8_getc_234_utf8_getc318(LOGICAL,344)@197
    assign i_reduction_utf8_getc_234_utf8_getc318_q = i_reduction_utf8_getc_232_utf8_getc317_q & i_reduction_utf8_getc_175_utf8_getc260_q;

    // SE_i_reduction_utf8_getc_236_utf8_getc320(STALLENABLE,1428)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_V0 = SE_i_reduction_utf8_getc_236_utf8_getc320_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_backStall = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_backStall | ~ (SE_i_reduction_utf8_getc_236_utf8_getc320_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V11;
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_and1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 & SE_i_reduction_utf8_getc_236_utf8_getc320_and0;
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_and2 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V7 & SE_i_reduction_utf8_getc_236_utf8_getc320_and1;
    assign SE_i_reduction_utf8_getc_236_utf8_getc320_wireValid = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V1 & SE_i_reduction_utf8_getc_236_utf8_getc320_and2;

    // SE_i_reduction_utf8_getc_238_utf8_getc322(STALLENABLE,1430)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_238_utf8_getc322_V0 = SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_238_utf8_getc322_s_tv_0 = redist24_i_reduction_utf8_getc_238_utf8_getc322_q_31_fifo_stall_out & SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_238_utf8_getc322_backEN = ~ (SE_i_reduction_utf8_getc_238_utf8_getc322_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_238_utf8_getc322_v_s_0 = SE_i_reduction_utf8_getc_238_utf8_getc322_backEN & SR_SE_i_reduction_utf8_getc_238_utf8_getc322_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_238_utf8_getc322_backStall = ~ (SE_i_reduction_utf8_getc_238_utf8_getc322_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_238_utf8_getc322_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0 <= SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0 & SE_i_reduction_utf8_getc_238_utf8_getc322_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_238_utf8_getc322_R_v_0 <= SE_i_reduction_utf8_getc_238_utf8_getc322_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_238_utf8_getc322(STALLREG,2240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid <= SE_i_reduction_utf8_getc_238_utf8_getc322_backStall & (SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid | SR_SE_i_reduction_utf8_getc_238_utf8_getc322_i_valid);

            if (SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data0 <= i_reduction_utf8_getc_234_utf8_getc318_q;
                SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data1 <= i_reduction_utf8_getc_237_utf8_getc321_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_and0 = SE_i_reduction_utf8_getc_232_utf8_getc317_V0;
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_i_valid = SE_i_reduction_utf8_getc_236_utf8_getc320_V0 & SR_SE_i_reduction_utf8_getc_238_utf8_getc322_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_backStall = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid | ~ (SR_SE_i_reduction_utf8_getc_238_utf8_getc322_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_V = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid : SR_SE_i_reduction_utf8_getc_238_utf8_getc322_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D0 = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data0 : i_reduction_utf8_getc_234_utf8_getc318_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_238_utf8_getc322_D1 = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_238_utf8_getc322_r_data1 : i_reduction_utf8_getc_237_utf8_getc321_q;

    // SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo(STALLENABLE,1700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg0 <= '0;
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg1 <= '0;
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg0 <= SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg1 <= SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg1;
            // Successor 2
            SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg2 <= SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed0 = (~ (SE_i_acl_209_utf8_getc326_backStall) & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid) | SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg0;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_137_utf8_getc199_backStall) & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid) | SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg1;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_232_utf8_getc317_backStall) & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid) | SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg2;
    // Consuming
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_StallValid = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_backStall & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg0 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_StallValid & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed0;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_StallValid & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed1;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_toReg2 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_StallValid & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or0 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed0;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed1 & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or0;
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireStall = ~ (SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_consumed2 & SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_or1);
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_backStall = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V0 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid & ~ (SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg0);
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid & ~ (SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg1);
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V2 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid & ~ (SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_wireValid = redist74_i_cmp34_not_utf8_getc28_q_65_fifo_valid_out;

    // SE_i_reduction_utf8_getc_232_utf8_getc317(STALLENABLE,1425)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_232_utf8_getc317_V0 = SE_i_reduction_utf8_getc_232_utf8_getc317_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_232_utf8_getc317_backStall = SR_SE_i_reduction_utf8_getc_238_utf8_getc322_backStall | ~ (SE_i_reduction_utf8_getc_232_utf8_getc317_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_232_utf8_getc317_and0 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V2;
    assign SE_i_reduction_utf8_getc_232_utf8_getc317_and1 = SE_out_redist74_i_cmp34_not_utf8_getc28_q_65_fifo_V2 & SE_i_reduction_utf8_getc_232_utf8_getc317_and0;
    assign SE_i_reduction_utf8_getc_232_utf8_getc317_wireValid = SE_i_reduction_utf8_getc_175_utf8_getc260_V1 & SE_i_reduction_utf8_getc_232_utf8_getc317_and1;

    // SE_i_reduction_utf8_getc_133_utf8_getc178(STALLENABLE,1343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg0 <= SE_i_reduction_utf8_getc_133_utf8_getc178_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg1 <= SE_i_reduction_utf8_getc_133_utf8_getc178_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_consumed0 = (~ (SR_SE_i_acl_15_utf8_getc192_backStall) & SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid) | SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg0;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_consumed1 = (~ (SE_i_selcond_utf8_getc_3_utf8_getc187_backStall) & SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid) | SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_StallValid = SE_i_reduction_utf8_getc_133_utf8_getc178_backStall & SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_toReg0 = SE_i_reduction_utf8_getc_133_utf8_getc178_StallValid & SE_i_reduction_utf8_getc_133_utf8_getc178_consumed0;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_toReg1 = SE_i_reduction_utf8_getc_133_utf8_getc178_StallValid & SE_i_reduction_utf8_getc_133_utf8_getc178_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_or0 = SE_i_reduction_utf8_getc_133_utf8_getc178_consumed0;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_wireStall = ~ (SE_i_reduction_utf8_getc_133_utf8_getc178_consumed1 & SE_i_reduction_utf8_getc_133_utf8_getc178_or0);
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_backStall = SE_i_reduction_utf8_getc_133_utf8_getc178_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_V0 = SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid & ~ (SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg0);
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_V1 = SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid & ~ (SE_i_reduction_utf8_getc_133_utf8_getc178_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_and0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V3;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_and1 = SE_out_redist77_i_cmp32_utf8_getc21_q_163_fifo_V0 & SE_i_reduction_utf8_getc_133_utf8_getc178_and0;
    assign SE_i_reduction_utf8_getc_133_utf8_getc178_wireValid = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V1 & SE_i_reduction_utf8_getc_133_utf8_getc178_and1;

    // SE_i_reduction_utf8_getc_126_utf8_getc172(STALLENABLE,1336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg0 <= SE_i_reduction_utf8_getc_126_utf8_getc172_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg1 <= SE_i_reduction_utf8_getc_126_utf8_getc172_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_consumed0 = (~ (SR_SE_i_acl_15_utf8_getc192_backStall) & SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid) | SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg0;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_consumed1 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid) | SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_StallValid = SE_i_reduction_utf8_getc_126_utf8_getc172_backStall & SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_toReg0 = SE_i_reduction_utf8_getc_126_utf8_getc172_StallValid & SE_i_reduction_utf8_getc_126_utf8_getc172_consumed0;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_toReg1 = SE_i_reduction_utf8_getc_126_utf8_getc172_StallValid & SE_i_reduction_utf8_getc_126_utf8_getc172_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_or0 = SE_i_reduction_utf8_getc_126_utf8_getc172_consumed0;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_wireStall = ~ (SE_i_reduction_utf8_getc_126_utf8_getc172_consumed1 & SE_i_reduction_utf8_getc_126_utf8_getc172_or0);
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_backStall = SE_i_reduction_utf8_getc_126_utf8_getc172_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_V0 = SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid & ~ (SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg0);
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_V1 = SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid & ~ (SE_i_reduction_utf8_getc_126_utf8_getc172_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_and0 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V1;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_and1 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V0 & SE_i_reduction_utf8_getc_126_utf8_getc172_and0;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_and2 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V0 & SE_i_reduction_utf8_getc_126_utf8_getc172_and1;
    assign SE_i_reduction_utf8_getc_126_utf8_getc172_wireValid = SE_i_reduction_utf8_getc_127_utf8_getc173_V0 & SE_i_reduction_utf8_getc_126_utf8_getc172_and2;

    // SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo(STALLENABLE,1627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg0 <= '0;
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg1 <= '0;
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg0 <= SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg1 <= SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg2 <= SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_126_utf8_getc172_backStall) & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid) | SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg0;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_133_utf8_getc178_backStall) & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid) | SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg1;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_232_utf8_getc317_backStall) & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid) | SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg2;
    // Consuming
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_StallValid = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_backStall & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg0 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_StallValid & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed0;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg1 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_StallValid & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed1;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_toReg2 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_StallValid & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or0 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed0;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or1 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed1 & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or0;
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireStall = ~ (SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_consumed2 & SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_or1);
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_backStall = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V0 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid & ~ (SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg0);
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V1 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid & ~ (SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg1);
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_V2 = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid & ~ (SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_wireValid = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out;

    // redist36_i_not_cmp8_utf8_getc32_q_131_fifo(STALLFIFO,730)
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V1;
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in = SE_out_redist36_i_not_cmp8_utf8_getc32_q_131_fifo_backStall;
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_data_in = bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_b;
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in_bitsignaltemp = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in[0];
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in_bitsignaltemp = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in[0];
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out[0] = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out_bitsignaltemp;
    assign redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out[0] = redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist36_i_not_cmp8_utf8_getc32_q_131_fifo (
        .valid_in(redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_b),
        .valid_out(redist36_i_not_cmp8_utf8_getc32_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_not_cmp8_utf8_getc32_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_13_utf8_getc34(STALLENABLE,1350)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg0 <= SE_i_reduction_utf8_getc_13_utf8_getc34_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg1 <= SE_i_reduction_utf8_getc_13_utf8_getc34_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_consumed0 = (~ (SE_i_reduction_utf8_getc_12_utf8_getc33_backStall) & SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid) | SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg0;
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_consumed1 = (~ (redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_stall_out) & SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid) | SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_StallValid = SE_i_reduction_utf8_getc_13_utf8_getc34_backStall & SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid;
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_toReg0 = SE_i_reduction_utf8_getc_13_utf8_getc34_StallValid & SE_i_reduction_utf8_getc_13_utf8_getc34_consumed0;
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_toReg1 = SE_i_reduction_utf8_getc_13_utf8_getc34_StallValid & SE_i_reduction_utf8_getc_13_utf8_getc34_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_or0 = SE_i_reduction_utf8_getc_13_utf8_getc34_consumed0;
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_wireStall = ~ (SE_i_reduction_utf8_getc_13_utf8_getc34_consumed1 & SE_i_reduction_utf8_getc_13_utf8_getc34_or0);
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_backStall = SE_i_reduction_utf8_getc_13_utf8_getc34_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_V0 = SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid & ~ (SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg0);
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_V1 = SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid & ~ (SE_i_reduction_utf8_getc_13_utf8_getc34_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_and0 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V0;
    assign SE_i_reduction_utf8_getc_13_utf8_getc34_wireValid = SE_out_redist41_i_not_cmp1_utf8_getc23_q_66_fifo_V0 & SE_i_reduction_utf8_getc_13_utf8_getc34_and0;

    // SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo(STALLENABLE,1625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg0 <= '0;
            SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg0 <= SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg1 <= SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_13_utf8_getc34_backStall) & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid) | SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg0;
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed1 = (~ (redist36_i_not_cmp8_utf8_getc32_q_131_fifo_stall_out) & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid) | SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_StallValid = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_backStall & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid;
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg0 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_StallValid & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed0;
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_toReg1 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_StallValid & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_or0 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed0;
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireStall = ~ (SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_consumed1 & SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_or0);
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_backStall = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V0 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid & ~ (SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg0);
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_V1 = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid & ~ (SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_wireValid = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out;

    // redist35_i_not_cmp8_utf8_getc32_q_66_fifo(STALLFIFO,729)
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V1;
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in = SE_out_redist35_i_not_cmp8_utf8_getc32_q_66_fifo_backStall;
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_data_in = bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_b;
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in_bitsignaltemp = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in[0];
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in_bitsignaltemp = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in[0];
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out[0] = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out_bitsignaltemp;
    assign redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out[0] = redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist35_i_not_cmp8_utf8_getc32_q_66_fifo (
        .valid_in(redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_b),
        .valid_out(redist35_i_not_cmp8_utf8_getc32_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist35_i_not_cmp8_utf8_getc32_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_16_utf8_getc43(LOGICAL,294)@98 + 1
    assign i_reduction_utf8_getc_16_utf8_getc43_qi = SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D0 & SR_SE_i_reduction_utf8_getc_16_utf8_getc43_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_16_utf8_getc43_delay ( .xin(i_reduction_utf8_getc_16_utf8_getc43_qi), .xout(i_reduction_utf8_getc_16_utf8_getc43_q), .ena(SE_i_reduction_utf8_getc_16_utf8_getc43_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_18_utf8_getc45(LOGICAL,309)@99
    assign i_reduction_utf8_getc_18_utf8_getc45_q = bubble_select_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_b & i_reduction_utf8_getc_16_utf8_getc43_q;

    // i_reduction_utf8_getc_17_utf8_getc44(LOGICAL,304)@99
    assign i_reduction_utf8_getc_17_utf8_getc44_q = bubble_select_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_b & bubble_select_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_b;

    // i_reduction_utf8_getc_19_utf8_getc46(LOGICAL,319)@99
    assign i_reduction_utf8_getc_19_utf8_getc46_q = i_reduction_utf8_getc_17_utf8_getc44_q & i_reduction_utf8_getc_18_utf8_getc45_q;

    // bubble_join_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo(BITJOIN,926)
    assign bubble_join_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_q = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_data_out;

    // bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo(BITSELECT,927)
    assign bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_b = $unsigned(bubble_join_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_q[0:0]);

    // SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo(STALLENABLE,1615)
    // Valid signal propagation
    assign SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_V0 = SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_backStall = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_backStall | ~ (SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_wireValid = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out;

    // redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo(STALLFIFO,723)
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V1;
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in = SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_backStall;
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_data_in = bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_b;
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in_bitsignaltemp = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in[0];
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in_bitsignaltemp = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in[0];
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out[0] = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out_bitsignaltemp;
    assign redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out[0] = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo (
        .valid_in(redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_b),
        .valid_out(redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo(STALLENABLE,1613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg0 <= '0;
            SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg0 <= SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg1 <= SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid) | SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg0;
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed1 = (~ (redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_stall_out) & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid) | SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_StallValid = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_backStall & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid;
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg0 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_StallValid & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed0;
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_toReg1 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_StallValid & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_or0 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed0;
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireStall = ~ (SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_consumed1 & SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_or0);
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_backStall = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V0 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid & ~ (SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg0);
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V1 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid & ~ (SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_wireValid = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out;

    // redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo(STALLFIFO,722)
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in = SE_i_reduction_utf8_getc_18_utf8_getc45_V1;
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_backStall;
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_data_in = i_reduction_utf8_getc_19_utf8_getc46_q;
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in_bitsignaltemp = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in[0];
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in_bitsignaltemp = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in[0];
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out[0] = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out_bitsignaltemp;
    assign redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out[0] = redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo (
        .valid_in(redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_19_utf8_getc46_q),
        .valid_out(redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_18_utf8_getc45(STALLENABLE,1391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg0 <= SE_i_reduction_utf8_getc_18_utf8_getc45_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg1 <= SE_i_reduction_utf8_getc_18_utf8_getc45_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid) | SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg0;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_consumed1 = (~ (redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_stall_out) & SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid) | SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_StallValid = SE_i_reduction_utf8_getc_18_utf8_getc45_backStall & SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_toReg0 = SE_i_reduction_utf8_getc_18_utf8_getc45_StallValid & SE_i_reduction_utf8_getc_18_utf8_getc45_consumed0;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_toReg1 = SE_i_reduction_utf8_getc_18_utf8_getc45_StallValid & SE_i_reduction_utf8_getc_18_utf8_getc45_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_or0 = SE_i_reduction_utf8_getc_18_utf8_getc45_consumed0;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_wireStall = ~ (SE_i_reduction_utf8_getc_18_utf8_getc45_consumed1 & SE_i_reduction_utf8_getc_18_utf8_getc45_or0);
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_backStall = SE_i_reduction_utf8_getc_18_utf8_getc45_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_V0 = SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid & ~ (SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg0);
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_V1 = SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid & ~ (SE_i_reduction_utf8_getc_18_utf8_getc45_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_and0 = SE_i_reduction_utf8_getc_16_utf8_getc43_V0;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_and1 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V0 & SE_i_reduction_utf8_getc_18_utf8_getc45_and0;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_and2 = SE_out_redist38_i_not_cmp32_utf8_getc42_q_33_fifo_V0 & SE_i_reduction_utf8_getc_18_utf8_getc45_and1;
    assign SE_i_reduction_utf8_getc_18_utf8_getc45_wireValid = SE_out_redist40_i_not_cmp1_utf8_getc23_q_33_fifo_V0 & SE_i_reduction_utf8_getc_18_utf8_getc45_and2;

    // SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo(STALLENABLE,1623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg0 <= '0;
            SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg0 <= SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg1 <= SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_18_utf8_getc45_backStall) & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid) | SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg0;
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed1 = (~ (redist35_i_not_cmp8_utf8_getc32_q_66_fifo_stall_out) & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid) | SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_StallValid = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_backStall & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid;
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg0 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_StallValid & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed0;
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_toReg1 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_StallValid & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_or0 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed0;
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireStall = ~ (SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_consumed1 & SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_or0);
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_backStall = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V0 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid & ~ (SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg0);
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_V1 = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid & ~ (SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_wireValid = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out;

    // redist34_i_not_cmp8_utf8_getc32_q_33_fifo(STALLFIFO,728)
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V2;
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in = SE_out_redist34_i_not_cmp8_utf8_getc32_q_33_fifo_backStall;
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_data_in = i_not_cmp8_utf8_getc32_q;
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in_bitsignaltemp = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in[0];
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in_bitsignaltemp = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in[0];
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out[0] = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out_bitsignaltemp;
    assign redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out[0] = redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist34_i_not_cmp8_utf8_getc32_q_33_fifo (
        .valid_in(redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp8_utf8_getc32_q),
        .valid_out(redist34_i_not_cmp8_utf8_getc32_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_not_cmp8_utf8_getc32_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist59_i_cmp8_utf8_getc15_q_131_fifo(STALLFIFO,753)
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V1;
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_backStall;
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_data_in = bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo_b;
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in_bitsignaltemp = redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in[0];
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in_bitsignaltemp = redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in[0];
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out[0] = redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out_bitsignaltemp;
    assign redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out[0] = redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist59_i_cmp8_utf8_getc15_q_131_fifo (
        .valid_in(redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist58_i_cmp8_utf8_getc15_q_32_fifo_b),
        .valid_out(redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist59_i_cmp8_utf8_getc15_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_23_utf8_getc56(STALLENABLE,1431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg0 <= SE_i_reduction_utf8_getc_23_utf8_getc56_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg1 <= SE_i_reduction_utf8_getc_23_utf8_getc56_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_consumed0 = (~ (SE_i_reduction_utf8_getc_22_utf8_getc55_backStall) & SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid) | SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg0;
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_consumed1 = (~ (redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_stall_out) & SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid) | SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_StallValid = SE_i_reduction_utf8_getc_23_utf8_getc56_backStall & SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid;
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_toReg0 = SE_i_reduction_utf8_getc_23_utf8_getc56_StallValid & SE_i_reduction_utf8_getc_23_utf8_getc56_consumed0;
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_toReg1 = SE_i_reduction_utf8_getc_23_utf8_getc56_StallValid & SE_i_reduction_utf8_getc_23_utf8_getc56_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_or0 = SE_i_reduction_utf8_getc_23_utf8_getc56_consumed0;
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_wireStall = ~ (SE_i_reduction_utf8_getc_23_utf8_getc56_consumed1 & SE_i_reduction_utf8_getc_23_utf8_getc56_or0);
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_backStall = SE_i_reduction_utf8_getc_23_utf8_getc56_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_V0 = SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid & ~ (SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg0);
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_V1 = SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid & ~ (SE_i_reduction_utf8_getc_23_utf8_getc56_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_and0 = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_V0;
    assign SE_i_reduction_utf8_getc_23_utf8_getc56_wireValid = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V0 & SE_i_reduction_utf8_getc_23_utf8_getc56_and0;

    // SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo(STALLENABLE,1670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg0 <= '0;
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg1 <= '0;
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg0 <= SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg1 <= SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg2 <= SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_23_utf8_getc56_backStall) & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid) | SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg0;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed1 = (~ (redist59_i_cmp8_utf8_getc15_q_131_fifo_stall_out) & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid) | SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg1;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed2 = (~ (redist34_i_not_cmp8_utf8_getc32_q_33_fifo_stall_out) & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid) | SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_StallValid = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_backStall & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg0 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_StallValid & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed0;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg1 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_StallValid & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed1;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_toReg2 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_StallValid & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or0 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed0;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or1 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed1 & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or0;
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireStall = ~ (SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_consumed2 & SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_or1);
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_backStall = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V0 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid & ~ (SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg0);
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V1 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid & ~ (SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg1);
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_V2 = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid & ~ (SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_wireValid = redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out;

    // redist58_i_cmp8_utf8_getc15_q_32_fifo(STALLFIFO,752)
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V8;
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in = SE_out_redist58_i_cmp8_utf8_getc15_q_32_fifo_backStall;
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_data_in = i_cmp8_utf8_getc15_q;
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in_bitsignaltemp = redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in[0];
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in_bitsignaltemp = redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in[0];
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out[0] = redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out_bitsignaltemp;
    assign redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out[0] = redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist58_i_cmp8_utf8_getc15_q_32_fifo (
        .valid_in(redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp8_utf8_getc15_q),
        .valid_out(redist58_i_cmp8_utf8_getc15_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist58_i_cmp8_utf8_getc15_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist67_i_cmp69_utf8_getc30_q_32_fifo(STALLFIFO,761)
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V7;
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in = SE_out_redist67_i_cmp69_utf8_getc30_q_32_fifo_backStall;
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_data_in = i_cmp69_utf8_getc30_q;
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in_bitsignaltemp = redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in[0];
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in_bitsignaltemp = redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in[0];
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out[0] = redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out_bitsignaltemp;
    assign redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out[0] = redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist67_i_cmp69_utf8_getc30_q_32_fifo (
        .valid_in(redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp69_utf8_getc30_q),
        .valid_out(redist67_i_cmp69_utf8_getc30_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist67_i_cmp69_utf8_getc30_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist75_i_cmp32_utf8_getc21_q_32_fifo(STALLFIFO,769)
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V6;
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in = SE_out_redist75_i_cmp32_utf8_getc21_q_32_fifo_backStall;
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_data_in = i_cmp32_utf8_getc21_q;
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in_bitsignaltemp = redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in[0];
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in_bitsignaltemp = redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in[0];
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out[0] = redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out_bitsignaltemp;
    assign redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out[0] = redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist75_i_cmp32_utf8_getc21_q_32_fifo (
        .valid_in(redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp32_utf8_getc21_q),
        .valid_out(redist75_i_cmp32_utf8_getc21_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist75_i_cmp32_utf8_getc21_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i8_4364_recast_x(CONSTANT,520)
    assign c_i8_4364_recast_x_q = $unsigned(8'b11111100);

    // c_i8_2366(CONSTANT,29)
    assign c_i8_2366_q = $unsigned(8'b11111110);

    // i_unnamed_utf8_getc50(LOGICAL,443)@34
    assign i_unnamed_utf8_getc50_q = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b & c_i8_2366_q;

    // i_unnamed_utf8_getc50_vt_select_7(BITSELECT,446)@34
    assign i_unnamed_utf8_getc50_vt_select_7_b = i_unnamed_utf8_getc50_q[7:1];

    // i_unnamed_utf8_getc50_vt_join(BITJOIN,445)@34
    assign i_unnamed_utf8_getc50_vt_join_q = {i_unnamed_utf8_getc50_vt_select_7_b, GND_q};

    // i_cmp178_utf8_getc51(LOGICAL,192)@34
    assign i_cmp178_utf8_getc51_q = $unsigned(i_unnamed_utf8_getc50_vt_join_q == c_i8_4364_recast_x_q ? 1'b1 : 1'b0);

    // redist87_i_cmp178_utf8_getc51_q_32_fifo(STALLFIFO,781)
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V5;
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in = SE_out_redist87_i_cmp178_utf8_getc51_q_32_fifo_backStall;
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_data_in = i_cmp178_utf8_getc51_q;
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in_bitsignaltemp = redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in[0];
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in_bitsignaltemp = redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in[0];
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out[0] = redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out_bitsignaltemp;
    assign redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out[0] = redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist87_i_cmp178_utf8_getc51_q_32_fifo (
        .valid_in(redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp178_utf8_getc51_q),
        .valid_out(redist87_i_cmp178_utf8_getc51_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist87_i_cmp178_utf8_getc51_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist97_i_cmp118_utf8_getc40_q_32_fifo(STALLFIFO,791)
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V4;
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in = SE_out_redist97_i_cmp118_utf8_getc40_q_32_fifo_backStall;
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_data_in = i_cmp118_utf8_getc40_q;
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in_bitsignaltemp = redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in[0];
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in_bitsignaltemp = redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in[0];
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out[0] = redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out_bitsignaltemp;
    assign redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out[0] = redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist97_i_cmp118_utf8_getc40_q_32_fifo (
        .valid_in(redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp118_utf8_getc40_q),
        .valid_out(redist97_i_cmp118_utf8_getc40_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist97_i_cmp118_utf8_getc40_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist78_i_cmp1_utf8_getc10_c_32_fifo(STALLFIFO,772)
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V3;
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in = SE_out_redist78_i_cmp1_utf8_getc10_c_32_fifo_backStall;
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_data_in = i_cmp1_utf8_getc10_c;
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in_bitsignaltemp = redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in[0];
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in_bitsignaltemp = redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in[0];
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out[0] = redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out_bitsignaltemp;
    assign redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out[0] = redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist78_i_cmp1_utf8_getc10_c_32_fifo (
        .valid_in(redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp1_utf8_getc10_c),
        .valid_out(redist78_i_cmp1_utf8_getc10_c_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist78_i_cmp1_utf8_getc10_c_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm2_utf8_getc8(STALLENABLE,1298)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg6 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg7 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg8 <= '0;
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg9 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg0 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg1 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg2 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg3 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg4 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg5 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg6 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg7 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg8 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg9 <= SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg9;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed1 = (~ (SE_i_reduction_utf8_getc_35_utf8_getc78_backStall) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed2 = (~ (redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed3 = (~ (redist78_i_cmp1_utf8_getc10_c_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg3;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed4 = (~ (redist97_i_cmp118_utf8_getc40_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg4;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed5 = (~ (redist87_i_cmp178_utf8_getc51_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg5;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed6 = (~ (redist75_i_cmp32_utf8_getc21_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg6;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed7 = (~ (redist67_i_cmp69_utf8_getc30_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg7;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed8 = (~ (redist58_i_cmp8_utf8_getc15_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg8;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed9 = (~ (SE_i_reduction_utf8_getc_39_utf8_getc80_backStall) & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid) | SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg9;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_backStall & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg1 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg2 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg3 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed3;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg4 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed4;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg5 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed5;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg6 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed6;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg7 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed7;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg8 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed8;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_toReg9 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_StallValid & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed9;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or1 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed1 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or0;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or2 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed2 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or1;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or3 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed3 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or2;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or4 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed4 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or3;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or5 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed5 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or4;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or6 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed6 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or5;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or7 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed7 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or6;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or8 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed8 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or7;
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_consumed9 & SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_or8);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_backStall = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V1 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V2 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V3 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg3);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V4 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg4);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V5 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg5);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V6 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg6);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V7 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg7);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V8 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg8);
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V9 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_fromReg9);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid = i_llvm_fpga_mem_lm2_utf8_getc8_out_o_valid;

    // redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo(STALLFIFO,747)
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V2;
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_backStall;
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b;
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in_bitsignaltemp = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in[0];
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in_bitsignaltemp = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in[0];
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out[0] = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out_bitsignaltemp;
    assign redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out[0] = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(164),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo (
        .valid_in(redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm2_utf8_getc8_b),
        .valid_out(redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo(BITJOIN,995)
    assign bubble_join_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_q = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_data_out;

    // bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo(BITSELECT,996)
    assign bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b = $unsigned(bubble_join_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_q[7:0]);

    // bubble_join_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo(BITJOIN,989)
    assign bubble_join_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_q = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_data_out;

    // bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo(BITSELECT,990)
    assign bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_b = $unsigned(bubble_join_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_q[7:0]);

    // bubble_join_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo(BITJOIN,983)
    assign bubble_join_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_q = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo(BITSELECT,984)
    assign bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_q[7:0]);

    // i_llvm_fpga_mem_ml4347_utf8_getc146(BLACKBOX,229)@165
    // in in_i_stall@20000000
    // out out_ml4347_UTF8_getc_avm_address@20000000
    // out out_ml4347_UTF8_getc_avm_burstcount@20000000
    // out out_ml4347_UTF8_getc_avm_byteenable@20000000
    // out out_ml4347_UTF8_getc_avm_enable@20000000
    // out out_ml4347_UTF8_getc_avm_read@20000000
    // out out_ml4347_UTF8_getc_avm_write@20000000
    // out out_ml4347_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@197
    // out out_o_stall@20000000
    // out out_o_valid@197
    UTF8_getc_i_llvm_fpga_mem_ml4347_utf8_getc0 thei_llvm_fpga_mem_ml4347_utf8_getc146 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D0),
        .in_i_dependence(SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D1),
        .in_i_predicate(SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_backStall),
        .in_i_valid(SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V0),
        .in_ml4347_UTF8_getc_avm_readdata(in_ml4347_UTF8_getc_avm_readdata),
        .in_ml4347_UTF8_getc_avm_readdatavalid(in_ml4347_UTF8_getc_avm_readdatavalid),
        .in_ml4347_UTF8_getc_avm_waitrequest(in_ml4347_UTF8_getc_avm_waitrequest),
        .in_ml4347_UTF8_getc_avm_writeack(in_ml4347_UTF8_getc_avm_writeack),
        .out_ml4347_UTF8_getc_avm_address(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_address),
        .out_ml4347_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_burstcount),
        .out_ml4347_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_byteenable),
        .out_ml4347_UTF8_getc_avm_enable(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_enable),
        .out_ml4347_UTF8_getc_avm_read(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_read),
        .out_ml4347_UTF8_getc_avm_write(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_write),
        .out_ml4347_UTF8_getc_avm_writedata(i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml4347_utf8_getc146(BITJOIN,816)
    assign bubble_join_i_llvm_fpga_mem_ml4347_utf8_getc146_q = i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146(BITSELECT,817)
    assign bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml4347_utf8_getc146_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,573)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2151_q, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b, bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_b, bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x(CHOOSEBITS,572)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_a[0:0]};

    // bubble_join_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo(BITJOIN,986)
    assign bubble_join_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_q = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_data_out;

    // bubble_select_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo(BITSELECT,987)
    assign bubble_select_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_b = $unsigned(bubble_join_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,570)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2151_q, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b, bubble_select_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_b, bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_b, bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x(CHOOSEBITS,569)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_a[0:0]};

    // i_reduction_utf8_getc_130_utf8_getc176(LOGICAL,259)@197
    assign i_reduction_utf8_getc_130_utf8_getc176_q = bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b & bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b;

    // i_reduction_utf8_getc_132_utf8_getc177(LOGICAL,260)@197
    assign i_reduction_utf8_getc_132_utf8_getc177_q = i_reduction_utf8_getc_130_utf8_getc176_q & bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_b;

    // i_reduction_utf8_getc_1_utf8_getc182(MUX,320)@197
    assign i_reduction_utf8_getc_1_utf8_getc182_s = i_reduction_utf8_getc_132_utf8_getc177_q;
    always @(i_reduction_utf8_getc_1_utf8_getc182_s or i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_q or i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_q)
    begin
        unique case (i_reduction_utf8_getc_1_utf8_getc182_s)
            1'b0 : i_reduction_utf8_getc_1_utf8_getc182_q = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_NO_NAME_x_q;
            1'b1 : i_reduction_utf8_getc_1_utf8_getc182_q = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_NO_NAME_x_q;
            default : i_reduction_utf8_getc_1_utf8_getc182_q = 64'b0;
        endcase
    end

    // i_conv58_utf8_getc13_vt_const_63(CONSTANT,218)
    assign i_conv58_utf8_getc13_vt_const_63_q = $unsigned(57'b000000000000000000000000000000000000000000000000000000000);

    // i_conv_utf8_getc9_vt_const_31(CONSTANT,222)
    assign i_conv_utf8_getc9_vt_const_31_q = $unsigned(24'b000000000000000000000000);

    // i_conv_utf8_getc9_sel_x(BITSELECT,564)@197
    assign i_conv_utf8_getc9_sel_x_b = {24'b000000000000000000000000, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b[7:0]};

    // i_conv_utf8_getc9_vt_select_7(BITSELECT,224)@197
    assign i_conv_utf8_getc9_vt_select_7_b = i_conv_utf8_getc9_sel_x_b[7:0];

    // i_conv_utf8_getc9_vt_join(BITJOIN,223)@197
    assign i_conv_utf8_getc9_vt_join_q = {i_conv_utf8_getc9_vt_const_31_q, i_conv_utf8_getc9_vt_select_7_b};

    // i_and4_trunc_utf8_getc12_sel_x(BITSELECT,558)@197
    assign i_and4_trunc_utf8_getc12_sel_x_b = i_conv_utf8_getc9_vt_join_q[6:0];

    // i_conv58_utf8_getc13_sel_x(BITSELECT,563)@197
    assign i_conv58_utf8_getc13_sel_x_b = {57'b000000000000000000000000000000000000000000000000000000000, i_and4_trunc_utf8_getc12_sel_x_b[6:0]};

    // i_conv58_utf8_getc13_vt_select_6(BITSELECT,220)@197
    assign i_conv58_utf8_getc13_vt_select_6_b = i_conv58_utf8_getc13_sel_x_b[6:0];

    // i_conv58_utf8_getc13_vt_join(BITJOIN,219)@197
    assign i_conv58_utf8_getc13_vt_join_q = {i_conv58_utf8_getc13_vt_const_63_q, i_conv58_utf8_getc13_vt_select_6_b};

    // bubble_join_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo(BITJOIN,992)
    assign bubble_join_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_q = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_data_out;

    // bubble_select_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo(BITSELECT,993)
    assign bubble_select_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_b = $unsigned(bubble_join_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,567)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2151_q, bubble_select_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_b, bubble_select_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_b, bubble_select_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_b, bubble_select_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_b, bubble_select_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml4347_utf8_getc146_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x(CHOOSEBITS,566)@197
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[48:48], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_a[0:0]};

    // bubble_join_redist79_i_cmp1_utf8_getc10_c_163_fifo(BITJOIN,1064)
    assign bubble_join_redist79_i_cmp1_utf8_getc10_c_163_fifo_q = redist79_i_cmp1_utf8_getc10_c_163_fifo_data_out;

    // bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo(BITSELECT,1065)
    assign bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo_b = $unsigned(bubble_join_redist79_i_cmp1_utf8_getc10_c_163_fifo_q[0:0]);

    // i_reduction_utf8_getc_0_utf8_getc181(MUX,245)@197
    assign i_reduction_utf8_getc_0_utf8_getc181_s = bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo_b;
    always @(i_reduction_utf8_getc_0_utf8_getc181_s or i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_q or i_conv58_utf8_getc13_vt_join_q)
    begin
        unique case (i_reduction_utf8_getc_0_utf8_getc181_s)
            1'b0 : i_reduction_utf8_getc_0_utf8_getc181_q = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_q;
            1'b1 : i_reduction_utf8_getc_0_utf8_getc181_q = i_conv58_utf8_getc13_vt_join_q;
            default : i_reduction_utf8_getc_0_utf8_getc181_q = 64'b0;
        endcase
    end

    // i_selcond_utf8_getc_0_utf8_getc184(LOGICAL,401)@197
    assign i_selcond_utf8_getc_0_utf8_getc184_q = i_reduction_utf8_getc_129_utf8_getc175_q | i_reduction_utf8_getc_132_utf8_getc177_q;

    // i_selcond_utf8_getc_2_utf8_getc185(LOGICAL,404)@197
    assign i_selcond_utf8_getc_2_utf8_getc185_q = bubble_select_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_b & i_selcond_utf8_getc_0_utf8_getc184_q;

    // i_reduction_utf8_getc_3_utf8_getc186(MUX,379)@197
    assign i_reduction_utf8_getc_3_utf8_getc186_s = i_selcond_utf8_getc_2_utf8_getc185_q;
    always @(i_reduction_utf8_getc_3_utf8_getc186_s or i_reduction_utf8_getc_0_utf8_getc181_q or i_reduction_utf8_getc_1_utf8_getc182_q)
    begin
        unique case (i_reduction_utf8_getc_3_utf8_getc186_s)
            1'b0 : i_reduction_utf8_getc_3_utf8_getc186_q = i_reduction_utf8_getc_0_utf8_getc181_q;
            1'b1 : i_reduction_utf8_getc_3_utf8_getc186_q = i_reduction_utf8_getc_1_utf8_getc182_q;
            default : i_reduction_utf8_getc_3_utf8_getc186_q = 64'b0;
        endcase
    end

    // i_reduction_utf8_getc_2_utf8_getc183(MUX,370)@197
    assign i_reduction_utf8_getc_2_utf8_getc183_s = i_acl_12_utf8_getc180_q;
    always @(i_reduction_utf8_getc_2_utf8_getc183_s or i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_q or i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_q)
    begin
        unique case (i_reduction_utf8_getc_2_utf8_getc183_s)
            1'b0 : i_reduction_utf8_getc_2_utf8_getc183_q = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_NO_NAME_x_q;
            1'b1 : i_reduction_utf8_getc_2_utf8_getc183_q = i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_NO_NAME_x_q;
            default : i_reduction_utf8_getc_2_utf8_getc183_q = 64'b0;
        endcase
    end

    // i_selcond_utf8_getc_3_utf8_getc187(LOGICAL,405)@197
    assign i_selcond_utf8_getc_3_utf8_getc187_q = i_reduction_utf8_getc_134_utf8_getc179_q ^ VCC_q;

    // i_selcond_utf8_getc_4_utf8_getc188(LOGICAL,406)@197
    assign i_selcond_utf8_getc_4_utf8_getc188_q = i_acl_12_utf8_getc180_q ^ VCC_q;

    // i_selcond_utf8_getc_5_utf8_getc189(LOGICAL,407)@197
    assign i_selcond_utf8_getc_5_utf8_getc189_q = i_selcond_utf8_getc_4_utf8_getc188_q & i_selcond_utf8_getc_3_utf8_getc187_q;

    // i_selcond_utf8_getc_6_utf8_getc190(LOGICAL,408)@197
    assign i_selcond_utf8_getc_6_utf8_getc190_q = i_selcond_utf8_getc_5_utf8_getc189_q | bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo_b;

    // SE_i_selcond_utf8_getc_3_utf8_getc187(STALLENABLE,1487)
    // Valid signal propagation
    assign SE_i_selcond_utf8_getc_3_utf8_getc187_V0 = SE_i_selcond_utf8_getc_3_utf8_getc187_wireValid;
    // Backward Stall generation
    assign SE_i_selcond_utf8_getc_3_utf8_getc187_backStall = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_backStall | ~ (SE_i_selcond_utf8_getc_3_utf8_getc187_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_selcond_utf8_getc_3_utf8_getc187_and0 = SE_i_reduction_utf8_getc_133_utf8_getc178_V1;
    assign SE_i_selcond_utf8_getc_3_utf8_getc187_and1 = SE_i_acl_12_utf8_getc180_V2 & SE_i_selcond_utf8_getc_3_utf8_getc187_and0;
    assign SE_i_selcond_utf8_getc_3_utf8_getc187_wireValid = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V1 & SE_i_selcond_utf8_getc_3_utf8_getc187_and1;

    // SE_i_reduction_utf8_getc_2_utf8_getc183(STALLENABLE,1452)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_2_utf8_getc183_V0 = SE_i_reduction_utf8_getc_2_utf8_getc183_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_2_utf8_getc183_backStall = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_backStall | ~ (SE_i_reduction_utf8_getc_2_utf8_getc183_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_2_utf8_getc183_and0 = SE_i_acl_12_utf8_getc180_V1;
    assign SE_i_reduction_utf8_getc_2_utf8_getc183_and1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_reduction_utf8_getc_2_utf8_getc183_and0;
    assign SE_i_reduction_utf8_getc_2_utf8_getc183_wireValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_reduction_utf8_getc_2_utf8_getc183_and1;

    // SR_SE_i_reduction_utf8_getc_4_utf8_getc191(STALLREG,2245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data1 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data2 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid <= SE_i_reduction_utf8_getc_4_utf8_getc191_backStall & (SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid | SR_SE_i_reduction_utf8_getc_4_utf8_getc191_i_valid);

            if (SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data0 <= i_selcond_utf8_getc_6_utf8_getc190_q;
                SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data1 <= i_reduction_utf8_getc_2_utf8_getc183_q;
                SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data2 <= i_reduction_utf8_getc_3_utf8_getc186_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and0 = SE_i_reduction_utf8_getc_2_utf8_getc183_V0;
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and1 = SE_i_selcond_utf8_getc_0_utf8_getc184_V0 & SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and0;
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_i_valid = SE_i_selcond_utf8_getc_3_utf8_getc187_V0 & SR_SE_i_reduction_utf8_getc_4_utf8_getc191_and1;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_backStall = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid | ~ (SR_SE_i_reduction_utf8_getc_4_utf8_getc191_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_V = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid : SR_SE_i_reduction_utf8_getc_4_utf8_getc191_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D0 = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data0 : i_selcond_utf8_getc_6_utf8_getc190_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D1 = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data1 : i_reduction_utf8_getc_2_utf8_getc183_q;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D2 = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_4_utf8_getc191_r_data2 : i_reduction_utf8_getc_3_utf8_getc186_q;

    // i_reduction_utf8_getc_4_utf8_getc191(MUX,382)@197 + 1
    assign i_reduction_utf8_getc_4_utf8_getc191_s = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_reduction_utf8_getc_4_utf8_getc191_q <= 64'b0;
        end
        else if (SE_i_reduction_utf8_getc_4_utf8_getc191_backEN == 1'b1)
        begin
            unique case (i_reduction_utf8_getc_4_utf8_getc191_s)
                1'b0 : i_reduction_utf8_getc_4_utf8_getc191_q <= SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D1;
                1'b1 : i_reduction_utf8_getc_4_utf8_getc191_q <= SR_SE_i_reduction_utf8_getc_4_utf8_getc191_D2;
                default : i_reduction_utf8_getc_4_utf8_getc191_q <= 64'b0;
            endcase
        end
    end

    // i_reduction_utf8_getc_135_utf8_getc197(LOGICAL,263)@197
    assign i_reduction_utf8_getc_135_utf8_getc197_q = i_cmp15_utf8_getc148_q & bubble_select_redist102_i_cmp10_not_utf8_getc19_q_32_fifo_b;

    // i_cmp26_not_utf8_getc154(LOGICAL,200)@197
    assign i_cmp26_not_utf8_getc154_q = i_cmp26_utf8_getc153_c ^ VCC_q;

    // i_reduction_utf8_getc_136_utf8_getc198(LOGICAL,264)@197
    assign i_reduction_utf8_getc_136_utf8_getc198_q = i_cmp26_not_utf8_getc154_q & i_reduction_utf8_getc_135_utf8_getc197_q;

    // i_reduction_utf8_getc_140_utf8_getc202(LOGICAL,269)@197
    assign i_reduction_utf8_getc_140_utf8_getc202_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b & bubble_select_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_b;

    // i_reduction_utf8_getc_141_utf8_getc203(LOGICAL,270)@197
    assign i_reduction_utf8_getc_141_utf8_getc203_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & i_reduction_utf8_getc_140_utf8_getc202_q;

    // i_reduction_utf8_getc_142_utf8_getc204(LOGICAL,271)@197
    assign i_reduction_utf8_getc_142_utf8_getc204_q = i_cmp15_utf8_getc148_q & i_reduction_utf8_getc_141_utf8_getc203_q;

    // i_cmp112_not_utf8_getc163(LOGICAL,181)@197
    assign i_cmp112_not_utf8_getc163_q = i_cmp112_utf8_getc162_c ^ VCC_q;

    // i_reduction_utf8_getc_143_utf8_getc205(LOGICAL,272)@197
    assign i_reduction_utf8_getc_143_utf8_getc205_q = i_cmp112_not_utf8_getc163_q & i_reduction_utf8_getc_142_utf8_getc204_q;

    // i_reduction_utf8_getc_5_utf8_getc215(MUX,387)@197
    assign i_reduction_utf8_getc_5_utf8_getc215_s = bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b;
    always @(i_reduction_utf8_getc_5_utf8_getc215_s or i_reduction_utf8_getc_143_utf8_getc205_q or i_reduction_utf8_getc_136_utf8_getc198_q)
    begin
        unique case (i_reduction_utf8_getc_5_utf8_getc215_s)
            1'b0 : i_reduction_utf8_getc_5_utf8_getc215_q = i_reduction_utf8_getc_143_utf8_getc205_q;
            1'b1 : i_reduction_utf8_getc_5_utf8_getc215_q = i_reduction_utf8_getc_136_utf8_getc198_q;
            default : i_reduction_utf8_getc_5_utf8_getc215_q = 1'b0;
        endcase
    end

    // bubble_join_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo(BITJOIN,863)
    assign bubble_join_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_q = redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_data_out;

    // bubble_select_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo(BITSELECT,864)
    assign bubble_select_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_b = $unsigned(bubble_join_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_q[0:0]);

    // i_reduction_utf8_getc_152_utf8_getc211(LOGICAL,279)@197
    assign i_reduction_utf8_getc_152_utf8_getc211_q = bubble_select_redist63_i_cmp77_utf8_getc104_q_66_fifo_b & bubble_select_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_b;

    // i_reduction_utf8_getc_153_utf8_getc212(LOGICAL,280)@197
    assign i_reduction_utf8_getc_153_utf8_getc212_q = bubble_select_redist71_i_cmp40_utf8_getc124_q_33_fifo_b & i_reduction_utf8_getc_152_utf8_getc211_q;

    // i_reduction_utf8_getc_154_utf8_getc213(LOGICAL,281)@197
    assign i_reduction_utf8_getc_154_utf8_getc213_q = i_cmp15_utf8_getc148_q & i_reduction_utf8_getc_153_utf8_getc212_q;

    // c_i64_67108864384(CONSTANT,26)
    assign c_i64_67108864384_q = $unsigned(64'b0000000000000000000000000000000000000100000000000000000000000000);

    // i_cmp243_utf8_getc170(COMPARE,199)@197
    assign i_cmp243_utf8_getc170_a = {2'b00, i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_0s_v64i32_reduction_utf8_getc_125_shuffle_utf8_getc0_NO_NAME_x_q};
    assign i_cmp243_utf8_getc170_b = {2'b00, c_i64_67108864384_q};
    assign i_cmp243_utf8_getc170_o = $unsigned(i_cmp243_utf8_getc170_a) - $unsigned(i_cmp243_utf8_getc170_b);
    assign i_cmp243_utf8_getc170_c[0] = i_cmp243_utf8_getc170_o[65];

    // i_cmp243_not_utf8_getc171(LOGICAL,198)@197
    assign i_cmp243_not_utf8_getc171_q = i_cmp243_utf8_getc170_c ^ VCC_q;

    // i_reduction_utf8_getc_155_utf8_getc214(LOGICAL,282)@197
    assign i_reduction_utf8_getc_155_utf8_getc214_q = i_cmp243_not_utf8_getc171_q & i_reduction_utf8_getc_154_utf8_getc213_q;

    // i_selcond_utf8_getc_7_utf8_getc217(LOGICAL,409)@197
    assign i_selcond_utf8_getc_7_utf8_getc217_q = bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b | bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b;

    // i_reduction_utf8_getc_7_utf8_getc218(MUX,392)@197 + 1
    assign i_reduction_utf8_getc_7_utf8_getc218_s = i_selcond_utf8_getc_7_utf8_getc217_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_reduction_utf8_getc_7_utf8_getc218_q <= 1'b0;
        end
        else if (SE_i_reduction_utf8_getc_7_utf8_getc218_backEN == 1'b1)
        begin
            unique case (i_reduction_utf8_getc_7_utf8_getc218_s)
                1'b0 : i_reduction_utf8_getc_7_utf8_getc218_q <= i_reduction_utf8_getc_155_utf8_getc214_q;
                1'b1 : i_reduction_utf8_getc_7_utf8_getc218_q <= i_reduction_utf8_getc_5_utf8_getc215_q;
                default : i_reduction_utf8_getc_7_utf8_getc218_q <= 1'b0;
            endcase
        end
    end

    // i_reduction_utf8_getc_6_utf8_getc216(MUX,389)@197 + 1
    assign i_reduction_utf8_getc_6_utf8_getc216_s = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_reduction_utf8_getc_6_utf8_getc216_q <= 1'b0;
        end
        else if (SE_i_reduction_utf8_getc_6_utf8_getc216_backEN == 1'b1)
        begin
            unique case (i_reduction_utf8_getc_6_utf8_getc216_s)
                1'b0 : i_reduction_utf8_getc_6_utf8_getc216_q <= SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D1;
                1'b1 : i_reduction_utf8_getc_6_utf8_getc216_q <= SR_SE_i_reduction_utf8_getc_6_utf8_getc216_D2;
                default : i_reduction_utf8_getc_6_utf8_getc216_q <= 1'b0;
            endcase
        end
    end

    // i_selcond_utf8_getc_9_utf8_getc219(LOGICAL,410)@197
    assign i_selcond_utf8_getc_9_utf8_getc219_q = i_not_cmp118_utf8_getc63_q | bubble_select_redist69_i_cmp69_utf8_getc30_q_163_fifo_b;

    // i_selcond_utf8_getc_11_utf8_getc220(LOGICAL,402)@197
    assign i_selcond_utf8_getc_11_utf8_getc220_q = bubble_select_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_b & i_selcond_utf8_getc_9_utf8_getc219_q;

    // i_selcond_utf8_getc_12_utf8_getc221(LOGICAL,403)@197 + 1
    assign i_selcond_utf8_getc_12_utf8_getc221_qi = i_selcond_utf8_getc_11_utf8_getc220_q | bubble_select_redist60_i_cmp8_utf8_getc15_q_163_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_selcond_utf8_getc_12_utf8_getc221_delay ( .xin(i_selcond_utf8_getc_12_utf8_getc221_qi), .xout(i_selcond_utf8_getc_12_utf8_getc221_q), .ena(SE_i_selcond_utf8_getc_12_utf8_getc221_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_8_utf8_getc222(MUX,398)@198
    assign i_reduction_utf8_getc_8_utf8_getc222_s = i_selcond_utf8_getc_12_utf8_getc221_q;
    always @(i_reduction_utf8_getc_8_utf8_getc222_s or i_reduction_utf8_getc_6_utf8_getc216_q or i_reduction_utf8_getc_7_utf8_getc218_q)
    begin
        unique case (i_reduction_utf8_getc_8_utf8_getc222_s)
            1'b0 : i_reduction_utf8_getc_8_utf8_getc222_q = i_reduction_utf8_getc_6_utf8_getc216_q;
            1'b1 : i_reduction_utf8_getc_8_utf8_getc222_q = i_reduction_utf8_getc_7_utf8_getc218_q;
            default : i_reduction_utf8_getc_8_utf8_getc222_q = 1'b0;
        endcase
    end

    // redist80_i_cmp1_utf8_getc10_c_164_0(REG,774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_i_cmp1_utf8_getc10_c_164_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist80_i_cmp1_utf8_getc10_c_164_0_backEN == 1'b1)
        begin
            redist80_i_cmp1_utf8_getc10_c_164_0_q <= $unsigned(bubble_select_redist79_i_cmp1_utf8_getc10_c_163_fifo_b);
        end
    end

    // i_acl_424_utf8_getc223(LOGICAL,114)@198
    assign i_acl_424_utf8_getc223_q = redist80_i_cmp1_utf8_getc10_c_164_0_q | i_reduction_utf8_getc_8_utf8_getc222_q;

    // i_acl_425_utf8_getc224(LOGICAL,115)@198
    assign i_acl_425_utf8_getc224_q = i_acl_424_utf8_getc223_q & redist57_i_cmp_not_utf8_getc6_q_1_0_q;

    // i_unnamed_utf8_getc225(LOGICAL,434)@198
    assign i_unnamed_utf8_getc225_q = i_acl_425_utf8_getc224_q ^ VCC_q;

    // bubble_join_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo(BITJOIN,860)
    assign bubble_join_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_q = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_data_out;

    // bubble_select_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo(BITSELECT,861)
    assign bubble_select_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_b = $unsigned(bubble_join_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_q[63:0]);

    // SE_i_reduction_utf8_getc_8_utf8_getc222(STALLENABLE,1480)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg0 <= SE_i_reduction_utf8_getc_8_utf8_getc222_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg1 <= SE_i_reduction_utf8_getc_8_utf8_getc222_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_consumed0 = (~ (SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall) & SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid) | SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg0;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_consumed1 = (~ (redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out) & SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid) | SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_StallValid = SE_i_reduction_utf8_getc_8_utf8_getc222_backStall & SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_toReg0 = SE_i_reduction_utf8_getc_8_utf8_getc222_StallValid & SE_i_reduction_utf8_getc_8_utf8_getc222_consumed0;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_toReg1 = SE_i_reduction_utf8_getc_8_utf8_getc222_StallValid & SE_i_reduction_utf8_getc_8_utf8_getc222_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_or0 = SE_i_reduction_utf8_getc_8_utf8_getc222_consumed0;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_wireStall = ~ (SE_i_reduction_utf8_getc_8_utf8_getc222_consumed1 & SE_i_reduction_utf8_getc_8_utf8_getc222_or0);
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_backStall = SE_i_reduction_utf8_getc_8_utf8_getc222_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_V0 = SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid & ~ (SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg0);
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_V1 = SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid & ~ (SE_i_reduction_utf8_getc_8_utf8_getc222_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_and0 = SE_i_reduction_utf8_getc_6_utf8_getc216_V0;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_and1 = SE_i_reduction_utf8_getc_7_utf8_getc218_V0 & SE_i_reduction_utf8_getc_8_utf8_getc222_and0;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_and2 = SE_i_selcond_utf8_getc_12_utf8_getc221_V0 & SE_i_reduction_utf8_getc_8_utf8_getc222_and1;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_and3 = SE_redist80_i_cmp1_utf8_getc10_c_164_0_V1 & SE_i_reduction_utf8_getc_8_utf8_getc222_and2;
    assign SE_i_reduction_utf8_getc_8_utf8_getc222_wireValid = SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V0 & SE_i_reduction_utf8_getc_8_utf8_getc222_and3;

    // SE_i_reduction_utf8_getc_4_utf8_getc191(STALLENABLE,1464)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_4_utf8_getc191_V0 = SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_4_utf8_getc191_s_tv_0 = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall & SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_4_utf8_getc191_backEN = ~ (SE_i_reduction_utf8_getc_4_utf8_getc191_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_4_utf8_getc191_v_s_0 = SE_i_reduction_utf8_getc_4_utf8_getc191_backEN & SR_SE_i_reduction_utf8_getc_4_utf8_getc191_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_4_utf8_getc191_backStall = ~ (SE_i_reduction_utf8_getc_4_utf8_getc191_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_4_utf8_getc191_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0 <= SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0 & SE_i_reduction_utf8_getc_4_utf8_getc191_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_4_utf8_getc191_R_v_0 <= SE_i_reduction_utf8_getc_4_utf8_getc191_v_s_0;
            end

        end
    end

    // SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo(STALLREG,2246)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid <= 1'b0;
            SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data2 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid <= SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall & (SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid | SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_i_valid);

            if (SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data0 <= $unsigned(bubble_select_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_b);
                SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data1 <= i_unnamed_utf8_getc225_q;
                SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data2 <= i_reduction_utf8_getc_4_utf8_getc191_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and0 = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out;
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and1 = SE_i_reduction_utf8_getc_4_utf8_getc191_V0 & SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and0;
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_i_valid = SE_i_reduction_utf8_getc_8_utf8_getc222_V0 & SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid | ~ (SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid : SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D0 = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data0 : bubble_select_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_b;
    // Data1
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D1 = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data1 : i_unnamed_utf8_getc225_q;
    // Data2
    assign SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D2 = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_r_data2 : i_reduction_utf8_getc_4_utf8_getc191_q;

    // i_llvm_fpga_mem_memdep_1_utf8_getc226(BLACKBOX,228)@198
    // in in_i_stall@20000000
    // out out_lsu_memdep_1_o_active@20000000
    // out out_memdep_1_UTF8_getc_avm_address@20000000
    // out out_memdep_1_UTF8_getc_avm_burstcount@20000000
    // out out_memdep_1_UTF8_getc_avm_byteenable@20000000
    // out out_memdep_1_UTF8_getc_avm_enable@20000000
    // out out_memdep_1_UTF8_getc_avm_read@20000000
    // out out_memdep_1_UTF8_getc_avm_write@20000000
    // out out_memdep_1_UTF8_getc_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@229
    // out out_o_writeack@229
    UTF8_getc_i_llvm_fpga_mem_memdep_1_utf8_getc0 thei_llvm_fpga_mem_memdep_1_utf8_getc226 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D0),
        .in_i_predicate(SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D1),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_backStall),
        .in_i_valid(SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_V0),
        .in_i_writedata(SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_D2),
        .in_memdep_1_UTF8_getc_avm_readdata(in_memdep_1_UTF8_getc_avm_readdata),
        .in_memdep_1_UTF8_getc_avm_readdatavalid(in_memdep_1_UTF8_getc_avm_readdatavalid),
        .in_memdep_1_UTF8_getc_avm_waitrequest(in_memdep_1_UTF8_getc_avm_waitrequest),
        .in_memdep_1_UTF8_getc_avm_writeack(in_memdep_1_UTF8_getc_avm_writeack),
        .out_lsu_memdep_1_o_active(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_lsu_memdep_1_o_active),
        .out_memdep_1_UTF8_getc_avm_address(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_address),
        .out_memdep_1_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_burstcount),
        .out_memdep_1_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_byteenable),
        .out_memdep_1_UTF8_getc_avm_enable(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_enable),
        .out_memdep_1_UTF8_getc_avm_read(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_read),
        .out_memdep_1_UTF8_getc_avm_write(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_write),
        .out_memdep_1_UTF8_getc_avm_writedata(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_1_utf8_getc226(BITJOIN,812)
    assign bubble_join_i_llvm_fpga_mem_memdep_1_utf8_getc226_q = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_1_utf8_getc226(BITSELECT,813)
    assign bubble_select_i_llvm_fpga_mem_memdep_1_utf8_getc226_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_1_utf8_getc226_q[0:0]);

    // bubble_join_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo(BITJOIN,1130)
    assign bubble_join_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_q = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_data_out;

    // bubble_select_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo(BITSELECT,1131)
    assign bubble_select_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_b = $unsigned(bubble_join_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_q[2:0]);

    // i_acl_19_utf8_getc196_vt_join(BITJOIN,83)@229
    assign i_acl_19_utf8_getc196_vt_join_q = {i_acl_17_utf8_getc194_vt_const_31_q, bubble_select_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_b};

    // c_i32_0389(CONSTANT,6)
    assign c_i32_0389_q = $unsigned(32'b00000000000000000000000000000000);

    // i_acl_225_utf8_getc340(MUX,92)@228 + 1
    assign i_acl_225_utf8_getc340_s = SR_SE_i_acl_225_utf8_getc340_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_225_utf8_getc340_q <= 32'b0;
        end
        else if (SE_i_acl_225_utf8_getc340_backEN == 1'b1)
        begin
            unique case (i_acl_225_utf8_getc340_s)
                1'b0 : i_acl_225_utf8_getc340_q <= SR_SE_i_acl_225_utf8_getc340_D1;
                1'b1 : i_acl_225_utf8_getc340_q <= c_i32_4386_q;
                default : i_acl_225_utf8_getc340_q <= 32'b0;
            endcase
        end
    end

    // bubble_join_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo(BITJOIN,899)
    assign bubble_join_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_q = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_data_out;

    // bubble_select_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo(BITSELECT,900)
    assign bubble_select_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_b = $unsigned(bubble_join_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_q[0:0]);

    // i_acl_230_utf8_getc346(MUX,95)@229
    assign i_acl_230_utf8_getc346_s = bubble_select_redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_b;
    always @(i_acl_230_utf8_getc346_s or i_acl_225_utf8_getc340_q or c_i32_3387_q)
    begin
        unique case (i_acl_230_utf8_getc346_s)
            1'b0 : i_acl_230_utf8_getc346_q = i_acl_225_utf8_getc340_q;
            1'b1 : i_acl_230_utf8_getc346_q = c_i32_3387_q;
            default : i_acl_230_utf8_getc346_q = 32'b0;
        endcase
    end

    // bubble_join_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo(BITJOIN,896)
    assign bubble_join_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_q = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_data_out;

    // bubble_select_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo(BITSELECT,897)
    assign bubble_select_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_b = $unsigned(bubble_join_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_q[0:0]);

    // i_acl_234_utf8_getc349(MUX,96)@229
    assign i_acl_234_utf8_getc349_s = bubble_select_redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_b;
    always @(i_acl_234_utf8_getc349_s or i_acl_230_utf8_getc346_q or c_i32_1388_q)
    begin
        unique case (i_acl_234_utf8_getc349_s)
            1'b0 : i_acl_234_utf8_getc349_q = i_acl_230_utf8_getc346_q;
            1'b1 : i_acl_234_utf8_getc349_q = c_i32_1388_q;
            default : i_acl_234_utf8_getc349_q = 32'b0;
        endcase
    end

    // bubble_join_redist56_i_cmp_utf8_getc4_c_227_fifo(BITJOIN,1004)
    assign bubble_join_redist56_i_cmp_utf8_getc4_c_227_fifo_q = redist56_i_cmp_utf8_getc4_c_227_fifo_data_out;

    // bubble_select_redist56_i_cmp_utf8_getc4_c_227_fifo(BITSELECT,1005)
    assign bubble_select_redist56_i_cmp_utf8_getc4_c_227_fifo_b = $unsigned(bubble_join_redist56_i_cmp_utf8_getc4_c_227_fifo_q[0:0]);

    // i_acl_235_utf8_getc350(MUX,97)@229
    assign i_acl_235_utf8_getc350_s = bubble_select_redist56_i_cmp_utf8_getc4_c_227_fifo_b;
    always @(i_acl_235_utf8_getc350_s or i_acl_234_utf8_getc349_q or c_i32_0389_q)
    begin
        unique case (i_acl_235_utf8_getc350_s)
            1'b0 : i_acl_235_utf8_getc350_q = i_acl_234_utf8_getc349_q;
            1'b1 : i_acl_235_utf8_getc350_q = c_i32_0389_q;
            default : i_acl_235_utf8_getc350_q = 32'b0;
        endcase
    end

    // bubble_join_redist103_i_acl_425_utf8_getc224_q_31_fifo(BITJOIN,1121)
    assign bubble_join_redist103_i_acl_425_utf8_getc224_q_31_fifo_q = redist103_i_acl_425_utf8_getc224_q_31_fifo_data_out;

    // bubble_select_redist103_i_acl_425_utf8_getc224_q_31_fifo(BITSELECT,1122)
    assign bubble_select_redist103_i_acl_425_utf8_getc224_q_31_fifo_b = $unsigned(bubble_join_redist103_i_acl_425_utf8_getc224_q_31_fifo_q[0:0]);

    // i_acl_263_utf8_getc351(MUX,98)@229
    assign i_acl_263_utf8_getc351_s = bubble_select_redist103_i_acl_425_utf8_getc224_q_31_fifo_b;
    always @(i_acl_263_utf8_getc351_s or i_acl_235_utf8_getc350_q or i_acl_19_utf8_getc196_vt_join_q)
    begin
        unique case (i_acl_263_utf8_getc351_s)
            1'b0 : i_acl_263_utf8_getc351_q = i_acl_235_utf8_getc350_q;
            1'b1 : i_acl_263_utf8_getc351_q = i_acl_19_utf8_getc196_vt_join_q;
            default : i_acl_263_utf8_getc351_q = 32'b0;
        endcase
    end

    // i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352(BLACKBOX,225)@229
    // in in_i_stall@20000000
    // out out_iowr_bl_return_UTF8_getc_o_fifodata@20000000
    // out out_iowr_bl_return_UTF8_getc_o_fifovalid@20000000
    // out out_o_stall@20000000
    UTF8_getc_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc0 thei_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352 (
        .in_i_data(i_acl_263_utf8_getc351_q),
        .in_i_dependence(bubble_select_i_llvm_fpga_mem_memdep_1_utf8_getc226_b),
        .in_i_stall(SE_out_i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_backStall),
        .in_i_valid(SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_V0),
        .in_iowr_bl_return_UTF8_getc_i_fifoready(in_iowr_bl_return_UTF8_getc_i_fifoready),
        .out_iowr_bl_return_UTF8_getc_o_fifodata(i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifodata),
        .out_iowr_bl_return_UTF8_getc_o_fifovalid(i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifovalid),
        .out_o_ack(),
        .out_o_stall(i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_stall),
        .out_o_valid(i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226(STALLENABLE,1302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed0 = (~ (SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_backStall) & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid) | SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed1 = (~ (SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid) | SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid) | SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_StallValid = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_backStall & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg0 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_StallValid & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg1 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_StallValid & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_toReg2 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_StallValid & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or0 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or1 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed1 & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_consumed2 & SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_backStall = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V0 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V1 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V2 = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_wireValid = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_o_valid;

    // SE_i_acl_225_utf8_getc340(STALLENABLE,1181)
    // Valid signal propagation
    assign SE_i_acl_225_utf8_getc340_V0 = SE_i_acl_225_utf8_getc340_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_225_utf8_getc340_s_tv_0 = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall & SE_i_acl_225_utf8_getc340_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_225_utf8_getc340_backEN = ~ (SE_i_acl_225_utf8_getc340_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_225_utf8_getc340_v_s_0 = SE_i_acl_225_utf8_getc340_backEN & SR_SE_i_acl_225_utf8_getc340_V;
    // Backward Stall generation
    assign SE_i_acl_225_utf8_getc340_backStall = ~ (SE_i_acl_225_utf8_getc340_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_225_utf8_getc340_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_225_utf8_getc340_backEN == 1'b0)
            begin
                SE_i_acl_225_utf8_getc340_R_v_0 <= SE_i_acl_225_utf8_getc340_R_v_0 & SE_i_acl_225_utf8_getc340_s_tv_0;
            end
            else
            begin
                SE_i_acl_225_utf8_getc340_R_v_0 <= SE_i_acl_225_utf8_getc340_v_s_0;
            end

        end
    end

    // i_reduction_utf8_getc_257_utf8_getc348(LOGICAL,365)@198 + 1
    assign i_reduction_utf8_getc_257_utf8_getc348_qi = SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D0 & SR_SE_i_reduction_utf8_getc_257_utf8_getc348_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_257_utf8_getc348_delay ( .xin(i_reduction_utf8_getc_257_utf8_getc348_qi), .xout(i_reduction_utf8_getc_257_utf8_getc348_q), .ena(SE_i_reduction_utf8_getc_257_utf8_getc348_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo(STALLFIFO,711)
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_257_utf8_getc348_V0;
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_data_in = i_reduction_utf8_getc_257_utf8_getc348_q;
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in_bitsignaltemp = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in[0];
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in_bitsignaltemp = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in[0];
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out[0] = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out_bitsignaltemp;
    assign redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out[0] = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo (
        .valid_in(redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_257_utf8_getc348_q),
        .valid_out(redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_254_utf8_getc345(LOGICAL,363)@197 + 1
    assign i_reduction_utf8_getc_254_utf8_getc345_qi = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D0 & SR_SE_i_reduction_utf8_getc_254_utf8_getc345_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_254_utf8_getc345_delay ( .xin(i_reduction_utf8_getc_254_utf8_getc345_qi), .xout(i_reduction_utf8_getc_254_utf8_getc345_q), .ena(SE_i_reduction_utf8_getc_254_utf8_getc345_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo(STALLFIFO,712)
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in = SE_i_reduction_utf8_getc_254_utf8_getc345_V0;
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_data_in = i_reduction_utf8_getc_254_utf8_getc345_q;
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in_bitsignaltemp = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in[0];
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in_bitsignaltemp = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in[0];
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out[0] = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out_bitsignaltemp;
    assign redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out[0] = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo (
        .valid_in(redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_254_utf8_getc345_q),
        .valid_out(redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist103_i_acl_425_utf8_getc224_q_31_fifo(STALLFIFO,797)
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in = SE_i_reduction_utf8_getc_8_utf8_getc222_V1;
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_data_in = i_acl_425_utf8_getc224_q;
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in_bitsignaltemp = redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in[0];
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in_bitsignaltemp = redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in[0];
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out[0] = redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out_bitsignaltemp;
    assign redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out[0] = redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist103_i_acl_425_utf8_getc224_q_31_fifo (
        .valid_in(redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_425_utf8_getc224_q),
        .valid_out(redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist103_i_acl_425_utf8_getc224_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist103_i_acl_425_utf8_getc224_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0(REG,803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_q <= $unsigned(3'b000);
        end
        else if (SE_redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_backEN == 1'b1)
        begin
            redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_q <= $unsigned(SR_SE_i_acl_15_utf8_getc192_D0);
        end
    end

    // i_acl_18_utf8_getc195_vt_join(BITJOIN,78)@198
    assign i_acl_18_utf8_getc195_vt_join_q = {i_acl_17_utf8_getc194_vt_const_31_q, redist108_i_acl_18_utf8_getc195_vt_select_2_b_1_0_q};

    // i_acl_19_utf8_getc196(MUX,81)@198
    assign i_acl_19_utf8_getc196_s = redist80_i_cmp1_utf8_getc10_c_164_0_q;
    always @(i_acl_19_utf8_getc196_s or i_acl_18_utf8_getc195_vt_join_q or c_i32_1354_q)
    begin
        unique case (i_acl_19_utf8_getc196_s)
            1'b0 : i_acl_19_utf8_getc196_q = i_acl_18_utf8_getc195_vt_join_q;
            1'b1 : i_acl_19_utf8_getc196_q = c_i32_1354_q;
            default : i_acl_19_utf8_getc196_q = 32'b0;
        endcase
    end

    // i_acl_19_utf8_getc196_vt_select_2(BITSELECT,84)@198
    assign i_acl_19_utf8_getc196_vt_select_2_b = i_acl_19_utf8_getc196_q[2:0];

    // redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo(STALLFIFO,802)
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in = SE_i_acl_18_utf8_getc195_vt_join_V0;
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_data_in = i_acl_19_utf8_getc196_vt_select_2_b;
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in_bitsignaltemp = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in[0];
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in_bitsignaltemp = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in[0];
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out[0] = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out_bitsignaltemp;
    assign redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out[0] = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(3),
        .IMPL("ram")
    ) theredist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo (
        .valid_in(redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_19_utf8_getc196_vt_select_2_b),
        .valid_out(redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo(STALLENABLE,1761)
    // Valid signal propagation
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_V0 = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall = i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_o_stall | ~ (SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and0 = redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_valid_out;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and1 = redist103_i_acl_425_utf8_getc224_q_31_fifo_valid_out & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and0;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and2 = redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and1;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and3 = redist18_i_reduction_utf8_getc_254_utf8_getc345_q_32_fifo_valid_out & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and2;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and4 = redist17_i_reduction_utf8_getc_257_utf8_getc348_q_31_fifo_valid_out & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and3;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and5 = SE_i_acl_225_utf8_getc340_V0 & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and4;
    assign SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V1 & SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_and5;

    // redist56_i_cmp_utf8_getc4_c_227_fifo(STALLFIFO,750)
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V7;
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in = SE_out_redist107_i_acl_19_utf8_getc196_vt_select_2_b_31_fifo_backStall;
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_data_in = bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo_b;
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in_bitsignaltemp = redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in[0];
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in_bitsignaltemp = redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in[0];
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out[0] = redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out_bitsignaltemp;
    assign redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out[0] = redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_cmp_utf8_getc4_c_227_fifo (
        .valid_in(redist56_i_cmp_utf8_getc4_c_227_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_cmp_utf8_getc4_c_227_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist55_i_cmp_utf8_getc4_c_195_fifo_b),
        .valid_out(redist56_i_cmp_utf8_getc4_c_227_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_cmp_utf8_getc4_c_227_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0(STALLREG,2221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid <= 1'b0;
            SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid <= SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall & (SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid | SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_i_valid);

            if (SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_data0 <= i_cmp_not_utf8_getc6_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_i_valid = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V6;
    // Stall signal propagation
    assign SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall = SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid | ~ (SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_i_valid);

    // Valid
    assign SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_V = SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid == 1'b1 ? SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid : SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_i_valid;

    assign SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_D0 = SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_valid == 1'b1 ? SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_r_data0 : i_cmp_not_utf8_getc6_q;

    // SE_i_reduction_utf8_getc_253_utf8_getc344(STALLENABLE,1444)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_253_utf8_getc344_V0 = SE_i_reduction_utf8_getc_253_utf8_getc344_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_253_utf8_getc344_backStall = SR_SE_i_reduction_utf8_getc_254_utf8_getc345_backStall | ~ (SE_i_reduction_utf8_getc_253_utf8_getc344_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_253_utf8_getc344_and0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V5;
    assign SE_i_reduction_utf8_getc_253_utf8_getc344_wireValid = SE_out_redist60_i_cmp8_utf8_getc15_q_163_fifo_V2 & SE_i_reduction_utf8_getc_253_utf8_getc344_and0;

    // SE_i_reduction_utf8_getc_249_utf8_getc337(STALLENABLE,1439)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_249_utf8_getc337_V0 = SE_i_reduction_utf8_getc_249_utf8_getc337_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_249_utf8_getc337_backStall = SR_SE_i_reduction_utf8_getc_251_utf8_getc339_backStall | ~ (SE_i_reduction_utf8_getc_249_utf8_getc337_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_249_utf8_getc337_and0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    assign SE_i_reduction_utf8_getc_249_utf8_getc337_wireValid = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V4 & SE_i_reduction_utf8_getc_249_utf8_getc337_and0;

    // SE_i_reduction_utf8_getc_241_utf8_getc329(STALLENABLE,1433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg0 <= SE_i_reduction_utf8_getc_241_utf8_getc329_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg1 <= SE_i_reduction_utf8_getc_241_utf8_getc329_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_242_utf8_getc330_backStall) & SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid) | SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg0;
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_246_utf8_getc333_backStall) & SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid) | SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg1;
    // Consuming
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_StallValid = SE_i_reduction_utf8_getc_241_utf8_getc329_backStall & SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid;
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_toReg0 = SE_i_reduction_utf8_getc_241_utf8_getc329_StallValid & SE_i_reduction_utf8_getc_241_utf8_getc329_consumed0;
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_toReg1 = SE_i_reduction_utf8_getc_241_utf8_getc329_StallValid & SE_i_reduction_utf8_getc_241_utf8_getc329_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_or0 = SE_i_reduction_utf8_getc_241_utf8_getc329_consumed0;
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_wireStall = ~ (SE_i_reduction_utf8_getc_241_utf8_getc329_consumed1 & SE_i_reduction_utf8_getc_241_utf8_getc329_or0);
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_backStall = SE_i_reduction_utf8_getc_241_utf8_getc329_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_V0 = SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid & ~ (SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg0);
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_V1 = SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid & ~ (SE_i_reduction_utf8_getc_241_utf8_getc329_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_and0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V3;
    assign SE_i_reduction_utf8_getc_241_utf8_getc329_wireValid = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V3 & SE_i_reduction_utf8_getc_241_utf8_getc329_and0;

    // SE_i_reduction_utf8_getc_219_utf8_getc300(STALLENABLE,1415)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_V0 = SE_i_reduction_utf8_getc_219_utf8_getc300_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_backStall = SR_SE_i_reduction_utf8_getc_221_utf8_getc302_backStall | ~ (SE_i_reduction_utf8_getc_219_utf8_getc300_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_and0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2;
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_and1 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V2 & SE_i_reduction_utf8_getc_219_utf8_getc300_and0;
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_and2 = SE_out_redist39_i_not_cmp32_utf8_getc42_q_131_fifo_V1 & SE_i_reduction_utf8_getc_219_utf8_getc300_and1;
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_and3 = SE_out_redist66_i_cmp71_not_utf8_getc38_q_99_fifo_V2 & SE_i_reduction_utf8_getc_219_utf8_getc300_and2;
    assign SE_i_reduction_utf8_getc_219_utf8_getc300_wireValid = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V2 & SE_i_reduction_utf8_getc_219_utf8_getc300_and3;

    // SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo(STALLENABLE,1665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg0 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg1 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg2 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg3 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg4 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg5 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg6 <= '0;
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg0 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg0;
            // Successor 1
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg1 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg1;
            // Successor 2
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg2 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg2;
            // Successor 3
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg3 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg3;
            // Successor 4
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg4 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg4;
            // Successor 5
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg5 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg5;
            // Successor 6
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg6 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg6;
            // Successor 7
            SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg7 <= SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed0 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg0;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed1 = (~ (SE_i_reduction_utf8_getc_175_utf8_getc260_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg1;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed2 = (~ (SE_i_reduction_utf8_getc_219_utf8_getc300_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg2;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed3 = (~ (SE_i_reduction_utf8_getc_241_utf8_getc329_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg3;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_249_utf8_getc337_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg4;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed5 = (~ (SE_i_reduction_utf8_getc_253_utf8_getc344_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg5;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed6 = (~ (SR_SE_redist57_i_cmp_not_utf8_getc6_q_1_0_backStall) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg6;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed7 = (~ (redist56_i_cmp_utf8_getc4_c_227_fifo_stall_out) & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid) | SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg7;
    // Consuming
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_backStall & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed0;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg1 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed1;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg2 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed2;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg3 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed3;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg4 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed4;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg5 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed5;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg6 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed6;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_toReg7 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_StallValid & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed0;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or1 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed1 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or0;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or2 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed2 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or1;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or3 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed3 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or2;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or4 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed4 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or3;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or5 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed5 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or4;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or6 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed6 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or5;
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireStall = ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_consumed7 & SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_or6);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_backStall = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg0);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V1 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg1);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V2 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg2);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V3 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg3);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V4 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg4);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V5 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg5);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V6 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg6);
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V7 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid & ~ (SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_wireValid = redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out;

    // redist55_i_cmp_utf8_getc4_c_195_fifo(STALLFIFO,749)
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V1;
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_backStall;
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_data_in = bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo_b;
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in_bitsignaltemp = redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in[0];
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in_bitsignaltemp = redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in[0];
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out[0] = redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out_bitsignaltemp;
    assign redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out[0] = redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(164),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist55_i_cmp_utf8_getc4_c_195_fifo (
        .valid_in(redist55_i_cmp_utf8_getc4_c_195_fifo_valid_in_bitsignaltemp),
        .stall_in(redist55_i_cmp_utf8_getc4_c_195_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist54_i_cmp_utf8_getc4_c_32_fifo_b),
        .valid_out(redist55_i_cmp_utf8_getc4_c_195_fifo_valid_out_bitsignaltemp),
        .stall_out(redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out_bitsignaltemp),
        .data_out(redist55_i_cmp_utf8_getc4_c_195_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_utf8_getc_35_utf8_getc78(STALLENABLE,1458)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_35_utf8_getc78_V0 = SE_i_reduction_utf8_getc_35_utf8_getc78_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_35_utf8_getc78_backStall = SE_i_reduction_utf8_getc_39_utf8_getc80_backStall | ~ (SE_i_reduction_utf8_getc_35_utf8_getc78_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_35_utf8_getc78_and0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V1;
    assign SE_i_reduction_utf8_getc_35_utf8_getc78_wireValid = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V0 & SE_i_reduction_utf8_getc_35_utf8_getc78_and0;

    // SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo(STALLENABLE,1663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg0 <= '0;
            SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg0 <= SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg0;
            // Successor 1
            SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg1 <= SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_35_utf8_getc78_backStall) & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid) | SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg0;
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed1 = (~ (redist55_i_cmp_utf8_getc4_c_195_fifo_stall_out) & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid) | SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_StallValid = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_backStall & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid;
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg0 = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_StallValid & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed0;
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_toReg1 = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_StallValid & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_or0 = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed0;
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireStall = ~ (SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_consumed1 & SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_or0);
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_backStall = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V0 = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid & ~ (SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg0);
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_V1 = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid & ~ (SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_wireValid = redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out;

    // redist54_i_cmp_utf8_getc4_c_32_fifo(STALLFIFO,748)
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V4;
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in = SE_out_redist54_i_cmp_utf8_getc4_c_32_fifo_backStall;
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_data_in = i_cmp_utf8_getc4_c;
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in_bitsignaltemp = redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in[0];
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in_bitsignaltemp = redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in[0];
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out[0] = redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out_bitsignaltemp;
    assign redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out[0] = redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist54_i_cmp_utf8_getc4_c_32_fifo (
        .valid_in(redist54_i_cmp_utf8_getc4_c_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist54_i_cmp_utf8_getc4_c_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp_utf8_getc4_c),
        .valid_out(redist54_i_cmp_utf8_getc4_c_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist54_i_cmp_utf8_getc4_c_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo(STALLFIFO,699)
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V3;
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in = SR_SE_out_redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_backStall;
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_data_in = bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_d;
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in_bitsignaltemp = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in[0];
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in_bitsignaltemp = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in[0];
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out[0] = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out_bitsignaltemp;
    assign redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out[0] = redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(197),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo (
        .valid_in(redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_in_bitsignaltemp),
        .stall_in(redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_d),
        .valid_out(redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_valid_out_bitsignaltemp),
        .stall_out(redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out_bitsignaltemp),
        .data_out(redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo(BITJOIN,845)
    assign bubble_join_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_q = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_data_out;

    // bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo(BITSELECT,846)
    assign bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_b = $unsigned(bubble_join_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_q[63:0]);

    // bubble_join_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo(BITJOIN,848)
    assign bubble_join_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_q = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_data_out;

    // bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo(BITSELECT,849)
    assign bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_b = $unsigned(bubble_join_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_q[63:0]);

    // bubble_join_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo(BITJOIN,851)
    assign bubble_join_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_q = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_data_out;

    // bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo(BITSELECT,852)
    assign bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_b = $unsigned(bubble_join_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_q[63:0]);

    // SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo(STALLENABLE,1564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg0 <= '0;
            SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg0 <= SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg0;
            // Successor 1
            SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg1 <= SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid) | SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg0;
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed1 = (~ (redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out) & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid) | SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg1;
    // Consuming
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_StallValid = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_backStall & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid;
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg0 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_StallValid & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed0;
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_toReg1 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_StallValid & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_or0 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed0;
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireStall = ~ (SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_consumed1 & SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_or0);
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_backStall = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V0 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid & ~ (SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg0);
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V1 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid & ~ (SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_wireValid = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out;

    // redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo(STALLFIFO,697)
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V1;
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_backStall;
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_data_in = bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_b;
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in_bitsignaltemp = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in[0];
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in_bitsignaltemp = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in[0];
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out[0] = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out_bitsignaltemp;
    assign redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out[0] = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo (
        .valid_in(redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_b),
        .valid_out(redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo(STALLENABLE,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg0 <= '0;
            SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg0 <= SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg1 <= SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg0;
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed1 = (~ (redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_stall_out) & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_StallValid = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_backStall & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid;
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg0 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_StallValid & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed0;
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_toReg1 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_StallValid & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_or0 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed0;
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireStall = ~ (SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_consumed1 & SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_or0);
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_backStall = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V0 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg0);
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V1 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_wireValid = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out;

    // redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo(STALLFIFO,696)
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V1;
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_backStall;
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_data_in = bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_b;
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in_bitsignaltemp = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in[0];
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in_bitsignaltemp = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in[0];
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out[0] = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out_bitsignaltemp;
    assign redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out[0] = redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo (
        .valid_in(redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_b),
        .valid_out(redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo(STALLENABLE,1560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg0 <= '0;
            SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg0 <= SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg0;
            // Successor 1
            SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg1 <= SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall) & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid) | SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg0;
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed1 = (~ (redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_stall_out) & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid) | SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg1;
    // Consuming
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_StallValid = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_backStall & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid;
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg0 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_StallValid & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed0;
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_toReg1 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_StallValid & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_or0 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed0;
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireStall = ~ (SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_consumed1 & SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_or0);
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_backStall = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V0 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid & ~ (SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg0);
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V1 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid & ~ (SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_wireValid = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out;

    // redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo(STALLFIFO,695)
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V0;
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_backStall;
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_data_in = bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_b;
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in_bitsignaltemp = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in[0];
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in_bitsignaltemp = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in[0];
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out[0] = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out_bitsignaltemp;
    assign redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out[0] = redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo (
        .valid_in(redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_b),
        .valid_out(redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo(STALLENABLE,1558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg0 <= '0;
            SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg0 <= SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg0;
            // Successor 1
            SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg1 <= SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed0 = (~ (redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_stall_out) & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid) | SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg0;
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall) & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid) | SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_StallValid = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_backStall & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid;
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg0 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_StallValid & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed0;
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_toReg1 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_StallValid & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_or0 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed0;
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireStall = ~ (SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_consumed1 & SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_or0);
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_backStall = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V0 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid & ~ (SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg0);
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V1 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid & ~ (SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_wireValid = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out;

    // redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo(STALLFIFO,694)
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V2;
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_backStall;
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_data_in = bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_b;
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in_bitsignaltemp = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in[0];
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in_bitsignaltemp = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in[0];
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out[0] = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out_bitsignaltemp;
    assign redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out[0] = redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo (
        .valid_in(redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_b),
        .valid_out(redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x(STALLENABLE,1546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg0 <= '0;
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg1 <= '0;
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg2 <= '0;
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg3 <= '0;
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg0 <= SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg1 <= SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg2 <= SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg2;
            // Successor 3
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg3 <= SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg3;
            // Successor 4
            SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg4 <= SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed0 = (~ (SE_i_cmp10_utf8_getc17_backStall) & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg0;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed1 = (~ (SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_backStall) & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg1;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed2 = (~ (redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_stall_out) & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg2;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed3 = (~ (redist5_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl_196_fifo_stall_out) & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg3;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed4 = (~ (redist54_i_cmp_utf8_getc4_c_32_fifo_stall_out) & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg4;
    // Consuming
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_backStall & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg0 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed0;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg1 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed1;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg2 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed2;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg3 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed3;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_toReg4 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_StallValid & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed4;
    // Backward Stall generation
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or0 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed0;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or1 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed1 & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or0;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or2 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed2 & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or1;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or3 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed3 & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or2;
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireStall = ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_consumed4 & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_or3);
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_backStall = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V0 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg0);
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V1 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg1);
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V2 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg2);
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V3 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg3);
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V4 = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_wireValid = i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_valid;

    // i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x(BLACKBOX,565)@2
    // in in_i_stall@20000000
    // out out_iord_bl_call_UTF8_getc_o_fifoready@20000000
    // out out_o_stall@20000000
    UTF8_getc_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc0 thei_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x (
        .in_i_stall(SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_backStall),
        .in_i_valid(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_V0),
        .in_iord_bl_call_UTF8_getc_i_fifodata(in_iord_bl_call_UTF8_getc_i_fifodata),
        .in_iord_bl_call_UTF8_getc_i_fifovalid(in_iord_bl_call_UTF8_getc_i_fifovalid),
        .out_iord_bl_call_UTF8_getc_o_fifoready(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_iord_bl_call_UTF8_getc_o_fifoready),
        .out_o_stall(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_stall),
        .out_o_valid(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_valid),
        .out_o_data_0_tpl(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl),
        .out_o_data_1_tpl(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_1_tpl),
        .out_o_data_2_tpl(i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x(BITJOIN,842)
    assign bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_q = {i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_2_tpl, i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_1_tpl, i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl};

    // bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x(BITSELECT,843)
    assign bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_b = $unsigned(bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_q[63:0]);
    assign bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c = $unsigned(bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_q[95:64]);
    assign bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_d = $unsigned(bubble_join_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_q[159:96]);

    // i_cmp180_utf8_getc59(COMPARE,194)@2 + 1
    assign i_cmp180_utf8_getc59_a = $unsigned({{2{bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c[31]}}, bubble_select_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_c});
    assign i_cmp180_utf8_getc59_b = $unsigned({{2{c_i32_6367_q[31]}}, c_i32_6367_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp180_utf8_getc59_o <= 34'b0;
        end
        else if (SE_i_cmp10_utf8_getc17_backEN == 1'b1)
        begin
            i_cmp180_utf8_getc59_o <= $unsigned($signed(i_cmp180_utf8_getc59_a) - $signed(i_cmp180_utf8_getc59_b));
        end
    end
    assign i_cmp180_utf8_getc59_c[0] = i_cmp180_utf8_getc59_o[33];

    // SE_i_cmp10_utf8_getc17(STALLENABLE,1254)
    // Valid signal propagation
    assign SE_i_cmp10_utf8_getc17_V0 = SE_i_cmp10_utf8_getc17_R_v_0;
    assign SE_i_cmp10_utf8_getc17_V1 = SE_i_cmp10_utf8_getc17_R_v_1;
    assign SE_i_cmp10_utf8_getc17_V2 = SE_i_cmp10_utf8_getc17_R_v_2;
    assign SE_i_cmp10_utf8_getc17_V3 = SE_i_cmp10_utf8_getc17_R_v_3;
    assign SE_i_cmp10_utf8_getc17_V4 = SE_i_cmp10_utf8_getc17_R_v_4;
    // Stall signal propagation
    assign SE_i_cmp10_utf8_getc17_s_tv_0 = redist64_i_cmp71_utf8_getc36_c_96_fifo_stall_out & SE_i_cmp10_utf8_getc17_R_v_0;
    assign SE_i_cmp10_utf8_getc17_s_tv_1 = redist72_i_cmp34_utf8_getc26_c_130_fifo_stall_out & SE_i_cmp10_utf8_getc17_R_v_1;
    assign SE_i_cmp10_utf8_getc17_s_tv_2 = redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out & SE_i_cmp10_utf8_getc17_R_v_2;
    assign SE_i_cmp10_utf8_getc17_s_tv_3 = redist93_i_cmp120_utf8_getc47_c_64_fifo_stall_out & SE_i_cmp10_utf8_getc17_R_v_3;
    assign SE_i_cmp10_utf8_getc17_s_tv_4 = redist100_i_cmp10_utf8_getc17_c_163_fifo_stall_out & SE_i_cmp10_utf8_getc17_R_v_4;
    // Backward Enable generation
    assign SE_i_cmp10_utf8_getc17_or0 = SE_i_cmp10_utf8_getc17_s_tv_0;
    assign SE_i_cmp10_utf8_getc17_or1 = SE_i_cmp10_utf8_getc17_s_tv_1 | SE_i_cmp10_utf8_getc17_or0;
    assign SE_i_cmp10_utf8_getc17_or2 = SE_i_cmp10_utf8_getc17_s_tv_2 | SE_i_cmp10_utf8_getc17_or1;
    assign SE_i_cmp10_utf8_getc17_or3 = SE_i_cmp10_utf8_getc17_s_tv_3 | SE_i_cmp10_utf8_getc17_or2;
    assign SE_i_cmp10_utf8_getc17_backEN = ~ (SE_i_cmp10_utf8_getc17_s_tv_4 | SE_i_cmp10_utf8_getc17_or3);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp10_utf8_getc17_v_s_0 = SE_i_cmp10_utf8_getc17_backEN & SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V0;
    // Backward Stall generation
    assign SE_i_cmp10_utf8_getc17_backStall = ~ (SE_i_cmp10_utf8_getc17_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp10_utf8_getc17_R_v_0 <= 1'b0;
            SE_i_cmp10_utf8_getc17_R_v_1 <= 1'b0;
            SE_i_cmp10_utf8_getc17_R_v_2 <= 1'b0;
            SE_i_cmp10_utf8_getc17_R_v_3 <= 1'b0;
            SE_i_cmp10_utf8_getc17_R_v_4 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp10_utf8_getc17_backEN == 1'b0)
            begin
                SE_i_cmp10_utf8_getc17_R_v_0 <= SE_i_cmp10_utf8_getc17_R_v_0 & SE_i_cmp10_utf8_getc17_s_tv_0;
            end
            else
            begin
                SE_i_cmp10_utf8_getc17_R_v_0 <= SE_i_cmp10_utf8_getc17_v_s_0;
            end

            if (SE_i_cmp10_utf8_getc17_backEN == 1'b0)
            begin
                SE_i_cmp10_utf8_getc17_R_v_1 <= SE_i_cmp10_utf8_getc17_R_v_1 & SE_i_cmp10_utf8_getc17_s_tv_1;
            end
            else
            begin
                SE_i_cmp10_utf8_getc17_R_v_1 <= SE_i_cmp10_utf8_getc17_v_s_0;
            end

            if (SE_i_cmp10_utf8_getc17_backEN == 1'b0)
            begin
                SE_i_cmp10_utf8_getc17_R_v_2 <= SE_i_cmp10_utf8_getc17_R_v_2 & SE_i_cmp10_utf8_getc17_s_tv_2;
            end
            else
            begin
                SE_i_cmp10_utf8_getc17_R_v_2 <= SE_i_cmp10_utf8_getc17_v_s_0;
            end

            if (SE_i_cmp10_utf8_getc17_backEN == 1'b0)
            begin
                SE_i_cmp10_utf8_getc17_R_v_3 <= SE_i_cmp10_utf8_getc17_R_v_3 & SE_i_cmp10_utf8_getc17_s_tv_3;
            end
            else
            begin
                SE_i_cmp10_utf8_getc17_R_v_3 <= SE_i_cmp10_utf8_getc17_v_s_0;
            end

            if (SE_i_cmp10_utf8_getc17_backEN == 1'b0)
            begin
                SE_i_cmp10_utf8_getc17_R_v_4 <= SE_i_cmp10_utf8_getc17_R_v_4 & SE_i_cmp10_utf8_getc17_s_tv_4;
            end
            else
            begin
                SE_i_cmp10_utf8_getc17_R_v_4 <= SE_i_cmp10_utf8_getc17_v_s_0;
            end

        end
    end

    // redist83_i_cmp180_utf8_getc59_c_32_fifo(STALLFIFO,777)
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in = SE_i_cmp10_utf8_getc17_V2;
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_backStall;
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_data_in = i_cmp180_utf8_getc59_c;
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in_bitsignaltemp = redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in[0];
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in_bitsignaltemp = redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in[0];
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out[0] = redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out_bitsignaltemp;
    assign redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out[0] = redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist83_i_cmp180_utf8_getc59_c_32_fifo (
        .valid_in(redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp180_utf8_getc59_c),
        .valid_out(redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist83_i_cmp180_utf8_getc59_c_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist83_i_cmp180_utf8_getc59_c_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist83_i_cmp180_utf8_getc59_c_32_fifo(BITJOIN,1070)
    assign bubble_join_redist83_i_cmp180_utf8_getc59_c_32_fifo_q = redist83_i_cmp180_utf8_getc59_c_32_fifo_data_out;

    // bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo(BITSELECT,1071)
    assign bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo_b = $unsigned(bubble_join_redist83_i_cmp180_utf8_getc59_c_32_fifo_q[0:0]);

    // SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo(STALLENABLE,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg0 <= '0;
            SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg0 <= SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg0;
            // Successor 1
            SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg1 <= SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall) & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid) | SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg0;
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed1 = (~ (redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out) & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid) | SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_StallValid = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_backStall & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid;
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg0 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_StallValid & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed0;
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_toReg1 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_StallValid & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_or0 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed0;
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireStall = ~ (SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_consumed1 & SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_or0);
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_backStall = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V0 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid & ~ (SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg0);
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V1 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid & ~ (SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_wireValid = redist83_i_cmp180_utf8_getc59_c_32_fifo_valid_out;

    // redist84_i_cmp180_utf8_getc59_c_64_fifo(STALLFIFO,778)
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V1;
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_backStall;
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_data_in = bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo_b;
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in_bitsignaltemp = redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in[0];
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in_bitsignaltemp = redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in[0];
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out[0] = redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out_bitsignaltemp;
    assign redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out[0] = redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist84_i_cmp180_utf8_getc59_c_64_fifo (
        .valid_in(redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo_b),
        .valid_out(redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist84_i_cmp180_utf8_getc59_c_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist84_i_cmp180_utf8_getc59_c_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist84_i_cmp180_utf8_getc59_c_64_fifo(BITJOIN,1073)
    assign bubble_join_redist84_i_cmp180_utf8_getc59_c_64_fifo_q = redist84_i_cmp180_utf8_getc59_c_64_fifo_data_out;

    // bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo(BITSELECT,1074)
    assign bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo_b = $unsigned(bubble_join_redist84_i_cmp180_utf8_getc59_c_64_fifo_q[0:0]);

    // i_cmp180_not_utf8_getc61(LOGICAL,193)@66
    assign i_cmp180_not_utf8_getc61_q = bubble_select_redist84_i_cmp180_utf8_getc59_c_64_fifo_b ^ VCC_q;

    // SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo(STALLENABLE,1718)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg0 <= '0;
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg1 <= '0;
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg0 <= SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg0;
            // Successor 1
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg1 <= SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg1;
            // Successor 2
            SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg2 <= SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed0 = (~ (SE_i_reduction_utf8_getc_33_utf8_getc75_backStall) & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid) | SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg0;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed1 = (~ (redist85_i_cmp180_utf8_getc59_c_196_fifo_stall_out) & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid) | SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg1;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed2 = (~ (redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out) & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid) | SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg2;
    // Consuming
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_StallValid = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_backStall & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg0 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_StallValid & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed0;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg1 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_StallValid & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed1;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_toReg2 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_StallValid & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or0 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed0;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or1 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed1 & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or0;
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireStall = ~ (SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_consumed2 & SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_or1);
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_backStall = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V0 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid & ~ (SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg0);
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V1 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid & ~ (SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg1);
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V2 = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid & ~ (SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_wireValid = redist84_i_cmp180_utf8_getc59_c_64_fifo_valid_out;

    // redist86_i_cmp180_not_utf8_getc61_q_131_fifo(STALLFIFO,780)
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in = SE_out_redist84_i_cmp180_utf8_getc59_c_64_fifo_V2;
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_backStall;
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_data_in = i_cmp180_not_utf8_getc61_q;
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in_bitsignaltemp = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in[0];
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in_bitsignaltemp = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in[0];
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out[0] = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out_bitsignaltemp;
    assign redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out[0] = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(132),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist86_i_cmp180_not_utf8_getc61_q_131_fifo (
        .valid_in(redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_in_bitsignaltemp),
        .stall_in(redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp180_not_utf8_getc61_q),
        .valid_out(redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out_bitsignaltemp),
        .stall_out(redist86_i_cmp180_not_utf8_getc61_q_131_fifo_stall_out_bitsignaltemp),
        .data_out(redist86_i_cmp180_not_utf8_getc61_q_131_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist86_i_cmp180_not_utf8_getc61_q_131_fifo(BITJOIN,1079)
    assign bubble_join_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_q = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_data_out;

    // bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo(BITSELECT,1080)
    assign bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b = $unsigned(bubble_join_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_q[0:0]);

    // i_cmp191_not_utf8_getc91(LOGICAL,196)@197
    assign i_cmp191_not_utf8_getc91_q = bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b ^ VCC_q;

    // i_acl_43_utf8_getc241(LOGICAL,140)@197
    assign i_acl_43_utf8_getc241_q = bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b & i_cmp191_not_utf8_getc91_q;

    // i_acl_44_utf8_getc242(LOGICAL,157)@197
    assign i_acl_44_utf8_getc242_q = i_acl_43_utf8_getc241_q & bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b;

    // i_acl_54_utf8_getc244(LOGICAL,159)@197
    assign i_acl_54_utf8_getc244_q = bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b & i_acl_53_utf8_getc243_q;

    // i_acl_55_utf8_getc245(LOGICAL,160)@197
    assign i_acl_55_utf8_getc245_q = i_acl_54_utf8_getc244_q & bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b;

    // SE_i_acl_54_utf8_getc244(STALLENABLE,1236)
    // Valid signal propagation
    assign SE_i_acl_54_utf8_getc244_V0 = SE_i_acl_54_utf8_getc244_wireValid;
    // Backward Stall generation
    assign SE_i_acl_54_utf8_getc244_backStall = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_backStall | ~ (SE_i_acl_54_utf8_getc244_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_54_utf8_getc244_and0 = SE_i_cmp131_not_utf8_getc107_V1;
    assign SE_i_acl_54_utf8_getc244_and1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V1 & SE_i_acl_54_utf8_getc244_and0;
    assign SE_i_acl_54_utf8_getc244_wireValid = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V1 & SE_i_acl_54_utf8_getc244_and1;

    // SE_i_reduction_utf8_getc_170_utf8_getc256(STALLENABLE,1377)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_170_utf8_getc256_V0 = SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_170_utf8_getc256_s_tv_0 = SE_i_reduction_utf8_getc_169_utf8_getc255_backStall & SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_170_utf8_getc256_backEN = ~ (SE_i_reduction_utf8_getc_170_utf8_getc256_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_170_utf8_getc256_v_s_0 = SE_i_reduction_utf8_getc_170_utf8_getc256_backEN & SR_SE_i_reduction_utf8_getc_170_utf8_getc256_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_170_utf8_getc256_backStall = ~ (SE_i_reduction_utf8_getc_170_utf8_getc256_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_170_utf8_getc256_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0 <= SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0 & SE_i_reduction_utf8_getc_170_utf8_getc256_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_170_utf8_getc256_R_v_0 <= SE_i_reduction_utf8_getc_170_utf8_getc256_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_170_utf8_getc256(STALLREG,2229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid <= SE_i_reduction_utf8_getc_170_utf8_getc256_backStall & (SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid | SR_SE_i_reduction_utf8_getc_170_utf8_getc256_i_valid);

            if (SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data0 <= i_acl_55_utf8_getc245_q;
                SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data1 <= i_acl_44_utf8_getc242_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_and0 = SE_i_acl_43_utf8_getc241_V0;
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_i_valid = SE_i_acl_54_utf8_getc244_V0 & SR_SE_i_reduction_utf8_getc_170_utf8_getc256_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_backStall = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid | ~ (SR_SE_i_reduction_utf8_getc_170_utf8_getc256_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_V = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid : SR_SE_i_reduction_utf8_getc_170_utf8_getc256_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D0 = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data0 : i_acl_55_utf8_getc245_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_170_utf8_getc256_D1 = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_170_utf8_getc256_r_data1 : i_acl_44_utf8_getc242_q;

    // SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo(STALLENABLE,1722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg0 <= '0;
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg1 <= '0;
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg2 <= '0;
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg3 <= '0;
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg0 <= SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg1 <= SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg2 <= SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg2;
            // Successor 3
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg3 <= SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg3;
            // Successor 4
            SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg4 <= SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed0 = (~ (SE_i_acl_43_utf8_getc241_backStall) & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid) | SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg0;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed1 = (~ (SE_i_acl_54_utf8_getc244_backStall) & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid) | SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg1;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed2 = (~ (SR_SE_i_acl_67_utf8_getc249_backStall) & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid) | SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg2;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed3 = (~ (SR_SE_i_acl_80_utf8_getc254_backStall) & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid) | SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg3;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed4 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid) | SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg4;
    // Consuming
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_backStall & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg0 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed0;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg1 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed1;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg2 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed2;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg3 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed3;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_toReg4 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_StallValid & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or0 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed0;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or1 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed1 & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or0;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or2 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed2 & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or1;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or3 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed3 & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or2;
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireStall = ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_consumed4 & SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_or3);
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_backStall = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V0 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid & ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg0);
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V1 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid & ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg1);
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V2 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid & ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg2);
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V3 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid & ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg3);
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V4 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid & ~ (SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_wireValid = redist86_i_cmp180_not_utf8_getc61_q_131_fifo_valid_out;

    // SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo(STALLENABLE,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg0 <= '0;
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg1 <= '0;
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg2 <= '0;
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg3 <= '0;
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg4 <= '0;
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg0 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg1 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg1;
            // Successor 2
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg2 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg2;
            // Successor 3
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg3 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg3;
            // Successor 4
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg4 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg4;
            // Successor 5
            SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg5 <= SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed0 = (~ (SE_i_acl_43_utf8_getc241_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg0;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed1 = (~ (SE_i_acl_54_utf8_getc244_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg1;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed2 = (~ (SE_i_acl_66_utf8_getc248_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg2;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed3 = (~ (SE_i_acl_79_utf8_getc253_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg3;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed4 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg4;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed5 = (~ (SE_redist82_i_cmp186_utf8_getc73_q_132_0_backStall) & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid) | SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg5;
    // Consuming
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_backStall & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg0 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed0;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed1;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg2 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed2;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg3 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed3;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg4 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed4;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_toReg5 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_StallValid & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or0 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed0;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed1 & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or0;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or2 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed2 & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or1;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or3 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed3 & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or2;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or4 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed4 & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or3;
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireStall = ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_consumed5 & SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_or4);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_backStall = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V0 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg0);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg1);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V2 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg2);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V3 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg3);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V4 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg4);
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V5 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid & ~ (SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_wireValid = redist81_i_cmp186_utf8_getc73_q_131_fifo_valid_out;

    // SE_i_acl_43_utf8_getc241(STALLENABLE,1221)
    // Valid signal propagation
    assign SE_i_acl_43_utf8_getc241_V0 = SE_i_acl_43_utf8_getc241_wireValid;
    // Backward Stall generation
    assign SE_i_acl_43_utf8_getc241_backStall = SR_SE_i_reduction_utf8_getc_170_utf8_getc256_backStall | ~ (SE_i_acl_43_utf8_getc241_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_43_utf8_getc241_and0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V6;
    assign SE_i_acl_43_utf8_getc241_and1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V0 & SE_i_acl_43_utf8_getc241_and0;
    assign SE_i_acl_43_utf8_getc241_wireValid = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V0 & SE_i_acl_43_utf8_getc241_and1;

    // SE_i_acl_78_utf8_getc252(STALLENABLE,1244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_78_utf8_getc252_fromReg0 <= '0;
            SE_i_acl_78_utf8_getc252_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_78_utf8_getc252_fromReg0 <= SE_i_acl_78_utf8_getc252_toReg0;
            // Successor 1
            SE_i_acl_78_utf8_getc252_fromReg1 <= SE_i_acl_78_utf8_getc252_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_78_utf8_getc252_consumed0 = (~ (SE_i_acl_139_utf8_getc283_backStall) & SE_i_acl_78_utf8_getc252_wireValid) | SE_i_acl_78_utf8_getc252_fromReg0;
    assign SE_i_acl_78_utf8_getc252_consumed1 = (~ (SE_i_acl_79_utf8_getc253_backStall) & SE_i_acl_78_utf8_getc252_wireValid) | SE_i_acl_78_utf8_getc252_fromReg1;
    // Consuming
    assign SE_i_acl_78_utf8_getc252_StallValid = SE_i_acl_78_utf8_getc252_backStall & SE_i_acl_78_utf8_getc252_wireValid;
    assign SE_i_acl_78_utf8_getc252_toReg0 = SE_i_acl_78_utf8_getc252_StallValid & SE_i_acl_78_utf8_getc252_consumed0;
    assign SE_i_acl_78_utf8_getc252_toReg1 = SE_i_acl_78_utf8_getc252_StallValid & SE_i_acl_78_utf8_getc252_consumed1;
    // Backward Stall generation
    assign SE_i_acl_78_utf8_getc252_or0 = SE_i_acl_78_utf8_getc252_consumed0;
    assign SE_i_acl_78_utf8_getc252_wireStall = ~ (SE_i_acl_78_utf8_getc252_consumed1 & SE_i_acl_78_utf8_getc252_or0);
    assign SE_i_acl_78_utf8_getc252_backStall = SE_i_acl_78_utf8_getc252_wireStall;
    // Valid signal propagation
    assign SE_i_acl_78_utf8_getc252_V0 = SE_i_acl_78_utf8_getc252_wireValid & ~ (SE_i_acl_78_utf8_getc252_fromReg0);
    assign SE_i_acl_78_utf8_getc252_V1 = SE_i_acl_78_utf8_getc252_wireValid & ~ (SE_i_acl_78_utf8_getc252_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_78_utf8_getc252_and0 = SE_i_acl_77_utf8_getc251_V1;
    assign SE_i_acl_78_utf8_getc252_wireValid = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V3 & SE_i_acl_78_utf8_getc252_and0;

    // SE_i_acl_65_utf8_getc247(STALLENABLE,1239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_65_utf8_getc247_fromReg0 <= '0;
            SE_i_acl_65_utf8_getc247_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_65_utf8_getc247_fromReg0 <= SE_i_acl_65_utf8_getc247_toReg0;
            // Successor 1
            SE_i_acl_65_utf8_getc247_fromReg1 <= SE_i_acl_65_utf8_getc247_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_65_utf8_getc247_consumed0 = (~ (SE_i_acl_128_utf8_getc282_backStall) & SE_i_acl_65_utf8_getc247_wireValid) | SE_i_acl_65_utf8_getc247_fromReg0;
    assign SE_i_acl_65_utf8_getc247_consumed1 = (~ (SE_i_acl_66_utf8_getc248_backStall) & SE_i_acl_65_utf8_getc247_wireValid) | SE_i_acl_65_utf8_getc247_fromReg1;
    // Consuming
    assign SE_i_acl_65_utf8_getc247_StallValid = SE_i_acl_65_utf8_getc247_backStall & SE_i_acl_65_utf8_getc247_wireValid;
    assign SE_i_acl_65_utf8_getc247_toReg0 = SE_i_acl_65_utf8_getc247_StallValid & SE_i_acl_65_utf8_getc247_consumed0;
    assign SE_i_acl_65_utf8_getc247_toReg1 = SE_i_acl_65_utf8_getc247_StallValid & SE_i_acl_65_utf8_getc247_consumed1;
    // Backward Stall generation
    assign SE_i_acl_65_utf8_getc247_or0 = SE_i_acl_65_utf8_getc247_consumed0;
    assign SE_i_acl_65_utf8_getc247_wireStall = ~ (SE_i_acl_65_utf8_getc247_consumed1 & SE_i_acl_65_utf8_getc247_or0);
    assign SE_i_acl_65_utf8_getc247_backStall = SE_i_acl_65_utf8_getc247_wireStall;
    // Valid signal propagation
    assign SE_i_acl_65_utf8_getc247_V0 = SE_i_acl_65_utf8_getc247_wireValid & ~ (SE_i_acl_65_utf8_getc247_fromReg0);
    assign SE_i_acl_65_utf8_getc247_V1 = SE_i_acl_65_utf8_getc247_wireValid & ~ (SE_i_acl_65_utf8_getc247_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_65_utf8_getc247_and0 = SE_i_cmp82_not_utf8_getc127_V1;
    assign SE_i_acl_65_utf8_getc247_wireValid = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V2 & SE_i_acl_65_utf8_getc247_and0;

    // SE_i_cmp131_not_utf8_getc107(STALLENABLE,1261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp131_not_utf8_getc107_fromReg0 <= '0;
            SE_i_cmp131_not_utf8_getc107_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_cmp131_not_utf8_getc107_fromReg0 <= SE_i_cmp131_not_utf8_getc107_toReg0;
            // Successor 1
            SE_i_cmp131_not_utf8_getc107_fromReg1 <= SE_i_cmp131_not_utf8_getc107_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_cmp131_not_utf8_getc107_consumed0 = (~ (SE_i_acl_118_utf8_getc281_backStall) & SE_i_cmp131_not_utf8_getc107_wireValid) | SE_i_cmp131_not_utf8_getc107_fromReg0;
    assign SE_i_cmp131_not_utf8_getc107_consumed1 = (~ (SE_i_acl_54_utf8_getc244_backStall) & SE_i_cmp131_not_utf8_getc107_wireValid) | SE_i_cmp131_not_utf8_getc107_fromReg1;
    // Consuming
    assign SE_i_cmp131_not_utf8_getc107_StallValid = SE_i_cmp131_not_utf8_getc107_backStall & SE_i_cmp131_not_utf8_getc107_wireValid;
    assign SE_i_cmp131_not_utf8_getc107_toReg0 = SE_i_cmp131_not_utf8_getc107_StallValid & SE_i_cmp131_not_utf8_getc107_consumed0;
    assign SE_i_cmp131_not_utf8_getc107_toReg1 = SE_i_cmp131_not_utf8_getc107_StallValid & SE_i_cmp131_not_utf8_getc107_consumed1;
    // Backward Stall generation
    assign SE_i_cmp131_not_utf8_getc107_or0 = SE_i_cmp131_not_utf8_getc107_consumed0;
    assign SE_i_cmp131_not_utf8_getc107_wireStall = ~ (SE_i_cmp131_not_utf8_getc107_consumed1 & SE_i_cmp131_not_utf8_getc107_or0);
    assign SE_i_cmp131_not_utf8_getc107_backStall = SE_i_cmp131_not_utf8_getc107_wireStall;
    // Valid signal propagation
    assign SE_i_cmp131_not_utf8_getc107_V0 = SE_i_cmp131_not_utf8_getc107_wireValid & ~ (SE_i_cmp131_not_utf8_getc107_fromReg0);
    assign SE_i_cmp131_not_utf8_getc107_V1 = SE_i_cmp131_not_utf8_getc107_wireValid & ~ (SE_i_cmp131_not_utf8_getc107_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_cmp131_not_utf8_getc107_and0 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V3;
    assign SE_i_cmp131_not_utf8_getc107_wireValid = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V1 & SE_i_cmp131_not_utf8_getc107_and0;

    // SE_i_acl_109_demorgan_utf8_getc279(STALLENABLE,1138)
    // Valid signal propagation
    assign SE_i_acl_109_demorgan_utf8_getc279_V0 = SE_i_acl_109_demorgan_utf8_getc279_wireValid;
    // Backward Stall generation
    assign SE_i_acl_109_demorgan_utf8_getc279_backStall = SR_SE_i_reduction_utf8_getc_199_utf8_getc285_backStall | ~ (SE_i_acl_109_demorgan_utf8_getc279_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_109_demorgan_utf8_getc279_and0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V0;
    assign SE_i_acl_109_demorgan_utf8_getc279_wireValid = SE_out_redist94_i_cmp120_utf8_getc47_c_195_fifo_V0 & SE_i_acl_109_demorgan_utf8_getc279_and0;

    // SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo(STALLENABLE,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg0 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg1 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg2 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg3 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg4 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg5 <= '0;
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg0 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg1 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg1;
            // Successor 2
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg2 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg2;
            // Successor 3
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg3 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg3;
            // Successor 4
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg4 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg4;
            // Successor 5
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg5 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg5;
            // Successor 6
            SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg6 <= SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed0 = (~ (SE_i_acl_109_demorgan_utf8_getc279_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg0;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed1 = (~ (SE_i_cmp131_not_utf8_getc107_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg1;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed2 = (~ (SE_i_acl_65_utf8_getc247_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg2;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed3 = (~ (SE_i_acl_78_utf8_getc252_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg3;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed4 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg4;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed5 = (~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg5;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed6 = (~ (SE_i_acl_43_utf8_getc241_backStall) & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid) | SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg6;
    // Consuming
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_backStall & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed0;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg1 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed1;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg2 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed2;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg3 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed3;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg4 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed4;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg5 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed5;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_toReg6 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_StallValid & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed6;
    // Backward Stall generation
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed0;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or1 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed1 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or0;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or2 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed2 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or1;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or3 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed3 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or2;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or4 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed4 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or3;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or5 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed5 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or4;
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireStall = ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_consumed6 & SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_or5);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_backStall = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg0);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V1 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg1);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V2 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg2);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V3 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg3);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V4 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg4);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V5 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg5);
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V6 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid & ~ (SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_wireValid = redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out;

    // SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo(STALLENABLE,1731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg0 <= '0;
            SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg0 <= SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg1 <= SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed0 = (~ (SE_i_acl_353_utf8_getc130_backStall) & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid) | SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg0;
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed1 = (~ (redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out) & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid) | SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_StallValid = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_backStall & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid;
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg0 = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_StallValid & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed0;
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_toReg1 = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_StallValid & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_or0 = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed0;
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireStall = ~ (SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_consumed1 & SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_or0);
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_backStall = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V0 = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid & ~ (SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg0);
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V1 = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid & ~ (SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_wireValid = redist91_i_cmp126_utf8_getc88_q_66_fifo_valid_out;

    // redist92_i_cmp126_utf8_getc88_q_99_fifo(STALLFIFO,786)
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V1;
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_backStall;
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_data_in = bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo_b;
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in_bitsignaltemp = redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in[0];
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in_bitsignaltemp = redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in[0];
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out[0] = redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out_bitsignaltemp;
    assign redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out[0] = redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist92_i_cmp126_utf8_getc88_q_99_fifo (
        .valid_in(redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo_b),
        .valid_out(redist92_i_cmp126_utf8_getc88_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist92_i_cmp126_utf8_getc88_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist92_i_cmp126_utf8_getc88_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist92_i_cmp126_utf8_getc88_q_99_fifo(BITJOIN,1094)
    assign bubble_join_redist92_i_cmp126_utf8_getc88_q_99_fifo_q = redist92_i_cmp126_utf8_getc88_q_99_fifo_data_out;

    // bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo(BITSELECT,1095)
    assign bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b = $unsigned(bubble_join_redist92_i_cmp126_utf8_getc88_q_99_fifo_q[0:0]);

    // bubble_join_redist98_i_cmp118_utf8_getc40_q_163_fifo(BITJOIN,1109)
    assign bubble_join_redist98_i_cmp118_utf8_getc40_q_163_fifo_q = redist98_i_cmp118_utf8_getc40_q_163_fifo_data_out;

    // bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo(BITSELECT,1110)
    assign bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b = $unsigned(bubble_join_redist98_i_cmp118_utf8_getc40_q_163_fifo_q[0:0]);

    // i_reduction_utf8_getc_191_utf8_getc272(LOGICAL,311)@197
    assign i_reduction_utf8_getc_191_utf8_getc272_q = bubble_select_redist98_i_cmp118_utf8_getc40_q_163_fifo_b & bubble_select_redist92_i_cmp126_utf8_getc88_q_99_fifo_b;

    // i_reduction_utf8_getc_194_utf8_getc274(LOGICAL,313)@197
    assign i_reduction_utf8_getc_194_utf8_getc274_q = i_reduction_utf8_getc_191_utf8_getc272_q & bubble_select_redist106_i_acl_305_utf8_getc128_q_33_fifo_b;

    // i_reduction_utf8_getc_187_utf8_getc270(LOGICAL,308)@197
    assign i_reduction_utf8_getc_187_utf8_getc270_q = bubble_select_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_b & bubble_select_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_b;

    // i_reduction_utf8_getc_190_utf8_getc271(LOGICAL,310)@197
    assign i_reduction_utf8_getc_190_utf8_getc271_q = i_reduction_utf8_getc_187_utf8_getc270_q & bubble_select_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_b;

    // i_reduction_utf8_getc_196_utf8_getc276(LOGICAL,315)@197
    assign i_reduction_utf8_getc_196_utf8_getc276_q = i_reduction_utf8_getc_190_utf8_getc271_q & i_reduction_utf8_getc_194_utf8_getc274_q;

    // i_reduction_utf8_getc_193_utf8_getc273(LOGICAL,312)@197
    assign i_reduction_utf8_getc_193_utf8_getc273_q = i_cmp15_utf8_getc148_q & i_cmp172_utf8_getc166_c;

    // i_reduction_utf8_getc_195_utf8_getc275(LOGICAL,314)@197
    assign i_reduction_utf8_getc_195_utf8_getc275_q = i_reduction_utf8_getc_175_utf8_getc260_q & i_reduction_utf8_getc_193_utf8_getc273_q;

    // SE_i_reduction_utf8_getc_197_utf8_getc277(STALLENABLE,1398)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_197_utf8_getc277_V0 = SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_197_utf8_getc277_s_tv_0 = SE_redist30_i_reduction_utf8_getc_197_utf8_getc277_q_2_0_backStall & SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_197_utf8_getc277_backEN = ~ (SE_i_reduction_utf8_getc_197_utf8_getc277_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_197_utf8_getc277_v_s_0 = SE_i_reduction_utf8_getc_197_utf8_getc277_backEN & SR_SE_i_reduction_utf8_getc_197_utf8_getc277_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_197_utf8_getc277_backStall = ~ (SE_i_reduction_utf8_getc_197_utf8_getc277_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_197_utf8_getc277_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0 <= SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0 & SE_i_reduction_utf8_getc_197_utf8_getc277_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_197_utf8_getc277_R_v_0 <= SE_i_reduction_utf8_getc_197_utf8_getc277_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_utf8_getc_197_utf8_getc277(STALLREG,2232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid <= SE_i_reduction_utf8_getc_197_utf8_getc277_backStall & (SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid | SR_SE_i_reduction_utf8_getc_197_utf8_getc277_i_valid);

            if (SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data0 <= i_reduction_utf8_getc_195_utf8_getc275_q;
                SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data1 <= i_reduction_utf8_getc_196_utf8_getc276_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_and0 = SE_i_reduction_utf8_getc_193_utf8_getc273_V0;
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_i_valid = SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_V0 & SR_SE_i_reduction_utf8_getc_197_utf8_getc277_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_backStall = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid | ~ (SR_SE_i_reduction_utf8_getc_197_utf8_getc277_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_V = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid : SR_SE_i_reduction_utf8_getc_197_utf8_getc277_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D0 = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data0 : i_reduction_utf8_getc_195_utf8_getc275_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_197_utf8_getc277_D1 = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_197_utf8_getc277_r_data1 : i_reduction_utf8_getc_196_utf8_getc276_q;

    // SE_i_reduction_utf8_getc_175_utf8_getc260(STALLENABLE,1381)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg0 <= '0;
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg1 <= '0;
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg0 <= SE_i_reduction_utf8_getc_175_utf8_getc260_toReg0;
            // Successor 1
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg1 <= SE_i_reduction_utf8_getc_175_utf8_getc260_toReg1;
            // Successor 2
            SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg2 <= SE_i_reduction_utf8_getc_175_utf8_getc260_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_consumed0 = (~ (SE_i_reduction_utf8_getc_193_utf8_getc273_backStall) & SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid) | SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg0;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_consumed1 = (~ (SE_i_reduction_utf8_getc_232_utf8_getc317_backStall) & SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid) | SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg1;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_consumed2 = (~ (SR_SE_redist31_i_reduction_utf8_getc_175_utf8_getc260_q_1_0_backStall) & SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid) | SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg2;
    // Consuming
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_StallValid = SE_i_reduction_utf8_getc_175_utf8_getc260_backStall & SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_toReg0 = SE_i_reduction_utf8_getc_175_utf8_getc260_StallValid & SE_i_reduction_utf8_getc_175_utf8_getc260_consumed0;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_toReg1 = SE_i_reduction_utf8_getc_175_utf8_getc260_StallValid & SE_i_reduction_utf8_getc_175_utf8_getc260_consumed1;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_toReg2 = SE_i_reduction_utf8_getc_175_utf8_getc260_StallValid & SE_i_reduction_utf8_getc_175_utf8_getc260_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_or0 = SE_i_reduction_utf8_getc_175_utf8_getc260_consumed0;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_or1 = SE_i_reduction_utf8_getc_175_utf8_getc260_consumed1 & SE_i_reduction_utf8_getc_175_utf8_getc260_or0;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_wireStall = ~ (SE_i_reduction_utf8_getc_175_utf8_getc260_consumed2 & SE_i_reduction_utf8_getc_175_utf8_getc260_or1);
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_backStall = SE_i_reduction_utf8_getc_175_utf8_getc260_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_V0 = SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid & ~ (SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg0);
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_V1 = SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid & ~ (SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg1);
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_V2 = SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid & ~ (SE_i_reduction_utf8_getc_175_utf8_getc260_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_and0 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V1;
    assign SE_i_reduction_utf8_getc_175_utf8_getc260_wireValid = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V4 & SE_i_reduction_utf8_getc_175_utf8_getc260_and0;

    // SE_i_reduction_utf8_getc_193_utf8_getc273(STALLENABLE,1394)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_193_utf8_getc273_V0 = SE_i_reduction_utf8_getc_193_utf8_getc273_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_193_utf8_getc273_backStall = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_backStall | ~ (SE_i_reduction_utf8_getc_193_utf8_getc273_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_193_utf8_getc273_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V10;
    assign SE_i_reduction_utf8_getc_193_utf8_getc273_and1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 & SE_i_reduction_utf8_getc_193_utf8_getc273_and0;
    assign SE_i_reduction_utf8_getc_193_utf8_getc273_wireValid = SE_i_reduction_utf8_getc_175_utf8_getc260_V0 & SE_i_reduction_utf8_getc_193_utf8_getc273_and1;

    // SE_i_reduction_utf8_getc_144_utf8_getc206(STALLENABLE,1355)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_V0 = SE_i_reduction_utf8_getc_144_utf8_getc206_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_backStall = SR_SE_i_reduction_utf8_getc_6_utf8_getc216_backStall | ~ (SE_i_reduction_utf8_getc_144_utf8_getc206_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_and0 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V4;
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_and1 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V3 & SE_i_reduction_utf8_getc_144_utf8_getc206_and0;
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_and2 = SE_out_redist63_i_cmp77_utf8_getc104_q_66_fifo_V5 & SE_i_reduction_utf8_getc_144_utf8_getc206_and1;
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_and3 = SE_out_redist71_i_cmp40_utf8_getc124_q_33_fifo_V5 & SE_i_reduction_utf8_getc_144_utf8_getc206_and2;
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_and4 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V8 & SE_i_reduction_utf8_getc_144_utf8_getc206_and3;
    assign SE_i_reduction_utf8_getc_144_utf8_getc206_wireValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 & SE_i_reduction_utf8_getc_144_utf8_getc206_and4;

    // SE_i_selcond_utf8_getc_0_utf8_getc184(STALLENABLE,1483)
    // Valid signal propagation
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_V0 = SE_i_selcond_utf8_getc_0_utf8_getc184_wireValid;
    // Backward Stall generation
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_backStall = SR_SE_i_reduction_utf8_getc_4_utf8_getc191_backStall | ~ (SE_i_selcond_utf8_getc_0_utf8_getc184_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and0 = SE_i_reduction_utf8_getc_126_utf8_getc172_V1;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and1 = SE_i_reduction_utf8_getc_130_utf8_getc176_V1 & SE_i_selcond_utf8_getc_0_utf8_getc184_and0;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and2 = SE_out_redist43_i_not_cmp1_utf8_getc23_q_131_fifo_V7 & SE_i_selcond_utf8_getc_0_utf8_getc184_and1;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and3 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V5 & SE_i_selcond_utf8_getc_0_utf8_getc184_and2;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and4 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V0 & SE_i_selcond_utf8_getc_0_utf8_getc184_and3;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and5 = SE_out_redist79_i_cmp1_utf8_getc10_c_163_fifo_V0 & SE_i_selcond_utf8_getc_0_utf8_getc184_and4;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_and6 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_selcond_utf8_getc_0_utf8_getc184_and5;
    assign SE_i_selcond_utf8_getc_0_utf8_getc184_wireValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_selcond_utf8_getc_0_utf8_getc184_and6;

    // SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo(STALLENABLE,1661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg0 <= '0;
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg1 <= '0;
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg2 <= '0;
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg3 <= '0;
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg4 <= '0;
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg0 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg0;
            // Successor 1
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg1 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg1;
            // Successor 2
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg2 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg2;
            // Successor 3
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg3 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg3;
            // Successor 4
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg4 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg4;
            // Successor 5
            SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg5 <= SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg0;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg1;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg2;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg3;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed4 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg4;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed5 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid) | SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg5;
    // Consuming
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_backStall & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg0 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed0;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg1 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed1;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg2 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed2;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg3 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed3;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg4 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed4;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_toReg5 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_StallValid & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or0 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed0;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or1 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed1 & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or0;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or2 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed2 & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or1;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or3 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed3 & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or2;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or4 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed4 & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or3;
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireStall = ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_consumed5 & SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_or4);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_backStall = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V0 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg0);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V1 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg1);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V2 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg2);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V3 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg3);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V4 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg4);
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V5 = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid & ~ (SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_wireValid = redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_valid_out;

    // SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo(STALLENABLE,1657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg0 <= '0;
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg1 <= '0;
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg0 <= SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg0;
            // Successor 1
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg1 <= SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg1;
            // Successor 2
            SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg2 <= SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall) & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg0;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg1;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg2;
    // Consuming
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_StallValid = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_backStall & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg0 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_StallValid & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg1 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_StallValid & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed1;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_toReg2 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_StallValid & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or0 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or1 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed1 & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or0;
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireStall = ~ (SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_consumed2 & SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_or1);
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_backStall = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V0 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg0);
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V1 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg1);
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V2 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_wireValid = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out;

    // SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo(STALLENABLE,1653)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg0 <= '0;
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg1 <= '0;
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg2 <= '0;
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg0 <= SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg0;
            // Successor 1
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg1 <= SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg1;
            // Successor 2
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg2 <= SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg2;
            // Successor 3
            SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg3 <= SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall) & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg0;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg1;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg2;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg3;
    // Consuming
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_backStall & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg0 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed0;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed1;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg2 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed2;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_toReg3 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_StallValid & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or0 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed0;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed1 & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or0;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or2 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed2 & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or1;
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireStall = ~ (SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_consumed3 & SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_or2);
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_backStall = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V0 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg0);
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg1);
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V2 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg2);
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V3 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_wireValid = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146(STALLENABLE,1304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg6 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg7 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg8 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg9 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg10 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg11 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg12 <= '0;
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg13 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg0 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg1 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg2 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg3 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg4 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg5 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg6 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg7 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg8 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg9 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg10 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg11 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg12 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg13 <= SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg13;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg1;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_2s_v64i32_or111_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg2;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_3s_v64i32_or62_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg3;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed4 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_4s_v64i32_or_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg4;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed5 = (~ (SE_i_acl_226_demorgan_utf8_getc341_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg5;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed6 = (~ (SE_i_reduction_utf8_getc_140_utf8_getc202_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg6;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed7 = (~ (SE_i_reduction_utf8_getc_137_utf8_getc199_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg7;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed8 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg8;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed9 = (~ (SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg9;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed10 = (~ (SE_i_reduction_utf8_getc_193_utf8_getc273_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg10;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed11 = (~ (SE_i_reduction_utf8_getc_236_utf8_getc320_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg11;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed12 = (~ (SE_i_reduction_utf8_getc_248_utf8_getc336_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg12;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed13 = (~ (SE_i_acl_76_utf8_getc250_backStall) & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid) | SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg13;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_backStall & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg1 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed1;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg2 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed2;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg3 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed3;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg4 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed4;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg5 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed5;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg6 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed6;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg7 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed7;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg8 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed8;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg9 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed9;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg10 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed10;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg11 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed11;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg12 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed12;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_toReg13 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_StallValid & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed13;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or1 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed1 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or0;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or2 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed2 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or1;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or3 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed3 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or2;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or4 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed4 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or3;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or5 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed5 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or4;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or6 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed6 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or5;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or7 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed7 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or6;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or8 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed8 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or7;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or9 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed9 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or8;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or10 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed10 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or9;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or11 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed11 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or10;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or12 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed12 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or11;
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_consumed13 & SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_or12);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_backStall = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V1 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg1);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V2 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg2);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V3 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg3);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V4 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg4);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V5 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg5);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V6 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg6);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V7 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg7);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V8 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg8);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V9 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg9);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V10 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg10);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V11 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg11);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V12 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg12);
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V13 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_fromReg13);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_wireValid = i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_valid;

    // SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_utf8_getc_144_utf8_getc206_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_utf8_getc_193_utf8_getc273_backStall) & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and3 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and2;
    assign SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_and3;

    // SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo(STALLENABLE,1659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg0 <= '0;
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg1 <= '0;
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg0 <= SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg0;
            // Successor 1
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg1 <= SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg1;
            // Successor 2
            SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg2 <= SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed0 = (~ (SE_i_selcond_utf8_getc_0_utf8_getc184_backStall) & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid) | SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg0;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed1 = (~ (SE_out_redist6_i_reduction_utf8_getc_50_utf8_getc92_q_98_fifo_backStall) & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid) | SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg1;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed2 = (~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall) & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid) | SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg2;
    // Consuming
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_StallValid = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg0 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_StallValid & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed0;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg1 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_StallValid & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed1;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_toReg2 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_StallValid & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or0 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed0;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or1 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed1 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or0;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireStall = ~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_consumed2 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_or1);
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V0 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid & ~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg0);
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V1 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid & ~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg1);
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V2 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid & ~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and0 = redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_valid_out;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and1 = SE_out_i_llvm_fpga_mem_ml4347_utf8_getc146_V0 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and0;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and2 = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_V0 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and1;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and3 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V0 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and2;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and4 = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_V0 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and3;
    assign SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_wireValid = SE_out_redist53_i_llvm_fpga_mem_lm2_utf8_getc8_out_o_readdata_163_fifo_V0 & SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_and4;

    // SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo(STALLENABLE,1655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg0 <= '0;
            SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg0 <= SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg0;
            // Successor 1
            SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg1 <= SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_backStall) & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid) | SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg0;
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i64_s_s_in_wt_entry_utf8_getc_fpgaunique_1s_v64i32_reduction_utf8_getc_120_shuffle_utf8_getc0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid) | SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg1;
    // Consuming
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_StallValid = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_backStall & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid;
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg0 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_StallValid & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed0;
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_toReg1 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_StallValid & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_or0 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed0;
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireStall = ~ (SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_consumed1 & SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_or0);
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_backStall = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V0 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid & ~ (SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg0);
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_V1 = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid & ~ (SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_wireValid = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out;

    // redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo(STALLFIFO,744)
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V0;
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in = SE_out_redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_backStall;
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_data_in = bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86_b;
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in_bitsignaltemp = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in[0];
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in_bitsignaltemp = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in[0];
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out[0] = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out_bitsignaltemp;
    assign redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out[0] = redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo (
        .valid_in(redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86_b),
        .valid_out(redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86(STALLENABLE,1308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg0 <= SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg1 <= SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed0 = (~ (redist50_i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata_99_fifo_stall_out) & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid) | SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed1 = (~ (SE_i_cmp126_utf8_getc88_backStall) & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid) | SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_StallValid = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_backStall & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg0 = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_StallValid & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_toReg1 = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_StallValid & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_or0 = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_consumed1 & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_or0);
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_backStall = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V0 = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V1 = SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_wireValid = i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_valid;

    // i_llvm_fpga_mem_ml4504_utf8_getc86(BLACKBOX,231)@66
    // in in_i_stall@20000000
    // out out_ml4504_UTF8_getc_avm_address@20000000
    // out out_ml4504_UTF8_getc_avm_burstcount@20000000
    // out out_ml4504_UTF8_getc_avm_byteenable@20000000
    // out out_ml4504_UTF8_getc_avm_enable@20000000
    // out out_ml4504_UTF8_getc_avm_read@20000000
    // out out_ml4504_UTF8_getc_avm_write@20000000
    // out out_ml4504_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@98
    // out out_o_stall@20000000
    // out out_o_valid@98
    UTF8_getc_i_llvm_fpga_mem_ml4504_utf8_getc0 thei_llvm_fpga_mem_ml4504_utf8_getc86 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D0),
        .in_i_dependence(SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D1),
        .in_i_predicate(SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_backStall),
        .in_i_valid(SE_i_reduction_utf8_getc_40_utf8_getc81_V0),
        .in_ml4504_UTF8_getc_avm_readdata(in_ml4504_UTF8_getc_avm_readdata),
        .in_ml4504_UTF8_getc_avm_readdatavalid(in_ml4504_UTF8_getc_avm_readdatavalid),
        .in_ml4504_UTF8_getc_avm_waitrequest(in_ml4504_UTF8_getc_avm_waitrequest),
        .in_ml4504_UTF8_getc_avm_writeack(in_ml4504_UTF8_getc_avm_writeack),
        .out_ml4504_UTF8_getc_avm_address(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_address),
        .out_ml4504_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_burstcount),
        .out_ml4504_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_byteenable),
        .out_ml4504_UTF8_getc_avm_enable(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_enable),
        .out_ml4504_UTF8_getc_avm_read(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_read),
        .out_ml4504_UTF8_getc_avm_write(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_write),
        .out_ml4504_UTF8_getc_avm_writedata(i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml4504_utf8_getc86(BITJOIN,822)
    assign bubble_join_i_llvm_fpga_mem_ml4504_utf8_getc86_q = i_llvm_fpga_mem_ml4504_utf8_getc86_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86(BITSELECT,823)
    assign bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml4504_utf8_getc86_q[7:0]);

    // i_unnamed_utf8_getc87(LOGICAL,452)@98
    assign i_unnamed_utf8_getc87_q = bubble_select_i_llvm_fpga_mem_ml4504_utf8_getc86_b & c_i8_64358_q;

    // i_unnamed_utf8_getc87_vt_select_7(BITSELECT,455)@98
    assign i_unnamed_utf8_getc87_vt_select_7_b = i_unnamed_utf8_getc87_q[7:6];

    // i_unnamed_utf8_getc87_vt_join(BITJOIN,454)@98
    assign i_unnamed_utf8_getc87_vt_join_q = {i_unnamed_utf8_getc87_vt_select_7_b, i_unnamed_utf8_getc103_vt_const_5_q};

    // i_cmp126_utf8_getc88(LOGICAL,186)@98 + 1
    assign i_cmp126_utf8_getc88_qi = $unsigned(i_unnamed_utf8_getc87_vt_join_q == c_i8_128368_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp126_utf8_getc88_delay ( .xin(i_cmp126_utf8_getc88_qi), .xout(i_cmp126_utf8_getc88_q), .ena(SE_i_cmp126_utf8_getc88_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_cmp126_utf8_getc88(STALLENABLE,1260)
    // Valid signal propagation
    assign SE_i_cmp126_utf8_getc88_V0 = SE_i_cmp126_utf8_getc88_R_v_0;
    assign SE_i_cmp126_utf8_getc88_V1 = SE_i_cmp126_utf8_getc88_R_v_1;
    assign SE_i_cmp126_utf8_getc88_V2 = SE_i_cmp126_utf8_getc88_R_v_2;
    // Stall signal propagation
    assign SE_i_cmp126_utf8_getc88_s_tv_0 = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall & SE_i_cmp126_utf8_getc88_R_v_0;
    assign SE_i_cmp126_utf8_getc88_s_tv_1 = SE_i_reduction_utf8_getc_50_utf8_getc92_backStall & SE_i_cmp126_utf8_getc88_R_v_1;
    assign SE_i_cmp126_utf8_getc88_s_tv_2 = redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out & SE_i_cmp126_utf8_getc88_R_v_2;
    // Backward Enable generation
    assign SE_i_cmp126_utf8_getc88_or0 = SE_i_cmp126_utf8_getc88_s_tv_0;
    assign SE_i_cmp126_utf8_getc88_or1 = SE_i_cmp126_utf8_getc88_s_tv_1 | SE_i_cmp126_utf8_getc88_or0;
    assign SE_i_cmp126_utf8_getc88_backEN = ~ (SE_i_cmp126_utf8_getc88_s_tv_2 | SE_i_cmp126_utf8_getc88_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp126_utf8_getc88_v_s_0 = SE_i_cmp126_utf8_getc88_backEN & SE_out_i_llvm_fpga_mem_ml4504_utf8_getc86_V1;
    // Backward Stall generation
    assign SE_i_cmp126_utf8_getc88_backStall = ~ (SE_i_cmp126_utf8_getc88_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp126_utf8_getc88_R_v_0 <= 1'b0;
            SE_i_cmp126_utf8_getc88_R_v_1 <= 1'b0;
            SE_i_cmp126_utf8_getc88_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp126_utf8_getc88_backEN == 1'b0)
            begin
                SE_i_cmp126_utf8_getc88_R_v_0 <= SE_i_cmp126_utf8_getc88_R_v_0 & SE_i_cmp126_utf8_getc88_s_tv_0;
            end
            else
            begin
                SE_i_cmp126_utf8_getc88_R_v_0 <= SE_i_cmp126_utf8_getc88_v_s_0;
            end

            if (SE_i_cmp126_utf8_getc88_backEN == 1'b0)
            begin
                SE_i_cmp126_utf8_getc88_R_v_1 <= SE_i_cmp126_utf8_getc88_R_v_1 & SE_i_cmp126_utf8_getc88_s_tv_1;
            end
            else
            begin
                SE_i_cmp126_utf8_getc88_R_v_1 <= SE_i_cmp126_utf8_getc88_v_s_0;
            end

            if (SE_i_cmp126_utf8_getc88_backEN == 1'b0)
            begin
                SE_i_cmp126_utf8_getc88_R_v_2 <= SE_i_cmp126_utf8_getc88_R_v_2 & SE_i_cmp126_utf8_getc88_s_tv_2;
            end
            else
            begin
                SE_i_cmp126_utf8_getc88_R_v_2 <= SE_i_cmp126_utf8_getc88_v_s_0;
            end

        end
    end

    // redist90_i_cmp126_utf8_getc88_q_33_fifo(STALLFIFO,784)
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in = SE_i_cmp126_utf8_getc88_V2;
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_backStall;
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_data_in = i_cmp126_utf8_getc88_q;
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in_bitsignaltemp = redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in[0];
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in_bitsignaltemp = redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in[0];
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out[0] = redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out_bitsignaltemp;
    assign redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out[0] = redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist90_i_cmp126_utf8_getc88_q_33_fifo (
        .valid_in(redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp126_utf8_getc88_q),
        .valid_out(redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist90_i_cmp126_utf8_getc88_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist90_i_cmp126_utf8_getc88_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist90_i_cmp126_utf8_getc88_q_33_fifo(BITJOIN,1088)
    assign bubble_join_redist90_i_cmp126_utf8_getc88_q_33_fifo_q = redist90_i_cmp126_utf8_getc88_q_33_fifo_data_out;

    // bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo(BITSELECT,1089)
    assign bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo_b = $unsigned(bubble_join_redist90_i_cmp126_utf8_getc88_q_33_fifo_q[0:0]);

    // i_acl_332_utf8_getc108(LOGICAL,101)@131 + 1
    assign i_acl_332_utf8_getc108_qi = bubble_select_redist90_i_cmp126_utf8_getc88_q_33_fifo_b & i_cmp77_utf8_getc104_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_332_utf8_getc108_delay ( .xin(i_acl_332_utf8_getc108_qi), .xout(i_acl_332_utf8_getc108_q), .ena(SE_i_acl_332_utf8_getc108_backEN[0]), .clk(clock), .aclr(resetn) );

    // c_i32_2385(CONSTANT,10)
    assign c_i32_2385_q = $unsigned(32'b11111111111111111111111111111110);

    // i_reduction_utf8_getc_165_utf8_getc234(LOGICAL,289)@197
    assign i_reduction_utf8_getc_165_utf8_getc234_q = bubble_select_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_b & i_reduction_utf8_getc_162_utf8_getc231_q;

    // bubble_join_redist105_i_acl_332_utf8_getc108_q_66_fifo(BITJOIN,1124)
    assign bubble_join_redist105_i_acl_332_utf8_getc108_q_66_fifo_q = redist105_i_acl_332_utf8_getc108_q_66_fifo_data_out;

    // bubble_select_redist105_i_acl_332_utf8_getc108_q_66_fifo(BITSELECT,1125)
    assign bubble_select_redist105_i_acl_332_utf8_getc108_q_66_fifo_b = $unsigned(bubble_join_redist105_i_acl_332_utf8_getc108_q_66_fifo_q[0:0]);

    // i_reduction_utf8_getc_160_utf8_getc230(LOGICAL,285)@197
    assign i_reduction_utf8_getc_160_utf8_getc230_q = bubble_select_redist88_i_cmp178_utf8_getc51_q_163_fifo_b & bubble_select_redist81_i_cmp186_utf8_getc73_q_131_fifo_b;

    // i_reduction_utf8_getc_163_utf8_getc232(LOGICAL,287)@197
    assign i_reduction_utf8_getc_163_utf8_getc232_q = i_reduction_utf8_getc_160_utf8_getc230_q & bubble_select_redist105_i_acl_332_utf8_getc108_q_66_fifo_b;

    // i_reduction_utf8_getc_167_utf8_getc236(LOGICAL,291)@197
    assign i_reduction_utf8_getc_167_utf8_getc236_q = i_reduction_utf8_getc_163_utf8_getc232_q & i_reduction_utf8_getc_165_utf8_getc234_q;

    // i_reduction_utf8_getc_164_utf8_getc233(LOGICAL,288)@197
    assign i_reduction_utf8_getc_164_utf8_getc233_q = i_cmp243_utf8_getc170_c & i_cmp_not_utf8_getc6_q;

    // i_reduction_utf8_getc_156_utf8_getc228(LOGICAL,283)@197
    assign i_reduction_utf8_getc_156_utf8_getc228_q = bubble_select_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_b & i_not_cmp118_utf8_getc63_q;

    // i_reduction_utf8_getc_159_utf8_getc229(LOGICAL,284)@197
    assign i_reduction_utf8_getc_159_utf8_getc229_q = i_reduction_utf8_getc_156_utf8_getc228_q & i_reduction_utf8_getc_127_utf8_getc173_q;

    // i_reduction_utf8_getc_166_utf8_getc235(LOGICAL,290)@197
    assign i_reduction_utf8_getc_166_utf8_getc235_q = i_reduction_utf8_getc_159_utf8_getc229_q & i_reduction_utf8_getc_164_utf8_getc233_q;

    // i_reduction_utf8_getc_168_utf8_getc237(LOGICAL,292)@197
    assign i_reduction_utf8_getc_168_utf8_getc237_q = i_reduction_utf8_getc_166_utf8_getc235_q & i_reduction_utf8_getc_167_utf8_getc236_q;

    // i_acl_33_utf8_getc238(MUX,102)@197
    assign i_acl_33_utf8_getc238_s = i_reduction_utf8_getc_168_utf8_getc237_q;
    always @(i_acl_33_utf8_getc238_s or c_i32_2385_q or c_i32_4386_q)
    begin
        unique case (i_acl_33_utf8_getc238_s)
            1'b0 : i_acl_33_utf8_getc238_q = c_i32_2385_q;
            1'b1 : i_acl_33_utf8_getc238_q = c_i32_4386_q;
            default : i_acl_33_utf8_getc238_q = 32'b0;
        endcase
    end

    // i_acl_33_utf8_getc238_vt_select_1(BITSELECT,106)@197
    assign i_acl_33_utf8_getc238_vt_select_1_b = i_acl_33_utf8_getc238_q[1:1];

    // SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo(STALLREG,2225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid <= 1'b0;
            SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid <= SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall & (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid | SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_i_valid);

            if (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_data0 <= i_acl_33_utf8_getc238_vt_select_1_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and0 = redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and1 = SE_out_redist81_i_cmp186_utf8_getc73_q_131_fifo_V4 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and0;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and2 = SE_out_redist88_i_cmp178_utf8_getc51_q_163_fifo_V0 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and1;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and3 = SE_i_acl_76_utf8_getc250_V2 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and2;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and4 = SE_out_redist33_i_reduction_utf8_getc_13_utf8_getc34_q_65_fifo_V0 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and3;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and5 = SE_out_redist52_i_llvm_fpga_mem_lm3303_utf8_getc71_out_o_readdata_131_fifo_V2 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and4;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and6 = SE_out_redist55_i_cmp_utf8_getc4_c_195_fifo_V0 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and5;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and7 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V3 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and6;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and8 = SE_out_redist86_i_cmp180_not_utf8_getc61_q_131_fifo_V4 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and7;
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_i_valid = SE_i_reduction_utf8_getc_127_utf8_getc173_V1 & SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_and8;
    // Stall signal propagation
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall = SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid | ~ (SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_V = SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid == 1'b1 ? SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid : SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_i_valid;

    assign SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_D0 = SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_valid == 1'b1 ? SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_r_data0 : i_acl_33_utf8_getc238_vt_select_1_b;

    // redist105_i_acl_332_utf8_getc108_q_66_fifo(STALLFIFO,800)
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in = SE_i_acl_332_utf8_getc108_V1;
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in = SR_SE_out_redist105_i_acl_332_utf8_getc108_q_66_fifo_backStall;
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_data_in = i_acl_332_utf8_getc108_q;
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in_bitsignaltemp = redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in[0];
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in_bitsignaltemp = redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in[0];
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out[0] = redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out_bitsignaltemp;
    assign redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out[0] = redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist105_i_acl_332_utf8_getc108_q_66_fifo (
        .valid_in(redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_332_utf8_getc108_q),
        .valid_out(redist105_i_acl_332_utf8_getc108_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist105_i_acl_332_utf8_getc108_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo(STALLENABLE,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg0 <= '0;
            SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg0 <= SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg1 <= SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed0 = (~ (SE_i_acl_332_utf8_getc108_backStall) & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid) | SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg0;
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed1 = (~ (redist91_i_cmp126_utf8_getc88_q_66_fifo_stall_out) & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid) | SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_StallValid = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_backStall & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid;
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg0 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_StallValid & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed0;
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_toReg1 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_StallValid & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_or0 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed0;
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireStall = ~ (SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_consumed1 & SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_or0);
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_backStall = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V0 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid & ~ (SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg0);
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V1 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid & ~ (SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_wireValid = redist90_i_cmp126_utf8_getc88_q_33_fifo_valid_out;

    // SE_i_acl_332_utf8_getc108(STALLENABLE,1190)
    // Valid signal propagation
    assign SE_i_acl_332_utf8_getc108_V0 = SE_i_acl_332_utf8_getc108_R_v_0;
    assign SE_i_acl_332_utf8_getc108_V1 = SE_i_acl_332_utf8_getc108_R_v_1;
    // Stall signal propagation
    assign SE_i_acl_332_utf8_getc108_s_tv_0 = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall & SE_i_acl_332_utf8_getc108_R_v_0;
    assign SE_i_acl_332_utf8_getc108_s_tv_1 = redist105_i_acl_332_utf8_getc108_q_66_fifo_stall_out & SE_i_acl_332_utf8_getc108_R_v_1;
    // Backward Enable generation
    assign SE_i_acl_332_utf8_getc108_or0 = SE_i_acl_332_utf8_getc108_s_tv_0;
    assign SE_i_acl_332_utf8_getc108_backEN = ~ (SE_i_acl_332_utf8_getc108_s_tv_1 | SE_i_acl_332_utf8_getc108_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_332_utf8_getc108_and0 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V1 & SE_i_acl_332_utf8_getc108_backEN;
    assign SE_i_acl_332_utf8_getc108_v_s_0 = SE_out_redist90_i_cmp126_utf8_getc88_q_33_fifo_V0 & SE_i_acl_332_utf8_getc108_and0;
    // Backward Stall generation
    assign SE_i_acl_332_utf8_getc108_backStall = ~ (SE_i_acl_332_utf8_getc108_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_332_utf8_getc108_R_v_0 <= 1'b0;
            SE_i_acl_332_utf8_getc108_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_332_utf8_getc108_backEN == 1'b0)
            begin
                SE_i_acl_332_utf8_getc108_R_v_0 <= SE_i_acl_332_utf8_getc108_R_v_0 & SE_i_acl_332_utf8_getc108_s_tv_0;
            end
            else
            begin
                SE_i_acl_332_utf8_getc108_R_v_0 <= SE_i_acl_332_utf8_getc108_v_s_0;
            end

            if (SE_i_acl_332_utf8_getc108_backEN == 1'b0)
            begin
                SE_i_acl_332_utf8_getc108_R_v_1 <= SE_i_acl_332_utf8_getc108_R_v_1 & SE_i_acl_332_utf8_getc108_s_tv_1;
            end
            else
            begin
                SE_i_acl_332_utf8_getc108_R_v_1 <= SE_i_acl_332_utf8_getc108_v_s_0;
            end

        end
    end

    // redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo(STALLFIFO,745)
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V0;
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in = SE_out_redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_backStall;
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_data_in = bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102_b;
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in_bitsignaltemp = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in[0];
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in_bitsignaltemp = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in[0];
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out[0] = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out_bitsignaltemp;
    assign redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out[0] = redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo (
        .valid_in(redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102_b),
        .valid_out(redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102(STALLENABLE,1306)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg0 <= SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg1 <= SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg2 <= SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed0 = (~ (redist51_i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata_66_fifo_stall_out) & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid) | SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed1 = (~ (SE_i_acl_332_utf8_getc108_backStall) & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid) | SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg1;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed2 = (~ (SE_redist61_i_cmp77_utf8_getc104_q_1_0_backStall) & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid) | SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_StallValid = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_backStall & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg0 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_StallValid & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg1 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_StallValid & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed1;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_toReg2 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_StallValid & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or0 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or1 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed1 & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or0;
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_consumed2 & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_or1);
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_backStall = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V0 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V1 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg1);
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V2 = SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_wireValid = i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_valid;

    // i_llvm_fpga_mem_ml4475_utf8_getc102(BLACKBOX,230)@99
    // in in_i_stall@20000000
    // out out_ml4475_UTF8_getc_avm_address@20000000
    // out out_ml4475_UTF8_getc_avm_burstcount@20000000
    // out out_ml4475_UTF8_getc_avm_byteenable@20000000
    // out out_ml4475_UTF8_getc_avm_enable@20000000
    // out out_ml4475_UTF8_getc_avm_read@20000000
    // out out_ml4475_UTF8_getc_avm_write@20000000
    // out out_ml4475_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    UTF8_getc_i_llvm_fpga_mem_ml4475_utf8_getc0 thei_llvm_fpga_mem_ml4475_utf8_getc102 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D0),
        .in_i_dependence(SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D1),
        .in_i_predicate(SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_backStall),
        .in_i_valid(SE_i_reduction_utf8_getc_56_utf8_getc94_V0),
        .in_ml4475_UTF8_getc_avm_readdata(in_ml4475_UTF8_getc_avm_readdata),
        .in_ml4475_UTF8_getc_avm_readdatavalid(in_ml4475_UTF8_getc_avm_readdatavalid),
        .in_ml4475_UTF8_getc_avm_waitrequest(in_ml4475_UTF8_getc_avm_waitrequest),
        .in_ml4475_UTF8_getc_avm_writeack(in_ml4475_UTF8_getc_avm_writeack),
        .out_ml4475_UTF8_getc_avm_address(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_address),
        .out_ml4475_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_burstcount),
        .out_ml4475_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_byteenable),
        .out_ml4475_UTF8_getc_avm_enable(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_enable),
        .out_ml4475_UTF8_getc_avm_read(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_read),
        .out_ml4475_UTF8_getc_avm_write(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_write),
        .out_ml4475_UTF8_getc_avm_writedata(i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml4475_utf8_getc102(BITJOIN,819)
    assign bubble_join_i_llvm_fpga_mem_ml4475_utf8_getc102_q = i_llvm_fpga_mem_ml4475_utf8_getc102_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102(BITSELECT,820)
    assign bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml4475_utf8_getc102_q[7:0]);

    // i_unnamed_utf8_getc103(LOGICAL,412)@131
    assign i_unnamed_utf8_getc103_q = bubble_select_i_llvm_fpga_mem_ml4475_utf8_getc102_b & c_i8_64358_q;

    // i_unnamed_utf8_getc103_vt_select_7(BITSELECT,415)@131
    assign i_unnamed_utf8_getc103_vt_select_7_b = i_unnamed_utf8_getc103_q[7:6];

    // i_unnamed_utf8_getc103_vt_join(BITJOIN,414)@131
    assign i_unnamed_utf8_getc103_vt_join_q = {i_unnamed_utf8_getc103_vt_select_7_b, i_unnamed_utf8_getc103_vt_const_5_q};

    // i_cmp77_utf8_getc104(LOGICAL,212)@131
    assign i_cmp77_utf8_getc104_q = $unsigned(i_unnamed_utf8_getc103_vt_join_q == c_i8_128368_recast_x_q ? 1'b1 : 1'b0);

    // redist61_i_cmp77_utf8_getc104_q_1_0(REG,755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_cmp77_utf8_getc104_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN == 1'b1)
        begin
            redist61_i_cmp77_utf8_getc104_q_1_0_q <= $unsigned(i_cmp77_utf8_getc104_q);
        end
    end

    // SE_redist61_i_cmp77_utf8_getc104_q_1_0(STALLENABLE,1675)
    // Valid signal propagation
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_V0 = SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0;
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_V1 = SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_0 = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall & SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0;
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_1 = redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out & SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_or0 = SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_0;
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN = ~ (SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_1 | SE_redist61_i_cmp77_utf8_getc104_q_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_v_s_0 = SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN & SE_out_i_llvm_fpga_mem_ml4475_utf8_getc102_V2;
    // Backward Stall generation
    assign SE_redist61_i_cmp77_utf8_getc104_q_1_0_backStall = ~ (SE_redist61_i_cmp77_utf8_getc104_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0 <= 1'b0;
            SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0 <= SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0 & SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_0 <= SE_redist61_i_cmp77_utf8_getc104_q_1_0_v_s_0;
            end

            if (SE_redist61_i_cmp77_utf8_getc104_q_1_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1 <= SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1 & SE_redist61_i_cmp77_utf8_getc104_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist61_i_cmp77_utf8_getc104_q_1_0_R_v_1 <= SE_redist61_i_cmp77_utf8_getc104_q_1_0_v_s_0;
            end

        end
    end

    // redist62_i_cmp77_utf8_getc104_q_33_fifo(STALLFIFO,756)
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in = SE_redist61_i_cmp77_utf8_getc104_q_1_0_V1;
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_backStall;
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_data_in = redist61_i_cmp77_utf8_getc104_q_1_0_q;
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in_bitsignaltemp = redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in[0];
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in_bitsignaltemp = redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in[0];
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out[0] = redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out_bitsignaltemp;
    assign redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out[0] = redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist62_i_cmp77_utf8_getc104_q_33_fifo (
        .valid_in(redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(redist61_i_cmp77_utf8_getc104_q_1_0_q),
        .valid_out(redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist62_i_cmp77_utf8_getc104_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist62_i_cmp77_utf8_getc104_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist62_i_cmp77_utf8_getc104_q_33_fifo(BITJOIN,1016)
    assign bubble_join_redist62_i_cmp77_utf8_getc104_q_33_fifo_q = redist62_i_cmp77_utf8_getc104_q_33_fifo_data_out;

    // bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo(BITSELECT,1017)
    assign bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo_b = $unsigned(bubble_join_redist62_i_cmp77_utf8_getc104_q_33_fifo_q[0:0]);

    // i_acl_305_utf8_getc128(LOGICAL,100)@164
    assign i_acl_305_utf8_getc128_q = bubble_select_redist62_i_cmp77_utf8_getc104_q_33_fifo_b & i_cmp40_utf8_getc124_q;

    // SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo(STALLENABLE,1759)
    // Valid signal propagation
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_V0 = SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall = SR_SE_i_reduction_utf8_getc_197_utf8_getc277_backStall | ~ (SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and0 = redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out;
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and1 = SE_out_redist92_i_cmp126_utf8_getc88_q_99_fifo_V5 & SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and0;
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and2 = SE_out_redist98_i_cmp118_utf8_getc40_q_163_fifo_V1 & SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and1;
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and3 = SE_out_redist37_i_not_cmp69_utf8_getc53_q_131_fifo_V2 & SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and2;
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and4 = SE_out_redist96_i_cmp120_not_utf8_getc49_q_131_fifo_V4 & SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and3;
    assign SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_wireValid = SE_out_redist22_i_reduction_utf8_getc_23_utf8_getc56_q_131_fifo_V1 & SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_and4;

    // redist106_i_acl_305_utf8_getc128_q_33_fifo(STALLFIFO,801)
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in = SE_i_acl_305_utf8_getc128_V2;
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in = SE_out_redist106_i_acl_305_utf8_getc128_q_33_fifo_backStall;
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_data_in = i_acl_305_utf8_getc128_q;
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in_bitsignaltemp = redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in[0];
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in_bitsignaltemp = redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in[0];
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out[0] = redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out_bitsignaltemp;
    assign redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out[0] = redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist106_i_acl_305_utf8_getc128_q_33_fifo (
        .valid_in(redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_305_utf8_getc128_q),
        .valid_out(redist106_i_acl_305_utf8_getc128_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist106_i_acl_305_utf8_getc128_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo(BITJOIN,929)
    assign bubble_join_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_q = redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_data_out;

    // bubble_select_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo(BITSELECT,930)
    assign bubble_select_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_b = $unsigned(bubble_join_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_q[0:0]);

    // SR_SE_i_reduction_utf8_getc_94_utf8_getc129(STALLREG,2218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data0 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid <= SE_i_reduction_utf8_getc_94_utf8_getc129_backStall & (SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid | SR_SE_i_reduction_utf8_getc_94_utf8_getc129_i_valid);

            if (SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data0 <= i_acl_305_utf8_getc128_q;
                SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data1 <= $unsigned(bubble_select_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_and0 = SE_i_acl_305_utf8_getc128_V1;
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_i_valid = SE_out_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_V0 & SR_SE_i_reduction_utf8_getc_94_utf8_getc129_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_backStall = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid | ~ (SR_SE_i_reduction_utf8_getc_94_utf8_getc129_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_V = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid : SR_SE_i_reduction_utf8_getc_94_utf8_getc129_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D0 = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data0 : i_acl_305_utf8_getc128_q;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D1 = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_94_utf8_getc129_r_data1 : bubble_select_redist29_i_reduction_utf8_getc_19_utf8_getc46_q_65_fifo_b;

    // SE_i_acl_353_utf8_getc130(STALLENABLE,1197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_353_utf8_getc130_fromReg0 <= '0;
            SE_i_acl_353_utf8_getc130_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_353_utf8_getc130_fromReg0 <= SE_i_acl_353_utf8_getc130_toReg0;
            // Successor 1
            SE_i_acl_353_utf8_getc130_fromReg1 <= SE_i_acl_353_utf8_getc130_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_353_utf8_getc130_consumed0 = (~ (SE_i_reduction_utf8_getc_103_utf8_getc131_backStall) & SE_i_acl_353_utf8_getc130_wireValid) | SE_i_acl_353_utf8_getc130_fromReg0;
    assign SE_i_acl_353_utf8_getc130_consumed1 = (~ (SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_backStall) & SE_i_acl_353_utf8_getc130_wireValid) | SE_i_acl_353_utf8_getc130_fromReg1;
    // Consuming
    assign SE_i_acl_353_utf8_getc130_StallValid = SE_i_acl_353_utf8_getc130_backStall & SE_i_acl_353_utf8_getc130_wireValid;
    assign SE_i_acl_353_utf8_getc130_toReg0 = SE_i_acl_353_utf8_getc130_StallValid & SE_i_acl_353_utf8_getc130_consumed0;
    assign SE_i_acl_353_utf8_getc130_toReg1 = SE_i_acl_353_utf8_getc130_StallValid & SE_i_acl_353_utf8_getc130_consumed1;
    // Backward Stall generation
    assign SE_i_acl_353_utf8_getc130_or0 = SE_i_acl_353_utf8_getc130_consumed0;
    assign SE_i_acl_353_utf8_getc130_wireStall = ~ (SE_i_acl_353_utf8_getc130_consumed1 & SE_i_acl_353_utf8_getc130_or0);
    assign SE_i_acl_353_utf8_getc130_backStall = SE_i_acl_353_utf8_getc130_wireStall;
    // Valid signal propagation
    assign SE_i_acl_353_utf8_getc130_V0 = SE_i_acl_353_utf8_getc130_wireValid & ~ (SE_i_acl_353_utf8_getc130_fromReg0);
    assign SE_i_acl_353_utf8_getc130_V1 = SE_i_acl_353_utf8_getc130_wireValid & ~ (SE_i_acl_353_utf8_getc130_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_353_utf8_getc130_and0 = SE_i_acl_305_utf8_getc128_V0;
    assign SE_i_acl_353_utf8_getc130_wireValid = SE_out_redist91_i_cmp126_utf8_getc88_q_66_fifo_V0 & SE_i_acl_353_utf8_getc130_and0;

    // SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo(STALLENABLE,1677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg0 <= '0;
            SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg0 <= SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg1 <= SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed0 = (~ (SE_i_acl_305_utf8_getc128_backStall) & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid) | SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg0;
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed1 = (~ (redist63_i_cmp77_utf8_getc104_q_66_fifo_stall_out) & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid) | SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_StallValid = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_backStall & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid;
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg0 = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_StallValid & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed0;
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_toReg1 = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_StallValid & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_or0 = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed0;
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireStall = ~ (SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_consumed1 & SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_or0);
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_backStall = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V0 = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid & ~ (SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg0);
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V1 = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid & ~ (SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_wireValid = redist62_i_cmp77_utf8_getc104_q_33_fifo_valid_out;

    // SE_i_acl_305_utf8_getc128(STALLENABLE,1189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_305_utf8_getc128_fromReg0 <= '0;
            SE_i_acl_305_utf8_getc128_fromReg1 <= '0;
            SE_i_acl_305_utf8_getc128_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_305_utf8_getc128_fromReg0 <= SE_i_acl_305_utf8_getc128_toReg0;
            // Successor 1
            SE_i_acl_305_utf8_getc128_fromReg1 <= SE_i_acl_305_utf8_getc128_toReg1;
            // Successor 2
            SE_i_acl_305_utf8_getc128_fromReg2 <= SE_i_acl_305_utf8_getc128_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_acl_305_utf8_getc128_consumed0 = (~ (SE_i_acl_353_utf8_getc130_backStall) & SE_i_acl_305_utf8_getc128_wireValid) | SE_i_acl_305_utf8_getc128_fromReg0;
    assign SE_i_acl_305_utf8_getc128_consumed1 = (~ (SR_SE_i_reduction_utf8_getc_94_utf8_getc129_backStall) & SE_i_acl_305_utf8_getc128_wireValid) | SE_i_acl_305_utf8_getc128_fromReg1;
    assign SE_i_acl_305_utf8_getc128_consumed2 = (~ (redist106_i_acl_305_utf8_getc128_q_33_fifo_stall_out) & SE_i_acl_305_utf8_getc128_wireValid) | SE_i_acl_305_utf8_getc128_fromReg2;
    // Consuming
    assign SE_i_acl_305_utf8_getc128_StallValid = SE_i_acl_305_utf8_getc128_backStall & SE_i_acl_305_utf8_getc128_wireValid;
    assign SE_i_acl_305_utf8_getc128_toReg0 = SE_i_acl_305_utf8_getc128_StallValid & SE_i_acl_305_utf8_getc128_consumed0;
    assign SE_i_acl_305_utf8_getc128_toReg1 = SE_i_acl_305_utf8_getc128_StallValid & SE_i_acl_305_utf8_getc128_consumed1;
    assign SE_i_acl_305_utf8_getc128_toReg2 = SE_i_acl_305_utf8_getc128_StallValid & SE_i_acl_305_utf8_getc128_consumed2;
    // Backward Stall generation
    assign SE_i_acl_305_utf8_getc128_or0 = SE_i_acl_305_utf8_getc128_consumed0;
    assign SE_i_acl_305_utf8_getc128_or1 = SE_i_acl_305_utf8_getc128_consumed1 & SE_i_acl_305_utf8_getc128_or0;
    assign SE_i_acl_305_utf8_getc128_wireStall = ~ (SE_i_acl_305_utf8_getc128_consumed2 & SE_i_acl_305_utf8_getc128_or1);
    assign SE_i_acl_305_utf8_getc128_backStall = SE_i_acl_305_utf8_getc128_wireStall;
    // Valid signal propagation
    assign SE_i_acl_305_utf8_getc128_V0 = SE_i_acl_305_utf8_getc128_wireValid & ~ (SE_i_acl_305_utf8_getc128_fromReg0);
    assign SE_i_acl_305_utf8_getc128_V1 = SE_i_acl_305_utf8_getc128_wireValid & ~ (SE_i_acl_305_utf8_getc128_fromReg1);
    assign SE_i_acl_305_utf8_getc128_V2 = SE_i_acl_305_utf8_getc128_wireValid & ~ (SE_i_acl_305_utf8_getc128_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_acl_305_utf8_getc128_and0 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V1;
    assign SE_i_acl_305_utf8_getc128_wireValid = SE_out_redist62_i_cmp77_utf8_getc104_q_33_fifo_V0 & SE_i_acl_305_utf8_getc128_and0;

    // redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo(STALLFIFO,743)
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V0;
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in = SE_out_redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_backStall;
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_data_in = bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122_b;
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out[0] = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out[0] = redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo (
        .valid_in(redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122_b),
        .valid_out(redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_ml6_utf8_getc122(STALLENABLE,1310)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg0 <= SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg1 <= SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg2 <= SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed0 = (~ (redist49_i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata_33_fifo_stall_out) & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid) | SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed1 = (~ (SE_i_acl_305_utf8_getc128_backStall) & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid) | SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg1;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed2 = (~ (SE_redist70_i_cmp40_utf8_getc124_q_1_0_backStall) & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid) | SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_StallValid = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_backStall & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg0 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_StallValid & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg1 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_StallValid & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed1;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_toReg2 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_StallValid & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or0 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or1 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed1 & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or0;
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_consumed2 & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_or1);
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_backStall = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V0 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V1 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg1);
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V2 = SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_wireValid = i_llvm_fpga_mem_ml6_utf8_getc122_out_o_valid;

    // i_llvm_fpga_mem_ml6_utf8_getc122(BLACKBOX,232)@132
    // in in_i_stall@20000000
    // out out_ml6_UTF8_getc_avm_address@20000000
    // out out_ml6_UTF8_getc_avm_burstcount@20000000
    // out out_ml6_UTF8_getc_avm_byteenable@20000000
    // out out_ml6_UTF8_getc_avm_enable@20000000
    // out out_ml6_UTF8_getc_avm_read@20000000
    // out out_ml6_UTF8_getc_avm_write@20000000
    // out out_ml6_UTF8_getc_avm_writedata@20000000
    // out out_o_readdata@164
    // out out_o_stall@20000000
    // out out_o_valid@164
    UTF8_getc_i_llvm_fpga_mem_ml6_utf8_getc0 thei_llvm_fpga_mem_ml6_utf8_getc122 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D0),
        .in_i_dependence(SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D1),
        .in_i_predicate(SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_backStall),
        .in_i_valid(SE_i_reduction_utf8_getc_71_utf8_getc109_V0),
        .in_ml6_UTF8_getc_avm_readdata(in_ml6_UTF8_getc_avm_readdata),
        .in_ml6_UTF8_getc_avm_readdatavalid(in_ml6_UTF8_getc_avm_readdatavalid),
        .in_ml6_UTF8_getc_avm_waitrequest(in_ml6_UTF8_getc_avm_waitrequest),
        .in_ml6_UTF8_getc_avm_writeack(in_ml6_UTF8_getc_avm_writeack),
        .out_ml6_UTF8_getc_avm_address(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_address),
        .out_ml6_UTF8_getc_avm_burstcount(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_burstcount),
        .out_ml6_UTF8_getc_avm_byteenable(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_byteenable),
        .out_ml6_UTF8_getc_avm_enable(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_enable),
        .out_ml6_UTF8_getc_avm_read(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_read),
        .out_ml6_UTF8_getc_avm_write(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_write),
        .out_ml6_UTF8_getc_avm_writedata(i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml6_utf8_getc122_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml6_utf8_getc122_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml6_utf8_getc122(BITJOIN,825)
    assign bubble_join_i_llvm_fpga_mem_ml6_utf8_getc122_q = i_llvm_fpga_mem_ml6_utf8_getc122_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122(BITSELECT,826)
    assign bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml6_utf8_getc122_q[7:0]);

    // i_unnamed_utf8_getc123(LOGICAL,417)@164
    assign i_unnamed_utf8_getc123_q = bubble_select_i_llvm_fpga_mem_ml6_utf8_getc122_b & c_i8_64358_q;

    // i_unnamed_utf8_getc123_vt_select_7(BITSELECT,420)@164
    assign i_unnamed_utf8_getc123_vt_select_7_b = i_unnamed_utf8_getc123_q[7:6];

    // i_unnamed_utf8_getc103_vt_const_5(CONSTANT,413)
    assign i_unnamed_utf8_getc103_vt_const_5_q = $unsigned(6'b000000);

    // i_unnamed_utf8_getc123_vt_join(BITJOIN,419)@164
    assign i_unnamed_utf8_getc123_vt_join_q = {i_unnamed_utf8_getc123_vt_select_7_b, i_unnamed_utf8_getc103_vt_const_5_q};

    // i_cmp40_utf8_getc124(LOGICAL,205)@164
    assign i_cmp40_utf8_getc124_q = $unsigned(i_unnamed_utf8_getc123_vt_join_q == c_i8_128368_recast_x_q ? 1'b1 : 1'b0);

    // redist70_i_cmp40_utf8_getc124_q_1_0(REG,764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_i_cmp40_utf8_getc124_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN == 1'b1)
        begin
            redist70_i_cmp40_utf8_getc124_q_1_0_q <= $unsigned(i_cmp40_utf8_getc124_q);
        end
    end

    // i_reduction_utf8_getc_88_utf8_getc126(LOGICAL,397)@165
    assign i_reduction_utf8_getc_88_utf8_getc126_q = redist70_i_cmp40_utf8_getc124_q_1_0_q & bubble_select_redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_b;

    // i_reduction_utf8_getc_9_utf8_getc24(LOGICAL,400)@165
    assign i_reduction_utf8_getc_9_utf8_getc24_q = bubble_select_redist59_i_cmp8_utf8_getc15_q_131_fifo_b & i_cmp10_not_utf8_getc19_q;

    // i_reduction_utf8_getc_10_utf8_getc25(LOGICAL,248)@165
    assign i_reduction_utf8_getc_10_utf8_getc25_q = bubble_select_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_b & i_reduction_utf8_getc_9_utf8_getc24_q;

    // i_reduction_utf8_getc_113_utf8_getc141(LOGICAL,250)@165
    assign i_reduction_utf8_getc_113_utf8_getc141_q = i_reduction_utf8_getc_10_utf8_getc25_q | i_reduction_utf8_getc_88_utf8_getc126_q;

    // i_reduction_utf8_getc_94_utf8_getc129(LOGICAL,399)@164 + 1
    assign i_reduction_utf8_getc_94_utf8_getc129_qi = SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D0 & SR_SE_i_reduction_utf8_getc_94_utf8_getc129_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_94_utf8_getc129_delay ( .xin(i_reduction_utf8_getc_94_utf8_getc129_qi), .xout(i_reduction_utf8_getc_94_utf8_getc129_q), .ena(SE_i_reduction_utf8_getc_94_utf8_getc129_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_114_utf8_getc142(LOGICAL,251)@165
    assign i_reduction_utf8_getc_114_utf8_getc142_q = i_reduction_utf8_getc_94_utf8_getc129_q | i_reduction_utf8_getc_113_utf8_getc141_q;

    // bubble_join_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo(BITJOIN,893)
    assign bubble_join_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_q = redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_data_out;

    // bubble_select_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo(BITSELECT,894)
    assign bubble_select_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_b = $unsigned(bubble_join_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_q[0:0]);

    // i_acl_353_utf8_getc130(LOGICAL,110)@164
    assign i_acl_353_utf8_getc130_q = bubble_select_redist91_i_cmp126_utf8_getc88_q_66_fifo_b & i_acl_305_utf8_getc128_q;

    // i_reduction_utf8_getc_103_utf8_getc131(LOGICAL,246)@164 + 1
    assign i_reduction_utf8_getc_103_utf8_getc131_qi = i_acl_353_utf8_getc130_q & bubble_select_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_103_utf8_getc131_delay ( .xin(i_reduction_utf8_getc_103_utf8_getc131_qi), .xout(i_reduction_utf8_getc_103_utf8_getc131_q), .ena(SE_i_reduction_utf8_getc_103_utf8_getc131_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_utf8_getc_115_utf8_getc143(LOGICAL,252)@165
    assign i_reduction_utf8_getc_115_utf8_getc143_q = i_reduction_utf8_getc_103_utf8_getc131_q | i_reduction_utf8_getc_114_utf8_getc142_q;

    // bubble_join_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo(BITJOIN,875)
    assign bubble_join_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_q = redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_data_out;

    // bubble_select_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo(BITSELECT,876)
    assign bubble_select_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_b = $unsigned(bubble_join_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_q[0:0]);

    // bubble_join_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo(BITJOIN,884)
    assign bubble_join_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_q = redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_data_out;

    // bubble_select_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo(BITSELECT,885)
    assign bubble_select_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_b = $unsigned(bubble_join_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_q[0:0]);

    // i_reduction_utf8_getc_106_utf8_getc132(LOGICAL,247)@164
    assign i_reduction_utf8_getc_106_utf8_getc132_q = i_acl_353_utf8_getc130_q & bubble_select_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_b;

    // i_acl_390_not_utf8_getc133(LOGICAL,113)@164
    assign i_acl_390_not_utf8_getc133_q = i_reduction_utf8_getc_106_utf8_getc132_q ^ VCC_q;

    // i_reduction_utf8_getc_112_utf8_getc134(LOGICAL,249)@164 + 1
    assign i_reduction_utf8_getc_112_utf8_getc134_qi = i_acl_390_not_utf8_getc133_q | bubble_select_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_utf8_getc_112_utf8_getc134_delay ( .xin(i_reduction_utf8_getc_112_utf8_getc134_qi), .xout(i_reduction_utf8_getc_112_utf8_getc134_q), .ena(SE_i_reduction_utf8_getc_112_utf8_getc134_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_not522_utf8_getc140(LOGICAL,239)@165
    assign i_not522_utf8_getc140_q = i_reduction_utf8_getc_112_utf8_getc134_q ^ VCC_q;

    // i_reduction_utf8_getc_116_utf8_getc144(LOGICAL,253)@165
    assign i_reduction_utf8_getc_116_utf8_getc144_q = i_not522_utf8_getc140_q | i_reduction_utf8_getc_115_utf8_getc143_q;

    // i_unnamed_utf8_getc145(LOGICAL,422)@165
    assign i_unnamed_utf8_getc145_q = i_reduction_utf8_getc_116_utf8_getc144_q ^ VCC_q;

    // bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo(BITJOIN,980)
    assign bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_q = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_data_out;

    // bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo(BITSELECT,981)
    assign bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_b = $unsigned(bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_q[0:0]);

    // i_acl_428_v_v_utf8_getc136_vt_const_63(CONSTANT,121)
    assign i_acl_428_v_v_utf8_getc136_vt_const_63_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // c_i64_1370(CONSTANT,18)
    assign c_i64_1370_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // c_i64_2369(CONSTANT,21)
    assign c_i64_2369_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000010);

    // c_i64_3371(CONSTANT,22)
    assign c_i64_3371_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000011);

    // i_acl_426_v_v_utf8_getc135_vt_const_63(CONSTANT,117)
    assign i_acl_426_v_v_utf8_getc135_vt_const_63_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000010);

    // c_i64_4372(CONSTANT,23)
    assign c_i64_4372_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // c_i64_5373(CONSTANT,24)
    assign c_i64_5373_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000101);

    // i_acl_426_v_v_utf8_getc135(MUX,116)@165
    assign i_acl_426_v_v_utf8_getc135_s = i_reduction_utf8_getc_103_utf8_getc131_q;
    always @(i_acl_426_v_v_utf8_getc135_s or c_i64_5373_q or c_i64_4372_q)
    begin
        unique case (i_acl_426_v_v_utf8_getc135_s)
            1'b0 : i_acl_426_v_v_utf8_getc135_q = c_i64_5373_q;
            1'b1 : i_acl_426_v_v_utf8_getc135_q = c_i64_4372_q;
            default : i_acl_426_v_v_utf8_getc135_q = 64'b0;
        endcase
    end

    // i_acl_426_v_v_utf8_getc135_vt_select_0(BITSELECT,119)@165
    assign i_acl_426_v_v_utf8_getc135_vt_select_0_b = i_acl_426_v_v_utf8_getc135_q[0:0];

    // i_acl_426_v_v_utf8_getc135_vt_join(BITJOIN,118)@165
    assign i_acl_426_v_v_utf8_getc135_vt_join_q = {i_acl_426_v_v_utf8_getc135_vt_const_63_q, i_acl_426_v_v_utf8_getc135_vt_select_0_b};

    // i_acl_428_v_v_utf8_getc136(MUX,120)@165
    assign i_acl_428_v_v_utf8_getc136_s = i_reduction_utf8_getc_94_utf8_getc129_q;
    always @(i_acl_428_v_v_utf8_getc136_s or i_acl_426_v_v_utf8_getc135_vt_join_q or c_i64_3371_q)
    begin
        unique case (i_acl_428_v_v_utf8_getc136_s)
            1'b0 : i_acl_428_v_v_utf8_getc136_q = i_acl_426_v_v_utf8_getc135_vt_join_q;
            1'b1 : i_acl_428_v_v_utf8_getc136_q = c_i64_3371_q;
            default : i_acl_428_v_v_utf8_getc136_q = 64'b0;
        endcase
    end

    // i_acl_428_v_v_utf8_getc136_vt_select_2(BITSELECT,123)@165
    assign i_acl_428_v_v_utf8_getc136_vt_select_2_b = i_acl_428_v_v_utf8_getc136_q[2:0];

    // i_acl_428_v_v_utf8_getc136_vt_join(BITJOIN,122)@165
    assign i_acl_428_v_v_utf8_getc136_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_428_v_v_utf8_getc136_vt_select_2_b};

    // i_acl_431_v_v_utf8_getc137(MUX,124)@165
    assign i_acl_431_v_v_utf8_getc137_s = i_reduction_utf8_getc_88_utf8_getc126_q;
    always @(i_acl_431_v_v_utf8_getc137_s or i_acl_428_v_v_utf8_getc136_vt_join_q or c_i64_2369_q)
    begin
        unique case (i_acl_431_v_v_utf8_getc137_s)
            1'b0 : i_acl_431_v_v_utf8_getc137_q = i_acl_428_v_v_utf8_getc136_vt_join_q;
            1'b1 : i_acl_431_v_v_utf8_getc137_q = c_i64_2369_q;
            default : i_acl_431_v_v_utf8_getc137_q = 64'b0;
        endcase
    end

    // i_acl_431_v_v_utf8_getc137_vt_select_2(BITSELECT,127)@165
    assign i_acl_431_v_v_utf8_getc137_vt_select_2_b = i_acl_431_v_v_utf8_getc137_q[2:0];

    // i_acl_431_v_v_utf8_getc137_vt_join(BITJOIN,126)@165
    assign i_acl_431_v_v_utf8_getc137_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_431_v_v_utf8_getc137_vt_select_2_b};

    // i_acl_433_v_v_utf8_getc138(MUX,128)@165
    assign i_acl_433_v_v_utf8_getc138_s = i_reduction_utf8_getc_10_utf8_getc25_q;
    always @(i_acl_433_v_v_utf8_getc138_s or i_acl_431_v_v_utf8_getc137_vt_join_q or c_i64_1370_q)
    begin
        unique case (i_acl_433_v_v_utf8_getc138_s)
            1'b0 : i_acl_433_v_v_utf8_getc138_q = i_acl_431_v_v_utf8_getc137_vt_join_q;
            1'b1 : i_acl_433_v_v_utf8_getc138_q = c_i64_1370_q;
            default : i_acl_433_v_v_utf8_getc138_q = 64'b0;
        endcase
    end

    // i_acl_433_v_v_utf8_getc138_vt_select_2(BITSELECT,131)@165
    assign i_acl_433_v_v_utf8_getc138_vt_select_2_b = i_acl_433_v_v_utf8_getc138_q[2:0];

    // i_acl_433_v_v_utf8_getc138_vt_join(BITJOIN,130)@165
    assign i_acl_433_v_v_utf8_getc138_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_433_v_v_utf8_getc138_vt_select_2_b};

    // bubble_join_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo(BITJOIN,857)
    assign bubble_join_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_q = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_data_out;

    // bubble_select_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo(BITSELECT,858)
    assign bubble_select_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_b = $unsigned(bubble_join_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_q[63:0]);

    // i_acl_433_v_utf8_getc0_add_x(ADD,546)@165
    assign i_acl_433_v_utf8_getc0_add_x_a = {1'b0, bubble_select_redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_b};
    assign i_acl_433_v_utf8_getc0_add_x_b = {1'b0, i_acl_433_v_v_utf8_getc138_vt_join_q};
    assign i_acl_433_v_utf8_getc0_add_x_o = $unsigned(i_acl_433_v_utf8_getc0_add_x_a) + $unsigned(i_acl_433_v_utf8_getc0_add_x_b);
    assign i_acl_433_v_utf8_getc0_add_x_q = i_acl_433_v_utf8_getc0_add_x_o[64:0];

    // i_acl_433_v_utf8_getc0_trunc_sel_x(BITSELECT,548)@165
    assign i_acl_433_v_utf8_getc0_trunc_sel_x_b = i_acl_433_v_utf8_getc0_add_x_q[63:0];

    // SE_i_reduction_utf8_getc_112_utf8_getc134(STALLENABLE,1331)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_V0 = SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_s_tv_0 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall & SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_backEN = ~ (SE_i_reduction_utf8_getc_112_utf8_getc134_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_and0 = SE_out_redist13_i_reduction_utf8_getc_34_utf8_getc76_q_98_fifo_V0 & SE_i_reduction_utf8_getc_112_utf8_getc134_backEN;
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_v_s_0 = SE_out_redist10_i_reduction_utf8_getc_39_utf8_getc80_q_130_fifo_V0 & SE_i_reduction_utf8_getc_112_utf8_getc134_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_112_utf8_getc134_backStall = ~ (SE_i_reduction_utf8_getc_112_utf8_getc134_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_112_utf8_getc134_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0 <= SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0 & SE_i_reduction_utf8_getc_112_utf8_getc134_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_112_utf8_getc134_R_v_0 <= SE_i_reduction_utf8_getc_112_utf8_getc134_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_94_utf8_getc129(STALLENABLE,1481)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_94_utf8_getc129_V0 = SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_94_utf8_getc129_s_tv_0 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall & SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_94_utf8_getc129_backEN = ~ (SE_i_reduction_utf8_getc_94_utf8_getc129_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_94_utf8_getc129_v_s_0 = SE_i_reduction_utf8_getc_94_utf8_getc129_backEN & SR_SE_i_reduction_utf8_getc_94_utf8_getc129_V;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_94_utf8_getc129_backStall = ~ (SE_i_reduction_utf8_getc_94_utf8_getc129_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_94_utf8_getc129_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0 <= SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0 & SE_i_reduction_utf8_getc_94_utf8_getc129_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_94_utf8_getc129_R_v_0 <= SE_i_reduction_utf8_getc_94_utf8_getc129_v_s_0;
            end

        end
    end

    // SE_i_reduction_utf8_getc_103_utf8_getc131(STALLENABLE,1328)
    // Valid signal propagation
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_V0 = SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_s_tv_0 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall & SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_backEN = ~ (SE_i_reduction_utf8_getc_103_utf8_getc131_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_and0 = SE_i_acl_353_utf8_getc130_V0 & SE_i_reduction_utf8_getc_103_utf8_getc131_backEN;
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_v_s_0 = SE_out_redist16_i_reduction_utf8_getc_25_utf8_getc58_q_98_fifo_V0 & SE_i_reduction_utf8_getc_103_utf8_getc131_and0;
    // Backward Stall generation
    assign SE_i_reduction_utf8_getc_103_utf8_getc131_backStall = ~ (SE_i_reduction_utf8_getc_103_utf8_getc131_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_utf8_getc_103_utf8_getc131_backEN == 1'b0)
            begin
                SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0 <= SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0 & SE_i_reduction_utf8_getc_103_utf8_getc131_s_tv_0;
            end
            else
            begin
                SE_i_reduction_utf8_getc_103_utf8_getc131_R_v_0 <= SE_i_reduction_utf8_getc_103_utf8_getc131_v_s_0;
            end

        end
    end

    // SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo(STALLENABLE,1639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg0 <= '0;
            SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg0 <= SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg1 <= SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed0 = (~ (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall) & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid) | SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg0;
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed1 = (~ (redist43_i_not_cmp1_utf8_getc23_q_131_fifo_stall_out) & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid) | SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg1;
    // Consuming
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_StallValid = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_backStall & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid;
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg0 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_StallValid & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed0;
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_toReg1 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_StallValid & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_or0 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed0;
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireStall = ~ (SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_consumed1 & SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_or0);
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_backStall = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V0 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid & ~ (SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg0);
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V1 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid & ~ (SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_wireValid = redist42_i_not_cmp1_utf8_getc23_q_99_fifo_valid_out;

    // SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo(STALLENABLE,1672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg0 <= '0;
            SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg0 <= SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg0;
            // Successor 1
            SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg1 <= SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed0 = (~ (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall) & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid) | SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg0;
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed1 = (~ (redist60_i_cmp8_utf8_getc15_q_163_fifo_stall_out) & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid) | SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg1;
    // Consuming
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_StallValid = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_backStall & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid;
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg0 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_StallValid & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed0;
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_toReg1 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_StallValid & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_or0 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed0;
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireStall = ~ (SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_consumed1 & SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_or0);
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_backStall = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V0 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid & ~ (SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg0);
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V1 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid & ~ (SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_wireValid = redist59_i_cmp8_utf8_getc15_q_131_fifo_valid_out;

    // SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo(STALLENABLE,1747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg0 <= '0;
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg1 <= '0;
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg0 <= SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg0;
            // Successor 1
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg1 <= SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg1;
            // Successor 2
            SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg2 <= SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed0 = (~ (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall) & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid) | SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg0;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed1 = (~ (redist101_i_cmp10_utf8_getc17_c_195_fifo_stall_out) & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid) | SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg1;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed2 = (~ (redist102_i_cmp10_not_utf8_getc19_q_32_fifo_stall_out) & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid) | SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg2;
    // Consuming
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_StallValid = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_backStall & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg0 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_StallValid & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed0;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg1 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_StallValid & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed1;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_toReg2 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_StallValid & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or0 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed0;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or1 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed1 & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or0;
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireStall = ~ (SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_consumed2 & SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_or1);
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_backStall = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V0 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid & ~ (SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg0);
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V1 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid & ~ (SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg1);
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V2 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid & ~ (SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_wireValid = redist100_i_cmp10_utf8_getc17_c_163_fifo_valid_out;

    // bubble_join_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo(BITJOIN,854)
    assign bubble_join_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_q = redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_data_out;

    // bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo(BITSELECT,855)
    assign bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_b = $unsigned(bubble_join_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_q[63:0]);

    // redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo(STALLFIFO,698)
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V1;
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall;
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_data_in = bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_b;
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in_bitsignaltemp = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in[0];
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in_bitsignaltemp = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in[0];
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out[0] = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out_bitsignaltemp;
    assign redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out[0] = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo (
        .valid_in(redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_b),
        .valid_out(redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist70_i_cmp40_utf8_getc124_q_1_0(STALLENABLE,1692)
    // Valid signal propagation
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_V0 = SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0;
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_V1 = SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_0 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall & SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0;
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_1 = redist71_i_cmp40_utf8_getc124_q_33_fifo_stall_out & SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_or0 = SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_0;
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN = ~ (SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_1 | SE_redist70_i_cmp40_utf8_getc124_q_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_v_s_0 = SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN & SE_out_i_llvm_fpga_mem_ml6_utf8_getc122_V2;
    // Backward Stall generation
    assign SE_redist70_i_cmp40_utf8_getc124_q_1_0_backStall = ~ (SE_redist70_i_cmp40_utf8_getc124_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0 <= 1'b0;
            SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN == 1'b0)
            begin
                SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0 <= SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0 & SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_0 <= SE_redist70_i_cmp40_utf8_getc124_q_1_0_v_s_0;
            end

            if (SE_redist70_i_cmp40_utf8_getc124_q_1_0_backEN == 1'b0)
            begin
                SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1 <= SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1 & SE_redist70_i_cmp40_utf8_getc124_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist70_i_cmp40_utf8_getc124_q_1_0_R_v_1 <= SE_redist70_i_cmp40_utf8_getc124_q_1_0_v_s_0;
            end

        end
    end

    // i_reduction_utf8_getc_12_utf8_getc33(LOGICAL,258)@132
    assign i_reduction_utf8_getc_12_utf8_getc33_q = bubble_select_redist76_i_cmp32_utf8_getc21_q_98_fifo_b & i_cmp34_not_utf8_getc28_q;

    // i_reduction_utf8_getc_14_utf8_getc35(LOGICAL,278)@132
    assign i_reduction_utf8_getc_14_utf8_getc35_q = i_reduction_utf8_getc_12_utf8_getc33_q & i_reduction_utf8_getc_13_utf8_getc34_q;

    // redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo(STALLFIFO,726)
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in = SE_i_reduction_utf8_getc_12_utf8_getc33_V1;
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall;
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_data_in = i_reduction_utf8_getc_14_utf8_getc35_q;
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in_bitsignaltemp = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in[0];
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in_bitsignaltemp = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in[0];
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out[0] = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out_bitsignaltemp;
    assign redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out[0] = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo (
        .valid_in(redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_utf8_getc_14_utf8_getc35_q),
        .valid_out(redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo(STALLENABLE,1651)
    // Valid signal propagation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall = i_llvm_fpga_mem_ml4347_utf8_getc146_out_o_stall | ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_wireValid = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V;

    // SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo(STALLREG,2219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid <= 1'b0;
            SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall & (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid | SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_i_valid);

            if (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data0 <= i_acl_433_v_utf8_getc0_trunc_sel_x_b;
                SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data1 <= $unsigned(bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_b);
                SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data2 <= i_unnamed_utf8_getc145_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and0 = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and1 = redist32_i_reduction_utf8_getc_14_utf8_getc35_q_33_fifo_valid_out & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and0;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and2 = SE_redist70_i_cmp40_utf8_getc124_q_1_0_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and1;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and3 = redist4_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_163_fifo_valid_out & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and2;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and4 = SE_out_redist100_i_cmp10_utf8_getc17_c_163_fifo_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and3;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and5 = SE_out_redist59_i_cmp8_utf8_getc15_q_131_fifo_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and4;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and6 = SE_out_redist42_i_not_cmp1_utf8_getc23_q_99_fifo_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and5;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and7 = SE_i_reduction_utf8_getc_103_utf8_getc131_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and6;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and8 = SE_i_reduction_utf8_getc_94_utf8_getc129_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and7;
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_i_valid = SE_i_reduction_utf8_getc_112_utf8_getc134_V0 & SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_and8;
    // Stall signal propagation
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid | ~ (SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_V = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid == 1'b1 ? SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid : SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D0 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid == 1'b1 ? SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data0 : i_acl_433_v_utf8_getc0_trunc_sel_x_b;
    // Data1
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D1 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid == 1'b1 ? SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data1 : bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_b;
    // Data2
    assign SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_D2 = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_valid == 1'b1 ? SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_r_data2 : i_unnamed_utf8_getc145_q;

    // redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo(STALLFIFO,742)
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V1;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in = SR_SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_backStall;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_data_in = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out_bitsignaltemp;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo (
        .valid_in(redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b),
        .valid_out(redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_64_utf8_getc106(LOGICAL,388)@132
    assign i_reduction_utf8_getc_64_utf8_getc106_q = redist61_i_cmp77_utf8_getc104_q_1_0_q & bubble_select_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_b;

    // i_reduction_utf8_getc_81_utf8_getc118(LOGICAL,394)@132
    assign i_reduction_utf8_getc_81_utf8_getc118_q = i_reduction_utf8_getc_14_utf8_getc35_q | i_reduction_utf8_getc_64_utf8_getc106_q;

    // i_reduction_utf8_getc_71_utf8_getc109(LOGICAL,390)@132
    assign i_reduction_utf8_getc_71_utf8_getc109_q = i_acl_332_utf8_getc108_q & bubble_select_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_b;

    // i_reduction_utf8_getc_82_utf8_getc119(LOGICAL,395)@132
    assign i_reduction_utf8_getc_82_utf8_getc119_q = i_reduction_utf8_getc_71_utf8_getc109_q | i_reduction_utf8_getc_81_utf8_getc118_q;

    // i_reduction_utf8_getc_74_utf8_getc110(LOGICAL,391)@132
    assign i_reduction_utf8_getc_74_utf8_getc110_q = i_acl_332_utf8_getc108_q & bubble_select_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_b;

    // i_acl_377_not_utf8_getc111(LOGICAL,112)@132
    assign i_acl_377_not_utf8_getc111_q = i_reduction_utf8_getc_74_utf8_getc110_q ^ VCC_q;

    // i_reduction_utf8_getc_80_utf8_getc112(LOGICAL,393)@132
    assign i_reduction_utf8_getc_80_utf8_getc112_q = i_acl_377_not_utf8_getc111_q | bubble_select_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_b;

    // i_not500_utf8_getc117(LOGICAL,238)@132
    assign i_not500_utf8_getc117_q = i_reduction_utf8_getc_80_utf8_getc112_q ^ VCC_q;

    // i_reduction_utf8_getc_83_utf8_getc120(LOGICAL,396)@132
    assign i_reduction_utf8_getc_83_utf8_getc120_q = i_not500_utf8_getc117_q | i_reduction_utf8_getc_82_utf8_getc119_q;

    // i_unnamed_utf8_getc121(LOGICAL,416)@132
    assign i_unnamed_utf8_getc121_q = i_reduction_utf8_getc_83_utf8_getc120_q ^ VCC_q;

    // i_acl_436_v_v_utf8_getc113(MUX,132)@132
    assign i_acl_436_v_v_utf8_getc113_s = i_reduction_utf8_getc_71_utf8_getc109_q;
    always @(i_acl_436_v_v_utf8_getc113_s or c_i64_4372_q or c_i64_3371_q)
    begin
        unique case (i_acl_436_v_v_utf8_getc113_s)
            1'b0 : i_acl_436_v_v_utf8_getc113_q = c_i64_4372_q;
            1'b1 : i_acl_436_v_v_utf8_getc113_q = c_i64_3371_q;
            default : i_acl_436_v_v_utf8_getc113_q = 64'b0;
        endcase
    end

    // i_acl_436_v_v_utf8_getc113_vt_select_2(BITSELECT,135)@132
    assign i_acl_436_v_v_utf8_getc113_vt_select_2_b = i_acl_436_v_v_utf8_getc113_q[2:0];

    // i_acl_436_v_v_utf8_getc113_vt_join(BITJOIN,134)@132
    assign i_acl_436_v_v_utf8_getc113_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_436_v_v_utf8_getc113_vt_select_2_b};

    // i_acl_438_v_v_utf8_getc114(MUX,136)@132
    assign i_acl_438_v_v_utf8_getc114_s = i_reduction_utf8_getc_64_utf8_getc106_q;
    always @(i_acl_438_v_v_utf8_getc114_s or i_acl_436_v_v_utf8_getc113_vt_join_q or c_i64_2369_q)
    begin
        unique case (i_acl_438_v_v_utf8_getc114_s)
            1'b0 : i_acl_438_v_v_utf8_getc114_q = i_acl_436_v_v_utf8_getc113_vt_join_q;
            1'b1 : i_acl_438_v_v_utf8_getc114_q = c_i64_2369_q;
            default : i_acl_438_v_v_utf8_getc114_q = 64'b0;
        endcase
    end

    // i_acl_438_v_v_utf8_getc114_vt_select_2(BITSELECT,139)@132
    assign i_acl_438_v_v_utf8_getc114_vt_select_2_b = i_acl_438_v_v_utf8_getc114_q[2:0];

    // i_acl_438_v_v_utf8_getc114_vt_join(BITJOIN,138)@132
    assign i_acl_438_v_v_utf8_getc114_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_438_v_v_utf8_getc114_vt_select_2_b};

    // i_acl_441_v_v_utf8_getc115(MUX,141)@132
    assign i_acl_441_v_v_utf8_getc115_s = i_reduction_utf8_getc_14_utf8_getc35_q;
    always @(i_acl_441_v_v_utf8_getc115_s or i_acl_438_v_v_utf8_getc114_vt_join_q or c_i64_1370_q)
    begin
        unique case (i_acl_441_v_v_utf8_getc115_s)
            1'b0 : i_acl_441_v_v_utf8_getc115_q = i_acl_438_v_v_utf8_getc114_vt_join_q;
            1'b1 : i_acl_441_v_v_utf8_getc115_q = c_i64_1370_q;
            default : i_acl_441_v_v_utf8_getc115_q = 64'b0;
        endcase
    end

    // i_acl_441_v_v_utf8_getc115_vt_select_2(BITSELECT,144)@132
    assign i_acl_441_v_v_utf8_getc115_vt_select_2_b = i_acl_441_v_v_utf8_getc115_q[2:0];

    // i_acl_441_v_v_utf8_getc115_vt_join(BITJOIN,143)@132
    assign i_acl_441_v_v_utf8_getc115_vt_join_q = {i_acl_428_v_v_utf8_getc136_vt_const_63_q, i_acl_441_v_v_utf8_getc115_vt_select_2_b};

    // i_acl_441_v_utf8_getc0_add_x(ADD,549)@132
    assign i_acl_441_v_utf8_getc0_add_x_a = {1'b0, bubble_select_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_b};
    assign i_acl_441_v_utf8_getc0_add_x_b = {1'b0, i_acl_441_v_v_utf8_getc115_vt_join_q};
    assign i_acl_441_v_utf8_getc0_add_x_o = $unsigned(i_acl_441_v_utf8_getc0_add_x_a) + $unsigned(i_acl_441_v_utf8_getc0_add_x_b);
    assign i_acl_441_v_utf8_getc0_add_x_q = i_acl_441_v_utf8_getc0_add_x_o[64:0];

    // i_acl_441_v_utf8_getc0_trunc_sel_x(BITSELECT,551)@132
    assign i_acl_441_v_utf8_getc0_trunc_sel_x_b = i_acl_441_v_utf8_getc0_add_x_q[63:0];

    // SR_SE_i_reduction_utf8_getc_71_utf8_getc109(STALLREG,2217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data1 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid <= SE_i_reduction_utf8_getc_71_utf8_getc109_backStall & (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid | SR_SE_i_reduction_utf8_getc_71_utf8_getc109_i_valid);

            if (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data0 <= i_acl_441_v_utf8_getc0_trunc_sel_x_b;
                SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data1 <= $unsigned(bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b);
                SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data2 <= i_unnamed_utf8_getc121_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and0 = SE_i_acl_332_utf8_getc108_V0;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and1 = SE_out_redist15_i_reduction_utf8_getc_25_utf8_getc58_q_66_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and0;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and2 = SE_redist61_i_cmp77_utf8_getc104_q_1_0_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and1;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and3 = SE_out_redist28_i_reduction_utf8_getc_19_utf8_getc46_q_33_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and2;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and4 = SE_i_reduction_utf8_getc_12_utf8_getc33_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and3;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and5 = SE_out_redist3_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_130_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and4;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and6 = SE_out_redist12_i_reduction_utf8_getc_34_utf8_getc76_q_66_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and5;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and7 = SE_out_redist9_i_reduction_utf8_getc_39_utf8_getc80_q_98_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and6;
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_i_valid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V0 & SR_SE_i_reduction_utf8_getc_71_utf8_getc109_and7;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid | ~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_V = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid : SR_SE_i_reduction_utf8_getc_71_utf8_getc109_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D0 = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data0 : i_acl_441_v_utf8_getc0_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D1 = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data1 : bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_b;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_71_utf8_getc109_D2 = SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_71_utf8_getc109_r_data2 : i_unnamed_utf8_getc121_q;

    // SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo(STALLENABLE,1649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg0 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg0 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg0;
            // Successor 1
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg1 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_71_utf8_getc109_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed1 = (~ (redist48_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_163_fifo_stall_out) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg1;
    // Consuming
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_StallValid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_backStall & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_toReg1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_or0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireStall = ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_consumed1 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_or0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_backStall = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_V1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_wireValid = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out;

    // redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo(STALLFIFO,741)
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V1;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_backStall;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_data_in = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo (
        .valid_in(redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b),
        .valid_out(redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_47_utf8_getc90(LOGICAL,381)@99
    assign i_reduction_utf8_getc_47_utf8_getc90_q = i_cmp126_utf8_getc88_q & bubble_select_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_b;

    // i_reduction_utf8_getc_57_utf8_getc99(LOGICAL,385)@99
    assign i_reduction_utf8_getc_57_utf8_getc99_q = i_reduction_utf8_getc_19_utf8_getc46_q | i_reduction_utf8_getc_47_utf8_getc90_q;

    // i_acl_365_not_utf8_getc93(LOGICAL,111)@99
    assign i_acl_365_not_utf8_getc93_q = i_reduction_utf8_getc_50_utf8_getc92_q ^ VCC_q;

    // i_reduction_utf8_getc_56_utf8_getc94(LOGICAL,384)@99
    assign i_reduction_utf8_getc_56_utf8_getc94_q = i_acl_365_not_utf8_getc93_q | bubble_select_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_b;

    // i_not482_utf8_getc98(LOGICAL,237)@99
    assign i_not482_utf8_getc98_q = i_reduction_utf8_getc_56_utf8_getc94_q ^ VCC_q;

    // i_reduction_utf8_getc_58_utf8_getc100(LOGICAL,386)@99
    assign i_reduction_utf8_getc_58_utf8_getc100_q = i_not482_utf8_getc98_q | i_reduction_utf8_getc_57_utf8_getc99_q;

    // i_unnamed_utf8_getc101(LOGICAL,411)@99
    assign i_unnamed_utf8_getc101_q = i_reduction_utf8_getc_58_utf8_getc100_q ^ VCC_q;

    // i_acl_446_v_v_utf8_getc96_vt_const_63(CONSTANT,150)
    assign i_acl_446_v_v_utf8_getc96_vt_const_63_q = $unsigned(62'b00000000000000000000000000000000000000000000000000000000000000);

    // i_acl_443_v_v_utf8_getc95_vt_const_63(CONSTANT,146)
    assign i_acl_443_v_v_utf8_getc95_vt_const_63_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000001);

    // i_acl_443_v_v_utf8_getc95(MUX,145)@99
    assign i_acl_443_v_v_utf8_getc95_s = i_reduction_utf8_getc_47_utf8_getc90_q;
    always @(i_acl_443_v_v_utf8_getc95_s or c_i64_3371_q or c_i64_2369_q)
    begin
        unique case (i_acl_443_v_v_utf8_getc95_s)
            1'b0 : i_acl_443_v_v_utf8_getc95_q = c_i64_3371_q;
            1'b1 : i_acl_443_v_v_utf8_getc95_q = c_i64_2369_q;
            default : i_acl_443_v_v_utf8_getc95_q = 64'b0;
        endcase
    end

    // i_acl_443_v_v_utf8_getc95_vt_select_0(BITSELECT,148)@99
    assign i_acl_443_v_v_utf8_getc95_vt_select_0_b = i_acl_443_v_v_utf8_getc95_q[0:0];

    // i_acl_443_v_v_utf8_getc95_vt_join(BITJOIN,147)@99
    assign i_acl_443_v_v_utf8_getc95_vt_join_q = {i_acl_443_v_v_utf8_getc95_vt_const_63_q, i_acl_443_v_v_utf8_getc95_vt_select_0_b};

    // i_acl_446_v_v_utf8_getc96(MUX,149)@99
    assign i_acl_446_v_v_utf8_getc96_s = i_reduction_utf8_getc_19_utf8_getc46_q;
    always @(i_acl_446_v_v_utf8_getc96_s or i_acl_443_v_v_utf8_getc95_vt_join_q or c_i64_1370_q)
    begin
        unique case (i_acl_446_v_v_utf8_getc96_s)
            1'b0 : i_acl_446_v_v_utf8_getc96_q = i_acl_443_v_v_utf8_getc95_vt_join_q;
            1'b1 : i_acl_446_v_v_utf8_getc96_q = c_i64_1370_q;
            default : i_acl_446_v_v_utf8_getc96_q = 64'b0;
        endcase
    end

    // i_acl_446_v_v_utf8_getc96_vt_select_1(BITSELECT,152)@99
    assign i_acl_446_v_v_utf8_getc96_vt_select_1_b = i_acl_446_v_v_utf8_getc96_q[1:0];

    // i_acl_446_v_v_utf8_getc96_vt_join(BITJOIN,151)@99
    assign i_acl_446_v_v_utf8_getc96_vt_join_q = {i_acl_446_v_v_utf8_getc96_vt_const_63_q, i_acl_446_v_v_utf8_getc96_vt_select_1_b};

    // i_acl_446_v_utf8_getc0_add_x(ADD,552)@99
    assign i_acl_446_v_utf8_getc0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_b};
    assign i_acl_446_v_utf8_getc0_add_x_b = {1'b0, i_acl_446_v_v_utf8_getc96_vt_join_q};
    assign i_acl_446_v_utf8_getc0_add_x_o = $unsigned(i_acl_446_v_utf8_getc0_add_x_a) + $unsigned(i_acl_446_v_utf8_getc0_add_x_b);
    assign i_acl_446_v_utf8_getc0_add_x_q = i_acl_446_v_utf8_getc0_add_x_o[64:0];

    // i_acl_446_v_utf8_getc0_trunc_sel_x(BITSELECT,554)@99
    assign i_acl_446_v_utf8_getc0_trunc_sel_x_b = i_acl_446_v_utf8_getc0_add_x_q[63:0];

    // SR_SE_i_reduction_utf8_getc_56_utf8_getc94(STALLREG,2216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data1 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid <= SE_i_reduction_utf8_getc_56_utf8_getc94_backStall & (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid | SR_SE_i_reduction_utf8_getc_56_utf8_getc94_i_valid);

            if (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data0 <= i_acl_446_v_utf8_getc0_trunc_sel_x_b;
                SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data1 <= $unsigned(bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b);
                SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data2 <= i_unnamed_utf8_getc101_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and0 = SE_i_reduction_utf8_getc_50_utf8_getc92_V0;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and1 = SE_out_redist8_i_reduction_utf8_getc_39_utf8_getc80_q_65_fifo_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and0;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and2 = SE_i_cmp126_utf8_getc88_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and1;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and3 = SE_out_redist14_i_reduction_utf8_getc_25_utf8_getc58_q_33_fifo_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and2;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and4 = SE_i_reduction_utf8_getc_18_utf8_getc45_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and3;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and5 = SE_out_redist2_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_97_fifo_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and4;
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_i_valid = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V0 & SR_SE_i_reduction_utf8_getc_56_utf8_getc94_and5;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid | ~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_V = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid : SR_SE_i_reduction_utf8_getc_56_utf8_getc94_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D0 = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data0 : i_acl_446_v_utf8_getc0_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D1 = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data1 : bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_b;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_56_utf8_getc94_D2 = SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_56_utf8_getc94_r_data2 : i_unnamed_utf8_getc101_q;

    // SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo(STALLENABLE,1647)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg0 <= '0;
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg0 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg0;
            // Successor 1
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg1 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_56_utf8_getc94_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed1 = (~ (redist47_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_130_fifo_stall_out) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg1;
    // Consuming
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_StallValid = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_backStall & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_toReg1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_or0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireStall = ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_consumed1 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_or0);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_backStall = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg0);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_V1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_wireValid = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out;

    // redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo(STALLFIFO,740)
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V1;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_backStall;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_data_in = bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo (
        .valid_in(redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b),
        .valid_out(redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_302_not_utf8_getc84(LOGICAL,99)@66
    assign i_acl_302_not_utf8_getc84_q = i_reduction_utf8_getc_25_utf8_getc58_q ^ VCC_q;

    // i_acl_343_not_utf8_getc77(LOGICAL,107)@66
    assign i_acl_343_not_utf8_getc77_q = i_reduction_utf8_getc_34_utf8_getc76_q ^ VCC_q;

    // i_reduction_utf8_getc_40_utf8_getc81(LOGICAL,380)@66
    assign i_reduction_utf8_getc_40_utf8_getc81_q = i_acl_343_not_utf8_getc77_q | bubble_select_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_b;

    // i_unnamed_utf8_getc85(LOGICAL,451)@66
    assign i_unnamed_utf8_getc85_q = i_reduction_utf8_getc_40_utf8_getc81_q & i_acl_302_not_utf8_getc84_q;

    // i_acl_449_v_v_utf8_getc82(MUX,153)@66
    assign i_acl_449_v_v_utf8_getc82_s = i_reduction_utf8_getc_25_utf8_getc58_q;
    always @(i_acl_449_v_v_utf8_getc82_s or c_i64_2369_q or c_i64_1370_q)
    begin
        unique case (i_acl_449_v_v_utf8_getc82_s)
            1'b0 : i_acl_449_v_v_utf8_getc82_q = c_i64_2369_q;
            1'b1 : i_acl_449_v_v_utf8_getc82_q = c_i64_1370_q;
            default : i_acl_449_v_v_utf8_getc82_q = 64'b0;
        endcase
    end

    // i_acl_449_v_v_utf8_getc82_vt_select_1(BITSELECT,156)@66
    assign i_acl_449_v_v_utf8_getc82_vt_select_1_b = i_acl_449_v_v_utf8_getc82_q[1:0];

    // i_acl_449_v_v_utf8_getc82_vt_join(BITJOIN,155)@66
    assign i_acl_449_v_v_utf8_getc82_vt_join_q = {i_acl_446_v_v_utf8_getc96_vt_const_63_q, i_acl_449_v_v_utf8_getc82_vt_select_1_b};

    // i_acl_449_v_utf8_getc0_add_x(ADD,555)@66
    assign i_acl_449_v_utf8_getc0_add_x_a = {1'b0, bubble_select_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_b};
    assign i_acl_449_v_utf8_getc0_add_x_b = {1'b0, i_acl_449_v_v_utf8_getc82_vt_join_q};
    assign i_acl_449_v_utf8_getc0_add_x_o = $unsigned(i_acl_449_v_utf8_getc0_add_x_a) + $unsigned(i_acl_449_v_utf8_getc0_add_x_b);
    assign i_acl_449_v_utf8_getc0_add_x_q = i_acl_449_v_utf8_getc0_add_x_o[64:0];

    // i_acl_449_v_utf8_getc0_trunc_sel_x(BITSELECT,557)@66
    assign i_acl_449_v_utf8_getc0_trunc_sel_x_b = i_acl_449_v_utf8_getc0_add_x_q[63:0];

    // SR_SE_i_reduction_utf8_getc_40_utf8_getc81(STALLREG,2214)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data1 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid <= SE_i_reduction_utf8_getc_40_utf8_getc81_backStall & (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid | SR_SE_i_reduction_utf8_getc_40_utf8_getc81_i_valid);

            if (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data0 <= i_acl_449_v_utf8_getc0_trunc_sel_x_b;
                SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data1 <= $unsigned(bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b);
                SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data2 <= i_unnamed_utf8_getc85_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and0 = SE_i_reduction_utf8_getc_33_utf8_getc75_V0;
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and1 = SE_out_redist7_i_reduction_utf8_getc_39_utf8_getc80_q_32_fifo_V0 & SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and0;
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and2 = SE_i_reduction_utf8_getc_22_utf8_getc55_V0 & SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and1;
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and3 = SE_out_redist1_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_64_fifo_V0 & SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and2;
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_i_valid = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V0 & SR_SE_i_reduction_utf8_getc_40_utf8_getc81_and3;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid | ~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_V = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid : SR_SE_i_reduction_utf8_getc_40_utf8_getc81_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D0 = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data0 : i_acl_449_v_utf8_getc0_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D1 = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data1 : bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_b;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_40_utf8_getc81_D2 = SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_40_utf8_getc81_r_data2 : i_unnamed_utf8_getc85_q;

    // SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo(STALLENABLE,1645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg0 <= '0;
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg0 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg0;
            // Successor 1
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg1 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_40_utf8_getc81_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed1 = (~ (redist46_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_97_fifo_stall_out) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg1;
    // Consuming
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_StallValid = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_backStall & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_toReg1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_or0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireStall = ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_consumed1 & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_or0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_backStall = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_V1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_wireValid = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out;

    // redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo(STALLFIFO,739)
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V1;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_backStall;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_data_in = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo (
        .valid_in(redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b),
        .valid_out(redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_utf8_getc_31_utf8_getc69(LOGICAL,372)@34
    assign i_reduction_utf8_getc_31_utf8_getc69_q = i_reduction_utf8_getc_28_utf8_getc66_q | i_reduction_utf8_getc_29_utf8_getc67_q;

    // i_reduction_utf8_getc_27_utf8_getc65(LOGICAL,367)@34
    assign i_reduction_utf8_getc_27_utf8_getc65_q = i_cmp1_utf8_getc10_c | bubble_select_redist83_i_cmp180_utf8_getc59_c_32_fifo_b;

    // i_cmp178_not_utf8_getc64(LOGICAL,191)@34
    assign i_cmp178_not_utf8_getc64_q = i_cmp178_utf8_getc51_q ^ VCC_q;

    // i_reduction_utf8_getc_30_utf8_getc68(LOGICAL,371)@34
    assign i_reduction_utf8_getc_30_utf8_getc68_q = i_cmp178_not_utf8_getc64_q | i_reduction_utf8_getc_27_utf8_getc65_q;

    // i_reduction_utf8_getc_32_utf8_getc70(LOGICAL,373)@34
    assign i_reduction_utf8_getc_32_utf8_getc70_q = i_reduction_utf8_getc_30_utf8_getc68_q | i_reduction_utf8_getc_31_utf8_getc69_q;

    // i_arrayidx183_utf8_getc0_add_x(ADD,559)@34
    assign i_arrayidx183_utf8_getc0_add_x_a = {1'b0, bubble_select_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_b};
    assign i_arrayidx183_utf8_getc0_add_x_b = {1'b0, c_i64_1370_q};
    assign i_arrayidx183_utf8_getc0_add_x_o = $unsigned(i_arrayidx183_utf8_getc0_add_x_a) + $unsigned(i_arrayidx183_utf8_getc0_add_x_b);
    assign i_arrayidx183_utf8_getc0_add_x_q = i_arrayidx183_utf8_getc0_add_x_o[64:0];

    // i_arrayidx183_utf8_getc0_trunc_sel_x(BITSELECT,562)@34
    assign i_arrayidx183_utf8_getc0_trunc_sel_x_b = i_arrayidx183_utf8_getc0_add_x_q[63:0];

    // SR_SE_i_reduction_utf8_getc_27_utf8_getc65(STALLREG,2213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid <= 1'b0;
            SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data1 <= 1'bx;
            SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid <= SE_i_reduction_utf8_getc_27_utf8_getc65_backStall & (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid | SR_SE_i_reduction_utf8_getc_27_utf8_getc65_i_valid);

            if (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data0 <= i_arrayidx183_utf8_getc0_trunc_sel_x_b;
                SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data1 <= $unsigned(bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b);
                SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data2 <= i_reduction_utf8_getc_32_utf8_getc70_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and0 = SE_out_i_llvm_fpga_mem_lm2_utf8_getc8_V0;
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and1 = SE_out_redist83_i_cmp180_utf8_getc59_c_32_fifo_V0 & SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and0;
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and2 = SE_out_redist0_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_data_0_tpl_32_fifo_V1 & SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and1;
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_i_valid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V0 & SR_SE_i_reduction_utf8_getc_27_utf8_getc65_and2;
    // Stall signal propagation
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid | ~ (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_i_valid);

    // Valid
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_V = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid : SR_SE_i_reduction_utf8_getc_27_utf8_getc65_i_valid;

    // Data0
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D0 = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data0 : i_arrayidx183_utf8_getc0_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D1 = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data1 : bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_b;
    // Data2
    assign SR_SE_i_reduction_utf8_getc_27_utf8_getc65_D2 = SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_valid == 1'b1 ? SR_SE_i_reduction_utf8_getc_27_utf8_getc65_r_data2 : i_reduction_utf8_getc_32_utf8_getc70_q;

    // SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo(STALLENABLE,1643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg0 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg1 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed0 = (~ (SR_SE_i_reduction_utf8_getc_27_utf8_getc65_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed1 = (~ (redist45_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_64_fifo_stall_out) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_StallValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_backStall & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_toReg1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_or0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireStall = ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_consumed1 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_or0);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_backStall = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_V1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_wireValid = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out;

    // redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo(STALLFIFO,738)
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V1;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_backStall;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_b;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo (
        .valid_in(redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_b),
        .valid_out(redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_mem_lm2_utf8_getc8(STALLENABLE,1297)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_V0 = SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_backStall = i_llvm_fpga_mem_lm2_utf8_getc8_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V0;
    assign SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_wireValid = SE_out_i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_V1 & SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7(STALLENABLE,1314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed0 = (~ (SE_in_i_llvm_fpga_mem_lm2_utf8_getc8_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed1 = (~ (redist44_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_wireValid = i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227(STALLENABLE,1316)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_wireValid = i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227(BLACKBOX,235)@229
    // in in_stall_in@20000000
    // out out_data_out@230
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@230
    UTF8_getc_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc0 thei_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_1_utf8_getc226_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_feedback_stall_out_3),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V2),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_UTF8_getc_B1_start_merge_reg_aunroll_x(BITJOIN,836)
    assign bubble_join_UTF8_getc_B1_start_merge_reg_aunroll_x_q = UTF8_getc_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_UTF8_getc_B1_start_merge_reg_aunroll_x(BITSELECT,837)
    assign bubble_select_UTF8_getc_B1_start_merge_reg_aunroll_x_b = $unsigned(bubble_join_UTF8_getc_B1_start_merge_reg_aunroll_x_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7(BLACKBOX,234)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    UTF8_getc_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc0 thei_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_UTF8_getc_B1_start_merge_reg_aunroll_x_b),
        .in_feedback_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_out_3),
        .in_feedback_valid_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_utf8_getc227_out_feedback_valid_out_3),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_backStall),
        .in_valid_in(SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_data_out),
        .out_feedback_stall_out_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_feedback_stall_out_3),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2(STALLENABLE,1814)
    // Valid signal propagation
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_stall_out | ~ (SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_wireValid = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out;

    // bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg(STALLFIFO,2210)
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V1;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(228),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg(STALLENABLE,2209)
    // Valid signal propagation
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_V0 = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_s_tv_0 = i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_o_stall & bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backEN = ~ (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_v_s_0 = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backEN & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V0;
    // Backward Stall generation
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backStall = ~ (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backEN == 1'b0)
            begin
                bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0 <= bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0 & bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_R_v_0 <= bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_v_s_0;
            end

        end
    end

    // bubble_join_stall_entry(BITJOIN,832)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,833)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1528)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = UTF8_getc_B1_start_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // UTF8_getc_B1_start_merge_reg_aunroll_x(BLACKBOX,509)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    UTF8_getc_B1_start_merge_reg theUTF8_getc_B1_start_merge_reg_aunroll_x (
        .in_stall_in(SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(UTF8_getc_B1_start_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(UTF8_getc_B1_start_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(UTF8_getc_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x(STALLENABLE,1531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg0 <= SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg1 <= SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg2 <= SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg3 <= SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_1_reg_backStall) & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg0;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg1;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg2;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi_pop3_utf8_getc7_out_stall_out) & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg3;
    // Consuming
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_backStall & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg0 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed0;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg1 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed1;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg2 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed2;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_toReg3 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_StallValid & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed3;
    // Backward Stall generation
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or0 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed0;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or1 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed1 & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or0;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or2 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed2 & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or1;
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireStall = ~ (SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_consumed3 & SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_or2);
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_backStall = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V0 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg0);
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V1 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg1);
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V2 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg2);
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V3 = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_wireValid = UTF8_getc_B1_start_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg(STALLFIFO,2211)
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in = SE_out_UTF8_getc_B1_start_merge_reg_aunroll_x_V2;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(228),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3(STALLENABLE,1816)
    // Valid signal propagation
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_stall_out | ~ (SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_wireValid = bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_reg_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0(STALLENABLE,1312)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_backStall = in_stall_in | ~ (SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_and0 = i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_valid_out;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_wireValid = SE_out_i_llvm_fpga_mem_memdep_1_utf8_getc226_V0 & SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_and0;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1(STALLENABLE,1318)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1_wireValid = i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond_utf8_getc1(BLACKBOX,236)@228
    // in in_stall_in@20000000
    // out out_data_out@229
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@229
    UTF8_getc_i_llvm_fpga_push_i1_notexitcond_utf8_getc0 thei_llvm_fpga_push_i1_notexitcond_utf8_getc1 (
        .in_data_in(VCC_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_not_exitcond_stall_out),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_utf8_getc1_backStall),
        .in_valid_in(SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_2_V0),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_llvm_fpga_pipeline_keep_going_utf8_getc0(BLACKBOX,233)@228
    // in in_stall_in@20000000
    // out out_data_out@229
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@229
    UTF8_getc_i_llvm_fpga_pipeline_keep_going_utf8_getc0 thei_llvm_fpga_pipeline_keep_going_utf8_getc0 (
        .in_data_in(VCC_q),
        .in_initeration_in(GND_q),
        .in_initeration_valid_in(GND_q),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_out_2),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_utf8_getc1_out_feedback_valid_out_2),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_backStall),
        .in_valid_in(SE_out_bubble_out_UTF8_getc_B1_start_merge_reg_aunroll_x_3_V0),
        .out_data_out(),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_valid_out),
        .out_initeration_stall_out(),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,37)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_utf8_getc0_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_utf8_getc0_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,502)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_utf8_getc0_out_pipeline_valid_out;

    // sync_out(GPOUT,507)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,524)
    assign out_iord_bl_call_UTF8_getc_o_fifoready = i_iord_bl_call_utf8_getc_unnamed_utf8_getc0_utf8_getc2_aunroll_x_out_iord_bl_call_UTF8_getc_o_fifoready;

    // dupName_0_sync_out_x(GPOUT,525)@229
    assign out_valid_out = SE_out_i_llvm_fpga_pipeline_keep_going_utf8_getc0_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,528)
    assign out_lm2_UTF8_getc_avm_address = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_address;
    assign out_lm2_UTF8_getc_avm_enable = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_enable;
    assign out_lm2_UTF8_getc_avm_read = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_read;
    assign out_lm2_UTF8_getc_avm_write = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_write;
    assign out_lm2_UTF8_getc_avm_writedata = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_writedata;
    assign out_lm2_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_byteenable;
    assign out_lm2_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_lm2_utf8_getc8_out_lm2_UTF8_getc_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,531)
    assign out_lm3303_UTF8_getc_avm_address = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_address;
    assign out_lm3303_UTF8_getc_avm_enable = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_enable;
    assign out_lm3303_UTF8_getc_avm_read = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_read;
    assign out_lm3303_UTF8_getc_avm_write = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_write;
    assign out_lm3303_UTF8_getc_avm_writedata = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_writedata;
    assign out_lm3303_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_byteenable;
    assign out_lm3303_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_lm3303_utf8_getc71_out_lm3303_UTF8_getc_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,534)
    assign out_ml4504_UTF8_getc_avm_address = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_address;
    assign out_ml4504_UTF8_getc_avm_enable = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_enable;
    assign out_ml4504_UTF8_getc_avm_read = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_read;
    assign out_ml4504_UTF8_getc_avm_write = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_write;
    assign out_ml4504_UTF8_getc_avm_writedata = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_writedata;
    assign out_ml4504_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_byteenable;
    assign out_ml4504_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_ml4504_utf8_getc86_out_ml4504_UTF8_getc_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,537)
    assign out_ml4475_UTF8_getc_avm_address = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_address;
    assign out_ml4475_UTF8_getc_avm_enable = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_enable;
    assign out_ml4475_UTF8_getc_avm_read = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_read;
    assign out_ml4475_UTF8_getc_avm_write = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_write;
    assign out_ml4475_UTF8_getc_avm_writedata = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_writedata;
    assign out_ml4475_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_byteenable;
    assign out_ml4475_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_ml4475_utf8_getc102_out_ml4475_UTF8_getc_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,539)
    assign out_ml6_UTF8_getc_avm_address = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_address;
    assign out_ml6_UTF8_getc_avm_enable = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_enable;
    assign out_ml6_UTF8_getc_avm_read = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_read;
    assign out_ml6_UTF8_getc_avm_write = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_write;
    assign out_ml6_UTF8_getc_avm_writedata = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_writedata;
    assign out_ml6_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_byteenable;
    assign out_ml6_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_ml6_utf8_getc122_out_ml6_UTF8_getc_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,541)
    assign out_ml4347_UTF8_getc_avm_address = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_address;
    assign out_ml4347_UTF8_getc_avm_enable = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_enable;
    assign out_ml4347_UTF8_getc_avm_read = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_read;
    assign out_ml4347_UTF8_getc_avm_write = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_write;
    assign out_ml4347_UTF8_getc_avm_writedata = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_writedata;
    assign out_ml4347_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_byteenable;
    assign out_ml4347_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_ml4347_utf8_getc146_out_ml4347_UTF8_getc_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,543)
    assign out_memdep_1_UTF8_getc_avm_address = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_address;
    assign out_memdep_1_UTF8_getc_avm_enable = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_enable;
    assign out_memdep_1_UTF8_getc_avm_read = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_read;
    assign out_memdep_1_UTF8_getc_avm_write = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_write;
    assign out_memdep_1_UTF8_getc_avm_writedata = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_writedata;
    assign out_memdep_1_UTF8_getc_avm_byteenable = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_byteenable;
    assign out_memdep_1_UTF8_getc_avm_burstcount = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_memdep_1_UTF8_getc_avm_burstcount;

    // dupName_8_ext_sig_sync_out_x(GPOUT,544)
    assign out_lsu_memdep_1_o_active = i_llvm_fpga_mem_memdep_1_utf8_getc226_out_lsu_memdep_1_o_active;

    // dupName_9_ext_sig_sync_out_x(GPOUT,545)
    assign out_iowr_bl_return_UTF8_getc_o_fifodata = i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifodata;
    assign out_iowr_bl_return_UTF8_getc_o_fifovalid = i_iowr_bl_return_utf8_getc_unnamed_utf8_getc1_utf8_getc352_out_iowr_bl_return_UTF8_getc_o_fifovalid;

endmodule
