Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 20 23:47:16 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_methodology -file nando_methodology_drc_routed.rpt -pb nando_methodology_drc_routed.pb -rpx nando_methodology_drc_routed.rpx
| Design       : nando
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+-----------+----------+--------------------------+--------+
| Rule      | Severity | Description              | Checks |
+-----------+----------+--------------------------+--------+
| TIMING-23 | Warning  | Combinational loop found | 1      |
+-----------+----------+--------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Q_OBUF_inst_i_1/I1 and Q_OBUF_inst_i_1/O to disable the timing loop
Related violations: <none>


