description: 'spi: microchip-core: ensure TX and RX FIFOs are empty at start of a
  transfer'
references:
- https://www.cve.org/CVERecord?id=CVE-2024-42279
- https://git.kernel.org/stable/c/3feda3677e8bbe833c3a62a4091377a08f015b80
- https://git.kernel.org/stable/c/45e03d35229b680b79dfea1103a1f2f07d0b5d75
- https://git.kernel.org/stable/c/9cf71eb0faef4bff01df4264841b8465382d7927
- https://lore.kernel.org/linux-cve-announce/2024081742-CVE-2024-42279-91b0@gregkh/
- https://git.kernel.org/linus/9cf71eb0faef4bff01df4264841b8465382d7927
comments:
  cip/cip-kernel-sec: |-
    Introduced by commit 9ac8d17 ("spi: add support for microchip fpga spi controllers") in v6.0-rc1.
    Fixed in v6.11-rc1.
  debian/carnil: |-
    Introduced in 9ac8d17694b6 ("spi: add support for microchip fpga spi
    controllers"). Vulnerable versions: 6.0-rc1.
introduced-by:
  mainline: [9ac8d17694b66d54b13e9718b25c14ca36dbebbd]
fixed-by:
  mainline: [9cf71eb0faef4bff01df4264841b8465382d7927]
  stable/6.10: [45e03d35229b680b79dfea1103a1f2f07d0b5d75]
  stable/6.6: [3feda3677e8bbe833c3a62a4091377a08f015b80]
