// Seed: 3628215977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = {1};
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    input tri0 id_3
    , id_20,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10,
    input wand id_11,
    output wand id_12,
    input uwire id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wand id_16,
    output wand id_17,
    output uwire id_18
);
  assign id_15 = id_10 == id_3;
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
