# Bandwidth and cache aware scheduler

Please put some info here how to use the tool along with the results.


# Acknowledgements

We would like to thank the following contributors for their help and their advices:

- [Kornilios Kourtis](mailto:kkourt@kkourt.io)
- [Nikolas Ioannou](mailto:nio@zurich.ibm.com)
- [Hugh Leather](mailto:hleather@inf.ed.ac.uk)
- [Georgios Goumas](mailto:goumas@cslab.ntua.gr)

Additionally, the following research works have been published on previous versions of the software:

- Marinakis, Theodoros, et al. "An efficient and fair scheduling policy for multiprocessor platforms." 2017 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2017. [paper](https://ieeexplore.ieee.org/document/8050758)
- Haritatos, Alexandros-Herodotos, et al. "LCA: A memory link and cache-aware co-scheduling approach for CMPs." 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT). IEEE, 2014. [paper](https://ieeexplore.ieee.org/abstract/document/7855923)
- Haritatos, Alexandros-Herodotos, et al. "A resource-centric application classification approach." Proceedings of the 1st COSH Workshop on Co-Scheduling of HPC Applications. 2016. [paper](https://mediatum.ub.tum.de/?id=1286948)
- Haritatos, Alexandros-Herodotos, et al. "Contention-Aware Scheduling Policies for Fairness and Throughput." Co-Scheduling of HPC Applications (extended versions of all papers from COSH@HiPEAC 2016). [paper](http://ebooks.iospress.nl/publication/45982)
