
---------- Begin Simulation Statistics ----------
final_tick                                33636484500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186675                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481940                       # Number of bytes of host memory used
host_op_rate                                   366491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.17                       # Real time elapsed on the host
host_tick_rate                              353434173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17765896                       # Number of instructions simulated
sim_ops                                      34879072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033636                       # Number of seconds simulated
sim_ticks                                 33636484500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.727297                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3502761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32900                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1232                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34777804                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148648                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3365592                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          237                       # TLB misses on write requests
system.cpu0.numCycles                        67272969                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32495165                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               89                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              284                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    284                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    7765896                       # Number of instructions committed
system.cpu1.committedOps                     15962692                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.662615                       # CPI: cycles per instruction
system.cpu1.discardedOps                      4268286                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1908455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        26086                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1142038                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          527                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       36758185                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.115439                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4024879                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          607                       # TLB misses on write requests
system.cpu1.numCycles                        67272969                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             485956      3.04%      3.04% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               12430058     77.87%     80.91% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1458      0.01%     80.92% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 116441      0.73%     81.65% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                18700      0.12%     81.77% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.77% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.78% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.78% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 18364      0.12%     81.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 64045      0.40%     82.30% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  4344      0.03%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 67118      0.42%     82.75% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                63168      0.40%     83.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                4419      0.03%     83.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.17% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              966      0.01%     83.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             6053      0.04%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.21% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1481202      9.28%     92.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1040761      6.52%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           113863      0.71%     99.73% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           43598      0.27%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                15962692                       # Class of committed instruction
system.cpu1.tickCycles                       30514784                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       215692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3418302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          771                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6836668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            771                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             162266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64530                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151162                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54450                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        162266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       649124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       649124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 649124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            216716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  216716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              216716                       # Request fanout histogram
system.membus.reqLayer4.occupancy           739272000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1167984000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730342                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730342                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730342                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730342                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635197                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635197                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635197                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635197                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21892754000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21892754000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21892754000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21892754000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3365539                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3365539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3365539                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3365539                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485865                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485865                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485865                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485865                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13388.450444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13388.450444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13388.450444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13388.450444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635181                       # number of writebacks
system.cpu0.icache.writebacks::total          1635181                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635197                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635197                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635197                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635197                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  20257557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20257557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  20257557000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20257557000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485865                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485865                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485865                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485865                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12388.450444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12388.450444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12388.450444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12388.450444                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635181                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635197                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635197                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21892754000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21892754000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3365539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3365539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485865                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485865                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13388.450444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13388.450444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635197                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635197                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  20257557000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20257557000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12388.450444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12388.450444                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3365539                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635197                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.058186                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28559509                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28559509                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402076                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402076                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402076                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402076                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722613                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722613                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14164876500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14164876500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14164876500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14164876500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175192                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175192                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19602.299571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19602.299571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19602.299571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19602.299571                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       421125                       # number of writebacks
system.cpu0.dcache.writebacks::total           421125                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85354                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637259                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637259                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11132633000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11132633000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11132633000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11132633000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154499                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154499                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154499                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154499                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17469.557903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17469.557903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17469.557903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17469.557903                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637243                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963607                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963607                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7006144500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7006144500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15012.190993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15012.190993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6287345500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6287345500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14015.326401                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14015.326401                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255916                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255916                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7158732000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7158732000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27972.975508                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27972.975508                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67262                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67262                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4845287500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4845287500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25683.460197                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25683.460197                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039335                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637259                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338608                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634771                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634771                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3198729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3198729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3198729                       # number of overall hits
system.cpu1.icache.overall_hits::total        3198729                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       825992                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        825992                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       825992                       # number of overall misses
system.cpu1.icache.overall_misses::total       825992                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  18218012000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18218012000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  18218012000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18218012000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4024721                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4024721                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4024721                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4024721                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.205230                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.205230                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.205230                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.205230                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22055.918217                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22055.918217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22055.918217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22055.918217                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       825976                       # number of writebacks
system.cpu1.icache.writebacks::total           825976                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       825992                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       825992                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       825992                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       825992                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17392020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17392020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17392020000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17392020000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.205230                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.205230                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.205230                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.205230                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21055.918217                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21055.918217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21055.918217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21055.918217                       # average overall mshr miss latency
system.cpu1.icache.replacements                825976                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3198729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3198729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       825992                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       825992                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  18218012000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18218012000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4024721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4024721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.205230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.205230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22055.918217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22055.918217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       825992                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       825992                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17392020000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17392020000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.205230                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.205230                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21055.918217                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21055.918217                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999576                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4024721                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           825992                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.872591                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999576                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33023760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33023760                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2542088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2542088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2543026                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2543026                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       384237                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        384237                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       385353                       # number of overall misses
system.cpu1.dcache.overall_misses::total       385353                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11252680500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11252680500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11252680500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11252680500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2926325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2926325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2928379                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2928379                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.131304                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.131304                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.131593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.131593                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 29285.780651                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29285.780651                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 29200.967684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29200.967684                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       146489                       # number of writebacks
system.cpu1.dcache.writebacks::total           146489                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        65357                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        65357                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        65357                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        65357                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       318880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       318880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       319918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       319918                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8896500500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8896500500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8958344000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8958344000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 27899.211302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27899.211302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 28002.000513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28002.000513                       # average overall mshr miss latency
system.cpu1.dcache.replacements                319902                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1597034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1597034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       244358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       244358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6989332500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6989332500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1841392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1841392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 28602.838868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28602.838868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        10159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       234199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       234199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6487726500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6487726500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.127186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.127186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 27701.768581                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27701.768581                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       945054                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        945054                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       139879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       139879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4263348000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4263348000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1084933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1084933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.128929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.128929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 30478.828130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30478.828130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        55198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        55198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        84681                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        84681                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2408774000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2408774000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28445.271076                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28445.271076                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          938                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          938                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1116                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1116                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.543330                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.543330                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     61843500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     61843500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 59579.479769                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 59579.479769                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999603                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2862944                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           319918                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.948993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999603                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23746950                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23746950                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1629032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              594850                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              725291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              252477                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3201650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1629032                       # number of overall hits
system.l2.overall_hits::.cpu0.data             594850                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             725291                       # number of overall hits
system.l2.overall_hits::.cpu1.data             252477                       # number of overall hits
system.l2.overall_hits::total                 3201650                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             42409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            100701                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             67441                       # number of demand (read+write) misses
system.l2.demand_misses::total                 216716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6165                       # number of overall misses
system.l2.overall_misses::.cpu0.data            42409                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           100701                       # number of overall misses
system.l2.overall_misses::.cpu1.data            67441                       # number of overall misses
system.l2.overall_misses::total                216716                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    549275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3612614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   8274408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5753645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18189942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    549275000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3612614000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   8274408000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5753645000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18189942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637259                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          825992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          319918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3418366                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637259                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         825992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         319918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3418366                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.121915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.210807                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063398                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.121915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.210807                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063398                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89095.701541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85185.078639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82168.081747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85313.755727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83934.467229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89095.701541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85185.078639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82168.081747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85313.755727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83934.467229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64530                       # number of writebacks
system.l2.writebacks::total                     64530                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        42409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       100701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        67441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            216716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        42409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       100701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        67441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           216716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    487625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3188524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   7267398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5079235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16022782000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    487625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3188524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   7267398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5079235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16022782000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.121915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.210807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.121915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.210807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063398                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79095.701541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75185.078639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72168.081747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75313.755727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73934.467229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79095.701541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75185.078639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72168.081747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75313.755727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73934.467229                       # average overall mshr miss latency
system.l2.replacements                         216020                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       567614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           567614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       567614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       567614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2461157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2461157                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2461157                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2461157                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154441                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            64475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                218916                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2918509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1575048500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4493557500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        84712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.181353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.238892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.199184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85304.094935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77830.137866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82526.308540                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        34213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2576379000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1372678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3949057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.238892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.199184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75304.094935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67830.137866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72526.308540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1629032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        725291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2354323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       100701                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    549275000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   8274408000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8823683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       825992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2461189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.121915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89095.701541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82168.081747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82567.729680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       100701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       106866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    487625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   7267398000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7755023000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.121915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79095.701541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72168.081747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72567.729680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       188002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            628411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        47204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    694105000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4178596500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4872701500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       235206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        683811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.200692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84688.262567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88522.084993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87954.900722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        47204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    612145000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3706556500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4318701500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.200692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74688.262567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78522.084993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77954.900722                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.308047                       # Cycle average of tags in use
system.l2.tags.total_refs                     6836225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217044                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.496955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.739809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      165.652447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      451.624428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      214.717952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      174.573412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.161770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.441039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.209685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.170482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54910388                       # Number of tag accesses
system.l2.tags.data_accesses                 54910388                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        394560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2714176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       6444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4316224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13869824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       394560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      6444864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6839424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4129920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4129920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          42409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         100701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          67441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              216716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11730120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80691429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        191603376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        128319712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             412344637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11730120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    191603376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        203333496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122780964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122780964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122780964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11730120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80691429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       191603376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       128319712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            535125601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     63284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    100701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     63380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000448231750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3857                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3857                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              488608                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59448                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      216716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64530                       # Number of write requests accepted
system.mem_ctrls.readBursts                    216716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64530                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3629                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3172725750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1060410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7149263250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14959.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33709.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120479                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                216716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64530                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.576056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.496794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.745154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54828     51.52%     51.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30368     28.54%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10058      9.45%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4899      4.60%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2391      2.25%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      1.10%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          605      0.57%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      0.39%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1678      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106415                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.956443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.869878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.258247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1002     25.98%     25.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1433     37.15%     63.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1148     29.76%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          214      5.55%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           26      0.67%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      0.36%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.18%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3857                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.379377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3098     80.32%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      1.48%     81.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              630     16.33%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      1.74%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3857                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13573248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  296576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4048128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13869824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4129920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       403.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    412.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33636054500                       # Total gap between requests
system.mem_ctrls.avgGap                     119596.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       394560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2677504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      6444864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4056320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4048128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11730120.012987682596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79601184.243852823973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 191603376.387327283621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 120592863.977803617716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120349318.906974360347                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        42409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       100701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        67441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64530                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    233676000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1446955250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   3130583750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2338048250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 818372703750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37903.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34119.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31087.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34668.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12682050.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            398397720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            211723050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           690830700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          179004240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2654630160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13899776610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1211335200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19245697680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.167335                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3027138750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1122940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29486405750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            361491060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            192121875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           823434780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          151171200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2654630160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14487495060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        716414400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19386758535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.361021                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1734916000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1122940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30778628500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3145000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       632144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2461157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          541021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2461189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       683811                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4905575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2477960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       959738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10255034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209304192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67736576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    105725952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29850048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              412616768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          216020                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4129920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3634386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000212                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014563                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3633615     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    771      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3634386                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6447105000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         481229285                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1241084795                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956376019                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453129830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33636484500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
