# Sm0l-HDL
Simple Hardware Description Language (inspired by Verilog sintax) simulator; 



<ul>
Supporting:
	<li>-Simulation on input assingment:</li>
		<li><space>-Logic gates</li>
		<li><space>-Flip flops</li>
	<li>-Analisys:</li>
		<li><space>-Shortest input-output path</li>
		<li><space>-Longest input-output path</li>
		<li><space>-Logic cones calculation</li>
</ul>

It is also possible assembling circuits together via keyword 'instance', as described in the grammar LL2 associated with the respository at: 'Documenti/Grammmatiche.pdf'.

<ul>
For all modes apart from 'Library':
	<li>-All the defined circuits should be placed in the folder named 'Circuiti'.</li>
	<li>-All the defined input for circuits should be placed in the folder named 'Inputs', with the same file name as the circuit it refers to. </li>
</ul>
