/*
 * Autogenerated file by GPU Top : https://github.com/rib/gputop
 * DO NOT EDIT manually!
 *
 *
 * Copyright (c) 2015 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

#include <linux/sysfs.h>

#include "i915_drv.h"
#include "i915_oa_bdw.h"

enum metric_set_id {
	METRIC_SET_ID_RENDER_BASIC = 1,
};

int i915_oa_n_builtin_metric_sets_bdw = 1;

static const struct i915_oa_reg b_counter_config_render_basic[] = {
	{ _MMIO(0x2710), 0x00000000 },
	{ _MMIO(0x2714), 0x00800000 },
	{ _MMIO(0x2720), 0x00000000 },
	{ _MMIO(0x2724), 0x00800000 },
	{ _MMIO(0x2740), 0x00000000 },
};

static const struct i915_oa_reg flex_eu_config_render_basic[] = {
	{ _MMIO(0xe458), 0x00005004 },
	{ _MMIO(0xe558), 0x00010003 },
	{ _MMIO(0xe658), 0x00012011 },
	{ _MMIO(0xe758), 0x00015014 },
	{ _MMIO(0xe45c), 0x00051050 },
	{ _MMIO(0xe55c), 0x00053052 },
	{ _MMIO(0xe65c), 0x00055054 },
};

static const struct i915_oa_reg mux_config_render_basic_0_slices_0x01[] = {
	{ _MMIO(0x9888), 0x143f000f },
	{ _MMIO(0x9888), 0x14110014 },
	{ _MMIO(0x9888), 0x14310014 },
	{ _MMIO(0x9888), 0x14bf000f },
	{ _MMIO(0x9888), 0x118a0317 },
	{ _MMIO(0x9888), 0x13837be0 },
	{ _MMIO(0x9888), 0x3b800060 },
	{ _MMIO(0x9888), 0x3d800005 },
	{ _MMIO(0x9888), 0x005c4000 },
	{ _MMIO(0x9888), 0x065c8000 },
	{ _MMIO(0x9888), 0x085cc000 },
	{ _MMIO(0x9888), 0x003d8000 },
	{ _MMIO(0x9888), 0x183d0800 },
	{ _MMIO(0x9888), 0x0a3f0023 },
	{ _MMIO(0x9888), 0x103f0000 },
	{ _MMIO(0x9888), 0x00584000 },
	{ _MMIO(0x9888), 0x08584000 },
	{ _MMIO(0x9888), 0x0a5a4000 },
	{ _MMIO(0x9888), 0x005b4000 },
	{ _MMIO(0x9888), 0x0e5b8000 },
	{ _MMIO(0x9888), 0x185b2400 },
	{ _MMIO(0x9888), 0x0a1d4000 },
	{ _MMIO(0x9888), 0x0c1f0800 },
	{ _MMIO(0x9888), 0x0e1faa00 },
	{ _MMIO(0x9888), 0x00384000 },
	{ _MMIO(0x9888), 0x0e384000 },
	{ _MMIO(0x9888), 0x16384000 },
	{ _MMIO(0x9888), 0x18380001 },
	{ _MMIO(0x9888), 0x00392000 },
	{ _MMIO(0x9888), 0x06398000 },
	{ _MMIO(0x9888), 0x0839a000 },
	{ _MMIO(0x9888), 0x0a391000 },
	{ _MMIO(0x9888), 0x00104000 },
	{ _MMIO(0x9888), 0x08104000 },
	{ _MMIO(0x9888), 0x00110030 },
	{ _MMIO(0x9888), 0x08110031 },
	{ _MMIO(0x9888), 0x10110000 },
	{ _MMIO(0x9888), 0x00134000 },
	{ _MMIO(0x9888), 0x16130020 },
	{ _MMIO(0x9888), 0x06308000 },
	{ _MMIO(0x9888), 0x08308000 },
	{ _MMIO(0x9888), 0x06311800 },
	{ _MMIO(0x9888), 0x08311880 },
	{ _MMIO(0x9888), 0x10310000 },
	{ _MMIO(0x9888), 0x0e334000 },
	{ _MMIO(0x9888), 0x16330080 },
	{ _MMIO(0x9888), 0x0abf1180 },
	{ _MMIO(0x9888), 0x10bf0000 },
	{ _MMIO(0x9888), 0x0ada8000 },
	{ _MMIO(0x9888), 0x0a9d8000 },
	{ _MMIO(0x9888), 0x109f0002 },
	{ _MMIO(0x9888), 0x0ab94000 },
	{ _MMIO(0x9888), 0x0d888000 },
	{ _MMIO(0x9888), 0x038a0380 },
	{ _MMIO(0x9888), 0x058a000e },
	{ _MMIO(0x9888), 0x018a8000 },
	{ _MMIO(0x9888), 0x0f8a8000 },
	{ _MMIO(0x9888), 0x198a8000 },
	{ _MMIO(0x9888), 0x1b8a00a0 },
	{ _MMIO(0x9888), 0x078a0000 },
	{ _MMIO(0x9888), 0x098a0000 },
	{ _MMIO(0x9888), 0x238b2820 },
	{ _MMIO(0x9888), 0x258b2550 },
	{ _MMIO(0x9888), 0x198c1000 },
	{ _MMIO(0x9888), 0x0b8d8000 },
	{ _MMIO(0x9888), 0x1f85aa80 },
	{ _MMIO(0x9888), 0x2185aaa0 },
	{ _MMIO(0x9888), 0x2385002a },
	{ _MMIO(0x9888), 0x0d831021 },
	{ _MMIO(0x9888), 0x0f83572f },
	{ _MMIO(0x9888), 0x01835680 },
	{ _MMIO(0x9888), 0x0383002c },
	{ _MMIO(0x9888), 0x11830000 },
	{ _MMIO(0x9888), 0x19835400 },
	{ _MMIO(0x9888), 0x1b830001 },
	{ _MMIO(0x9888), 0x05830000 },
	{ _MMIO(0x9888), 0x07834000 },
	{ _MMIO(0x9888), 0x09834000 },
	{ _MMIO(0x9888), 0x0184c000 },
	{ _MMIO(0x9888), 0x07848000 },
	{ _MMIO(0x9888), 0x0984c000 },
	{ _MMIO(0x9888), 0x0b84c000 },
	{ _MMIO(0x9888), 0x0d84c000 },
	{ _MMIO(0x9888), 0x0f84c000 },
	{ _MMIO(0x9888), 0x0384c000 },
	{ _MMIO(0x9888), 0x05844000 },
	{ _MMIO(0x9888), 0x1b80c137 },
	{ _MMIO(0x9888), 0x1d80c147 },
	{ _MMIO(0x9888), 0x21800000 },
	{ _MMIO(0x9888), 0x1180c000 },
	{ _MMIO(0x9888), 0x17808000 },
	{ _MMIO(0x9888), 0x1980c000 },
	{ _MMIO(0x9888), 0x1f80c000 },
	{ _MMIO(0x9888), 0x1380c000 },
	{ _MMIO(0x9888), 0x15804000 },
	{ _MMIO(0x9888), 0x4d801110 },
	{ _MMIO(0x9888), 0x4f800331 },
	{ _MMIO(0x9888), 0x43800802 },
	{ _MMIO(0x9888), 0x51800000 },
	{ _MMIO(0x9888), 0x45801465 },
	{ _MMIO(0x9888), 0x53801111 },
	{ _MMIO(0x9888), 0x478014a5 },
	{ _MMIO(0x9888), 0x31800000 },
	{ _MMIO(0x9888), 0x3f800ca5 },
	{ _MMIO(0x9888), 0x41800003 },
};

static const struct i915_oa_reg mux_config_render_basic_1_slices_0x02[] = {
	{ _MMIO(0x9888), 0x143f000f },
	{ _MMIO(0x9888), 0x14bf000f },
	{ _MMIO(0x9888), 0x14910014 },
	{ _MMIO(0x9888), 0x14b10014 },
	{ _MMIO(0x9888), 0x118a0317 },
	{ _MMIO(0x9888), 0x13837be0 },
	{ _MMIO(0x9888), 0x3b800060 },
	{ _MMIO(0x9888), 0x3d800005 },
	{ _MMIO(0x9888), 0x0a3f0023 },
	{ _MMIO(0x9888), 0x103f0000 },
	{ _MMIO(0x9888), 0x0a5a4000 },
	{ _MMIO(0x9888), 0x0a1d4000 },
	{ _MMIO(0x9888), 0x0e1f8000 },
	{ _MMIO(0x9888), 0x0a391000 },
	{ _MMIO(0x9888), 0x00dc4000 },
	{ _MMIO(0x9888), 0x06dc8000 },
	{ _MMIO(0x9888), 0x08dcc000 },
	{ _MMIO(0x9888), 0x00bd8000 },
	{ _MMIO(0x9888), 0x18bd0800 },
	{ _MMIO(0x9888), 0x0abf1180 },
	{ _MMIO(0x9888), 0x10bf0000 },
	{ _MMIO(0x9888), 0x00d84000 },
	{ _MMIO(0x9888), 0x08d84000 },
	{ _MMIO(0x9888), 0x0ada8000 },
	{ _MMIO(0x9888), 0x00db4000 },
	{ _MMIO(0x9888), 0x0edb8000 },
	{ _MMIO(0x9888), 0x18db2400 },
	{ _MMIO(0x9888), 0x0a9d8000 },
	{ _MMIO(0x9888), 0x0c9f0800 },
	{ _MMIO(0x9888), 0x0e9f2a00 },
	{ _MMIO(0x9888), 0x109f0002 },
	{ _MMIO(0x9888), 0x00b84000 },
	{ _MMIO(0x9888), 0x0eb84000 },
	{ _MMIO(0x9888), 0x16b84000 },
	{ _MMIO(0x9888), 0x18b80001 },
	{ _MMIO(0x9888), 0x00b92000 },
	{ _MMIO(0x9888), 0x06b98000 },
	{ _MMIO(0x9888), 0x08b9a000 },
	{ _MMIO(0x9888), 0x0ab94000 },
	{ _MMIO(0x9888), 0x00904000 },
	{ _MMIO(0x9888), 0x08904000 },
	{ _MMIO(0x9888), 0x00910030 },
	{ _MMIO(0x9888), 0x08910031 },
	{ _MMIO(0x9888), 0x10910000 },
	{ _MMIO(0x9888), 0x00934000 },
	{ _MMIO(0x9888), 0x16930020 },
	{ _MMIO(0x9888), 0x06b08000 },
	{ _MMIO(0x9888), 0x08b08000 },
	{ _MMIO(0x9888), 0x06b11800 },
	{ _MMIO(0x9888), 0x08b11880 },
	{ _MMIO(0x9888), 0x10b10000 },
	{ _MMIO(0x9888), 0x0eb34000 },
	{ _MMIO(0x9888), 0x16b30080 },
	{ _MMIO(0x9888), 0x01888000 },
	{ _MMIO(0x9888), 0x0d88b800 },
	{ _MMIO(0x9888), 0x038a0380 },
	{ _MMIO(0x9888), 0x058a000e },
	{ _MMIO(0x9888), 0x1b8a0080 },
	{ _MMIO(0x9888), 0x078a0000 },
	{ _MMIO(0x9888), 0x098a0000 },
	{ _MMIO(0x9888), 0x238b2840 },
	{ _MMIO(0x9888), 0x258b26a0 },
	{ _MMIO(0x9888), 0x018c4000 },
	{ _MMIO(0x9888), 0x0f8c4000 },
	{ _MMIO(0x9888), 0x178c2000 },
	{ _MMIO(0x9888), 0x198c1100 },
	{ _MMIO(0x9888), 0x018d2000 },
	{ _MMIO(0x9888), 0x078d8000 },
	{ _MMIO(0x9888), 0x098da000 },
	{ _MMIO(0x9888), 0x0b8d8000 },
	{ _MMIO(0x9888), 0x1f85aa80 },
	{ _MMIO(0x9888), 0x2185aaa0 },
	{ _MMIO(0x9888), 0x2385002a },
	{ _MMIO(0x9888), 0x0d831021 },
	{ _MMIO(0x9888), 0x0f83572f },
	{ _MMIO(0x9888), 0x01835680 },
	{ _MMIO(0x9888), 0x0383002c },
	{ _MMIO(0x9888), 0x11830000 },
	{ _MMIO(0x9888), 0x19835400 },
	{ _MMIO(0x9888), 0x1b830001 },
	{ _MMIO(0x9888), 0x05830000 },
	{ _MMIO(0x9888), 0x07834000 },
	{ _MMIO(0x9888), 0x09834000 },
	{ _MMIO(0x9888), 0x0184c000 },
	{ _MMIO(0x9888), 0x07848000 },
	{ _MMIO(0x9888), 0x0984c000 },
	{ _MMIO(0x9888), 0x0b84c000 },
	{ _MMIO(0x9888), 0x0d84c000 },
	{ _MMIO(0x9888), 0x0f84c000 },
	{ _MMIO(0x9888), 0x0384c000 },
	{ _MMIO(0x9888), 0x05844000 },
	{ _MMIO(0x9888), 0x1b80c137 },
	{ _MMIO(0x9888), 0x1d80c147 },
	{ _MMIO(0x9888), 0x21800000 },
	{ _MMIO(0x9888), 0x1180c000 },
	{ _MMIO(0x9888), 0x17808000 },
	{ _MMIO(0x9888), 0x1980c000 },
	{ _MMIO(0x9888), 0x1f80c000 },
	{ _MMIO(0x9888), 0x1380c000 },
	{ _MMIO(0x9888), 0x15804000 },
	{ _MMIO(0x9888), 0x4d801550 },
	{ _MMIO(0x9888), 0x4f800331 },
	{ _MMIO(0x9888), 0x43800802 },
	{ _MMIO(0x9888), 0x51800400 },
	{ _MMIO(0x9888), 0x458004a1 },
	{ _MMIO(0x9888), 0x53805555 },
	{ _MMIO(0x9888), 0x47800421 },
	{ _MMIO(0x9888), 0x31800000 },
	{ _MMIO(0x9888), 0x3f801421 },
	{ _MMIO(0x9888), 0x41800845 },
};

static int
get_render_basic_mux_config(struct drm_i915_private *dev_priv,
			    const struct i915_oa_reg **regs,
			    int *lens)
{
	int n = 0;

	BUILD_BUG_ON(ARRAY_SIZE(dev_priv->perf.oa.mux_regs) < 2);
	BUILD_BUG_ON(ARRAY_SIZE(dev_priv->perf.oa.mux_regs_lens) < 2);

	if (INTEL_INFO(dev_priv)->sseu.slice_mask & 0x01) {
		regs[n] = mux_config_render_basic_0_slices_0x01;
		lens[n] = ARRAY_SIZE(mux_config_render_basic_0_slices_0x01);
		n++;
	}
	if (INTEL_INFO(dev_priv)->sseu.slice_mask & 0x02) {
		regs[n] = mux_config_render_basic_1_slices_0x02;
		lens[n] = ARRAY_SIZE(mux_config_render_basic_1_slices_0x02);
		n++;
	}

	return n;
}

int i915_oa_select_metric_set_bdw(struct drm_i915_private *dev_priv)
{
	dev_priv->perf.oa.n_mux_configs = 0;
	dev_priv->perf.oa.b_counter_regs = NULL;
	dev_priv->perf.oa.b_counter_regs_len = 0;
	dev_priv->perf.oa.flex_regs = NULL;
	dev_priv->perf.oa.flex_regs_len = 0;

	switch (dev_priv->perf.oa.metrics_set) {
	case METRIC_SET_ID_RENDER_BASIC:
		dev_priv->perf.oa.n_mux_configs =
			get_render_basic_mux_config(dev_priv,
						    dev_priv->perf.oa.mux_regs,
						    dev_priv->perf.oa.mux_regs_lens);
		if (dev_priv->perf.oa.n_mux_configs == 0) {
			DRM_DEBUG_DRIVER("No suitable MUX config for \"RENDER_BASIC\" metric set\n");

			/* EINVAL because *_register_sysfs already checked this
			 * and so it wouldn't have been advertised to userspace and
			 * so shouldn't have been requested
			 */
			return -EINVAL;
		}

		dev_priv->perf.oa.b_counter_regs =
			b_counter_config_render_basic;
		dev_priv->perf.oa.b_counter_regs_len =
			ARRAY_SIZE(b_counter_config_render_basic);

		dev_priv->perf.oa.flex_regs =
			flex_eu_config_render_basic;
		dev_priv->perf.oa.flex_regs_len =
			ARRAY_SIZE(flex_eu_config_render_basic);

		return 0;
	default:
		return -ENODEV;
	}
}

static ssize_t
show_render_basic_id(struct device *kdev, struct device_attribute *attr, char *buf)
{
	return sprintf(buf, "%d\n", METRIC_SET_ID_RENDER_BASIC);
}

static struct device_attribute dev_attr_render_basic_id = {
	.attr = { .name = "id", .mode = 0444 },
	.show = show_render_basic_id,
	.store = NULL,
};

static struct attribute *attrs_render_basic[] = {
	&dev_attr_render_basic_id.attr,
	NULL,
};

static struct attribute_group group_render_basic = {
	.name = "b541bd57-0e0f-4154-b4c0-5858010a2bf7",
	.attrs =  attrs_render_basic,
};

int
i915_perf_register_sysfs_bdw(struct drm_i915_private *dev_priv)
{
	const struct i915_oa_reg *mux_regs[ARRAY_SIZE(dev_priv->perf.oa.mux_regs)];
	int mux_lens[ARRAY_SIZE(dev_priv->perf.oa.mux_regs_lens)];
	int ret = 0;

	if (get_render_basic_mux_config(dev_priv, mux_regs, mux_lens)) {
		ret = sysfs_create_group(dev_priv->perf.metrics_kobj, &group_render_basic);
		if (ret)
			goto error_render_basic;
	}

	return 0;

error_render_basic:
	return ret;
}

void
i915_perf_unregister_sysfs_bdw(struct drm_i915_private *dev_priv)
{
	const struct i915_oa_reg *mux_regs[ARRAY_SIZE(dev_priv->perf.oa.mux_regs)];
	int mux_lens[ARRAY_SIZE(dev_priv->perf.oa.mux_regs_lens)];

	if (get_render_basic_mux_config(dev_priv, mux_regs, mux_lens))
		sysfs_remove_group(dev_priv->perf.metrics_kobj, &group_render_basic);
}
