

================================================================
== Vitis HLS Report for 'Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Tue Mar  7 18:09:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:62]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln62 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:62]   --->   Operation 19 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln62_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:62]   --->   Operation 20 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %dct_1d.exit, void %for.cond36.i.exitStub" [dct.cpp:62]   --->   Operation 21 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [dct.cpp:23->dct.cpp:63]   --->   Operation 22 'load' 'k_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:42]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln62 = add i4 %i_load, i4 1" [dct.cpp:62]   --->   Operation 24 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k_load, i4 8" [dct.cpp:23->dct.cpp:63]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln23, i4 0, i4 %k_load" [dct.cpp:42]   --->   Operation 26 'select' 'select_ln42' <Predicate = (!icmp_ln62)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln42_6 = select i1 %icmp_ln23, i4 %add_ln62, i4 %i_load" [dct.cpp:42]   --->   Operation 27 'select' 'select_ln42_6' <Predicate = (!icmp_ln62)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %select_ln42_6" [dct.cpp:29->dct.cpp:63]   --->   Operation 28 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %add_ln62" [dct.cpp:42]   --->   Operation 29 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i4 %i_load" [dct.cpp:42]   --->   Operation 30 'trunc' 'trunc_ln42_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln42_7 = select i1 %icmp_ln23, i3 %trunc_ln42, i3 %trunc_ln42_3" [dct.cpp:42]   --->   Operation 31 'select' 'select_ln42_7' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %select_ln42_7" [dct.cpp:42]   --->   Operation 32 'zext' 'zext_ln42' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 33 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:42]   --->   Operation 34 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 35 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:42]   --->   Operation 36 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %select_ln42" [dct.cpp:23->dct.cpp:63]   --->   Operation 37 'zext' 'zext_ln23' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_4, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 38 'getelementptr' 'dct_1d_short_short_dct_coeff_table_4_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%coeff_11 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 39 'load' 'coeff_11' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_7, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 40 'getelementptr' 'dct_1d_short_short_dct_coeff_table_7_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%coeff_14 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 41 'load' 'coeff_14' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln42, i4 1" [dct.cpp:23->dct.cpp:63]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln62_1, i7 %indvar_flatten" [dct.cpp:23->dct.cpp:63]   --->   Operation 43 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln42_6, i4 %i" [dct.cpp:23->dct.cpp:63]   --->   Operation 44 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %k" [dct.cpp:23->dct.cpp:63]   --->   Operation 45 'store' 'store_ln23' <Predicate = (!icmp_ln62)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 46 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:42]   --->   Operation 47 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 48 'getelementptr' 'col_inbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:42]   --->   Operation 49 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:42]   --->   Operation 50 'load' 'col_inbuf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i16 %col_inbuf_4_load" [dct.cpp:42]   --->   Operation 51 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 52 'getelementptr' 'col_inbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:42]   --->   Operation 53 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 54 'getelementptr' 'col_inbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:42]   --->   Operation 55 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:42]   --->   Operation 56 'load' 'col_inbuf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i16 %col_inbuf_7_load" [dct.cpp:42]   --->   Operation 57 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_addr = getelementptr i14 %dct_1d_short_short_dct_coeff_table, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 58 'getelementptr' 'dct_1d_short_short_dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 59 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_1, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 60 'getelementptr' 'dct_1d_short_short_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%coeff_8 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 61 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_2, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 62 'getelementptr' 'dct_1d_short_short_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%coeff_9 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 63 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_3, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 64 'getelementptr' 'dct_1d_short_short_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%coeff_10 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 65 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%coeff_11 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 66 'load' 'coeff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln15_9 = sext i15 %coeff_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 67 'sext' 'sext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 68 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_5, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 69 'getelementptr' 'dct_1d_short_short_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%coeff_12 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 70 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_6, i64 0, i64 %zext_ln23" [dct.cpp:26->dct.cpp:63]   --->   Operation 71 'getelementptr' 'dct_1d_short_short_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%coeff_13 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 72 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%coeff_14 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 73 'load' 'coeff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln15_12 = sext i15 %coeff_14" [dct.cpp:15->dct.cpp:63]   --->   Operation 74 'sext' 'sext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 75 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29, i3 0" [dct.cpp:29->dct.cpp:63]   --->   Operation 76 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:42]   --->   Operation 77 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %col_inbuf_load" [dct.cpp:42]   --->   Operation 78 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 79 'getelementptr' 'col_inbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:42]   --->   Operation 80 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:42]   --->   Operation 81 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %col_inbuf_2_load" [dct.cpp:42]   --->   Operation 82 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln42" [dct.cpp:63]   --->   Operation 83 'getelementptr' 'col_inbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:42]   --->   Operation 84 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:42]   --->   Operation 85 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i16 %col_inbuf_5_load" [dct.cpp:42]   --->   Operation 86 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:42]   --->   Operation 87 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i16 %col_inbuf_6_load" [dct.cpp:42]   --->   Operation 88 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %select_ln42" [dct.cpp:29->dct.cpp:63]   --->   Operation 89 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln29_15 = add i6 %tmp_3, i6 %zext_ln29" [dct.cpp:29->dct.cpp:63]   --->   Operation 90 'add' 'add_ln29_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 91 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i14 %coeff" [dct.cpp:15->dct.cpp:63]   --->   Operation 92 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 93 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%coeff_8 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 94 'load' 'coeff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%coeff_9 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 95 'load' 'coeff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln15_7 = sext i15 %coeff_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 96 'sext' 'sext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 97 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%coeff_10 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 98 'load' 'coeff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 99 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 99 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%coeff_12 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 100 'load' 'coeff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln15_10 = sext i15 %coeff_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 101 'sext' 'sext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 102 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%coeff_13 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:26->dct.cpp:63]   --->   Operation 103 'load' 'coeff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln15_11 = sext i15 %coeff_13" [dct.cpp:15->dct.cpp:63]   --->   Operation 104 'sext' 'sext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 105 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 106 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 107 [1/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:42]   --->   Operation 107 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i16 %col_inbuf_1_load" [dct.cpp:42]   --->   Operation 108 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:42]   --->   Operation 109 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i16 %col_inbuf_3_load" [dct.cpp:42]   --->   Operation 110 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 111 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i15 %coeff_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 112 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (1.05ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 113 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 114 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln15_8 = sext i15 %coeff_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 115 'sext' 'sext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [3/3] (1.05ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 116 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 117 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 118 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 119 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_11)   --->   "%mul_ln15_14 = mul i29 %sext_ln42_14, i29 %sext_ln15_12" [dct.cpp:15->dct.cpp:63]   --->   Operation 120 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_11 = add i29 %mul_ln15_14, i29 4096" [dct.cpp:29->dct.cpp:63]   --->   Operation 121 'add' 'add_ln29_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 122 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 122 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [2/3] (1.05ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 123 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 124 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 125 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_11 = mul i29 %sext_ln42_11, i29 %sext_ln15_9" [dct.cpp:15->dct.cpp:63]   --->   Operation 126 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_10)   --->   "%mul_ln15_12 = mul i29 %sext_ln42_12, i29 %sext_ln15_10" [dct.cpp:15->dct.cpp:63]   --->   Operation 127 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_12)   --->   "%mul_ln15_13 = mul i29 %sext_ln42_13, i29 %sext_ln15_11" [dct.cpp:15->dct.cpp:63]   --->   Operation 128 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_10 = add i29 %mul_ln15_11, i29 %mul_ln15_12" [dct.cpp:29->dct.cpp:63]   --->   Operation 129 'add' 'add_ln29_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_11 = add i29 %mul_ln15_14, i29 4096" [dct.cpp:29->dct.cpp:63]   --->   Operation 130 'add' 'add_ln29_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_12 = add i29 %add_ln29_11, i29 %mul_ln15_13" [dct.cpp:29->dct.cpp:63]   --->   Operation 131 'add' 'add_ln29_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 132 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15 = mul i29 %sext_ln42, i29 %zext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 132 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln15_8 = mul i29 %sext_ln42_8, i29 %sext_ln15" [dct.cpp:15->dct.cpp:63]   --->   Operation 133 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_9 = mul i29 %sext_ln42_9, i29 %sext_ln15_7" [dct.cpp:15->dct.cpp:63]   --->   Operation 134 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_8)   --->   "%mul_ln15_10 = mul i29 %sext_ln42_10, i29 %sext_ln15_8" [dct.cpp:15->dct.cpp:63]   --->   Operation 135 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i29 %mul_ln15, i29 %mul_ln15_8" [dct.cpp:29->dct.cpp:63]   --->   Operation 136 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_8 = add i29 %mul_ln15_9, i29 %mul_ln15_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 137 'add' 'add_ln29_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_10 = add i29 %mul_ln15_11, i29 %mul_ln15_12" [dct.cpp:29->dct.cpp:63]   --->   Operation 138 'add' 'add_ln29_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_12 = add i29 %add_ln29_11, i29 %mul_ln15_13" [dct.cpp:29->dct.cpp:63]   --->   Operation 139 'add' 'add_ln29_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (2.46ns)   --->   "%add_ln29_13 = add i29 %add_ln29_12, i29 %add_ln29_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 140 'add' 'add_ln29_13' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i29 %mul_ln15, i29 %mul_ln15_8" [dct.cpp:29->dct.cpp:63]   --->   Operation 141 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_8 = add i29 %mul_ln15_9, i29 %mul_ln15_10" [dct.cpp:29->dct.cpp:63]   --->   Operation 142 'add' 'add_ln29_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_9 = add i29 %add_ln29_8, i29 %add_ln29" [dct.cpp:29->dct.cpp:63]   --->   Operation 143 'add' 'add_ln29_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i29 %add_ln29_13, i29 %add_ln29_9" [dct.cpp:29->dct.cpp:63]   --->   Operation 144 'add' 'add_ln29_14' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln29_14, i32 13, i32 28" [dct.cpp:29->dct.cpp:63]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 146 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 147 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i6 %add_ln29_15" [dct.cpp:29->dct.cpp:63]   --->   Operation 148 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln29_2" [dct.cpp:29->dct.cpp:63]   --->   Operation 149 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/directives.tcl:11->dct.cpp:63]   --->   Operation 150 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:14->dct.cpp:63]   --->   Operation 151 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 %trunc_ln, i6 %col_outbuf_addr" [dct.cpp:29->dct.cpp:63]   --->   Operation 152 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i" [dct.cpp:23->dct.cpp:63]   --->   Operation 153 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                         (alloca           ) [ 010000000]
i                                         (alloca           ) [ 010000000]
indvar_flatten                            (alloca           ) [ 010000000]
store_ln0                                 (store            ) [ 000000000]
store_ln0                                 (store            ) [ 000000000]
store_ln0                                 (store            ) [ 000000000]
br_ln0                                    (br               ) [ 000000000]
indvar_flatten_load                       (load             ) [ 000000000]
icmp_ln62                                 (icmp             ) [ 011111110]
add_ln62_1                                (add              ) [ 000000000]
br_ln62                                   (br               ) [ 000000000]
k_load                                    (load             ) [ 000000000]
i_load                                    (load             ) [ 000000000]
add_ln62                                  (add              ) [ 000000000]
icmp_ln23                                 (icmp             ) [ 000000000]
select_ln42                               (select           ) [ 011100000]
select_ln42_6                             (select           ) [ 000000000]
trunc_ln29                                (trunc            ) [ 011100000]
trunc_ln42                                (trunc            ) [ 000000000]
trunc_ln42_3                              (trunc            ) [ 000000000]
select_ln42_7                             (select           ) [ 000000000]
zext_ln42                                 (zext             ) [ 011100000]
col_inbuf_4_addr                          (getelementptr    ) [ 011000000]
col_inbuf_7_addr                          (getelementptr    ) [ 011000000]
zext_ln23                                 (zext             ) [ 011000000]
dct_1d_short_short_dct_coeff_table_4_addr (getelementptr    ) [ 011000000]
dct_1d_short_short_dct_coeff_table_7_addr (getelementptr    ) [ 011000000]
add_ln23                                  (add              ) [ 000000000]
store_ln23                                (store            ) [ 000000000]
store_ln23                                (store            ) [ 000000000]
store_ln23                                (store            ) [ 000000000]
col_inbuf_addr                            (getelementptr    ) [ 010100000]
col_inbuf_2_addr                          (getelementptr    ) [ 010100000]
col_inbuf_4_load                          (load             ) [ 000000000]
sext_ln42_11                              (sext             ) [ 010111000]
col_inbuf_5_addr                          (getelementptr    ) [ 010100000]
col_inbuf_6_addr                          (getelementptr    ) [ 010100000]
col_inbuf_7_load                          (load             ) [ 000000000]
sext_ln42_14                              (sext             ) [ 010110000]
dct_1d_short_short_dct_coeff_table_addr   (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_1_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_2_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_3_addr (getelementptr    ) [ 010100000]
coeff_11                                  (load             ) [ 000000000]
sext_ln15_9                               (sext             ) [ 010111000]
dct_1d_short_short_dct_coeff_table_5_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_6_addr (getelementptr    ) [ 010100000]
coeff_14                                  (load             ) [ 000000000]
sext_ln15_12                              (sext             ) [ 010110000]
tmp_3                                     (bitconcatenate   ) [ 000000000]
col_inbuf_load                            (load             ) [ 000000000]
sext_ln42                                 (sext             ) [ 010011100]
col_inbuf_1_addr                          (getelementptr    ) [ 010010000]
col_inbuf_2_load                          (load             ) [ 000000000]
sext_ln42_9                               (sext             ) [ 010011100]
col_inbuf_3_addr                          (getelementptr    ) [ 010010000]
col_inbuf_5_load                          (load             ) [ 000000000]
sext_ln42_12                              (sext             ) [ 010011000]
col_inbuf_6_load                          (load             ) [ 000000000]
sext_ln42_13                              (sext             ) [ 010011000]
zext_ln29                                 (zext             ) [ 000000000]
add_ln29_15                               (add              ) [ 010011111]
coeff                                     (load             ) [ 000000000]
zext_ln15                                 (zext             ) [ 010011100]
coeff_8                                   (load             ) [ 010010000]
coeff_9                                   (load             ) [ 000000000]
sext_ln15_7                               (sext             ) [ 010011100]
coeff_10                                  (load             ) [ 010010000]
coeff_12                                  (load             ) [ 000000000]
sext_ln15_10                              (sext             ) [ 010011000]
coeff_13                                  (load             ) [ 000000000]
sext_ln15_11                              (sext             ) [ 010011000]
col_inbuf_1_load                          (load             ) [ 000000000]
sext_ln42_8                               (sext             ) [ 010001100]
col_inbuf_3_load                          (load             ) [ 000000000]
sext_ln42_10                              (sext             ) [ 010001100]
sext_ln15                                 (sext             ) [ 010001100]
sext_ln15_8                               (sext             ) [ 010001100]
mul_ln15_14                               (mul              ) [ 010001000]
mul_ln15_11                               (mul              ) [ 010000100]
mul_ln15_12                               (mul              ) [ 010000100]
mul_ln15_13                               (mul              ) [ 010000100]
add_ln29_11                               (add              ) [ 010000100]
mul_ln15                                  (mul              ) [ 010000010]
mul_ln15_8                                (mul              ) [ 010000010]
mul_ln15_9                                (mul              ) [ 010000010]
mul_ln15_10                               (mul              ) [ 010000010]
add_ln29_10                               (add              ) [ 000000000]
add_ln29_12                               (add              ) [ 000000000]
add_ln29_13                               (add              ) [ 010000010]
add_ln29                                  (add              ) [ 000000000]
add_ln29_8                                (add              ) [ 000000000]
add_ln29_9                                (add              ) [ 000000000]
add_ln29_14                               (add              ) [ 000000000]
trunc_ln                                  (partselect       ) [ 010000001]
specloopname_ln0                          (specloopname     ) [ 000000000]
empty                                     (speclooptripcount) [ 000000000]
zext_ln29_2                               (zext             ) [ 000000000]
col_outbuf_addr                           (getelementptr    ) [ 000000000]
specpipeline_ln11                         (specpipeline     ) [ 000000000]
specloopname_ln14                         (specloopname     ) [ 000000000]
store_ln29                                (store            ) [ 000000000]
br_ln23                                   (br               ) [ 000000000]
ret_ln0                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_4_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_4_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="col_inbuf_7_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_7_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dct_1d_short_short_dct_coeff_table_4_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_11/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="dct_1d_short_short_dct_coeff_table_7_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_inbuf_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="1"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_inbuf_2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="1"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_2_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="col_inbuf_5_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="1"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_5_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="col_inbuf_6_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="1"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_6_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dct_1d_short_short_dct_coeff_table_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="1"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="dct_1d_short_short_dct_coeff_table_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="1"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_8/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dct_1d_short_short_dct_coeff_table_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="1"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_2_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_9/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="dct_1d_short_short_dct_coeff_table_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="1"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_3_addr/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_10/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="dct_1d_short_short_dct_coeff_table_5_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="1"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_5_addr/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_12/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dct_1d_short_short_dct_coeff_table_6_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="1"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_6_addr/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_13/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="col_inbuf_1_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="2"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_1_load/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="col_inbuf_3_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="2"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_3_load/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="col_outbuf_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln29_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_flatten_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln62_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln62_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="k_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln62_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln23_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln42_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln42_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_6/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln29_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln42_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln42_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln42_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="0"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_7/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln42_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln23_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln23_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln23_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln23_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln23_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln42_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_11/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln42_14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_14/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln15_9_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="15" slack="0"/>
<pin id="440" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_9/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln15_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_12/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="2"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln42_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln42_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_9/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln42_12_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_12/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln42_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_13/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln29_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="2"/>
<pin id="471" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln29_15_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_15/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln15_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln15_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_7/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln15_10_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="0"/>
<pin id="488" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_10/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln15_11_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="0"/>
<pin id="492" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_11/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln42_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_8/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln42_10_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_10/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln15_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="1"/>
<pin id="504" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln15_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="1"/>
<pin id="507" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_8/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln29_13_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="29" slack="0"/>
<pin id="510" dir="0" index="1" bw="29" slack="0"/>
<pin id="511" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_13/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln29_9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="29" slack="0"/>
<pin id="514" dir="0" index="1" bw="29" slack="0"/>
<pin id="515" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_9/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln29_14_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="29" slack="1"/>
<pin id="518" dir="0" index="1" bw="29" slack="0"/>
<pin id="519" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_14/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="29" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln29_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="5"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/8 "/>
</bind>
</comp>

<comp id="535" class="1007" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="15" slack="0"/>
<pin id="538" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_11/2 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="15" slack="0"/>
<pin id="544" dir="0" index="2" bw="13" slack="0"/>
<pin id="545" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_14/2 add_ln29_11/4 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="14" slack="0"/>
<pin id="552" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/3 "/>
</bind>
</comp>

<comp id="555" class="1007" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="15" slack="0"/>
<pin id="558" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_9/3 "/>
</bind>
</comp>

<comp id="561" class="1007" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="0" index="2" bw="29" slack="0"/>
<pin id="565" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_12/3 add_ln29_10/5 "/>
</bind>
</comp>

<comp id="570" class="1007" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="15" slack="0"/>
<pin id="573" dir="0" index="2" bw="29" slack="0"/>
<pin id="574" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_13/3 add_ln29_12/5 "/>
</bind>
</comp>

<comp id="579" class="1007" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="15" slack="0"/>
<pin id="582" dir="0" index="2" bw="29" slack="0"/>
<pin id="583" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_8/4 add_ln29/6 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="0" index="2" bw="29" slack="0"/>
<pin id="592" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_10/4 add_ln29_8/6 "/>
</bind>
</comp>

<comp id="597" class="1005" name="k_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="611" class="1005" name="indvar_flatten_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln62_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="6"/>
<pin id="620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="622" class="1005" name="select_ln42_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="2"/>
<pin id="624" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="627" class="1005" name="trunc_ln29_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="2"/>
<pin id="629" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln42_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="642" class="1005" name="col_inbuf_4_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_4_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="col_inbuf_7_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="1"/>
<pin id="649" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="zext_ln23_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="662" class="1005" name="dct_1d_short_short_dct_coeff_table_4_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="dct_1d_short_short_dct_coeff_table_7_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="col_inbuf_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="col_inbuf_2_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_2_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="sext_ln42_11_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="29" slack="1"/>
<pin id="684" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_11 "/>
</bind>
</comp>

<comp id="687" class="1005" name="col_inbuf_5_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="col_inbuf_6_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="1"/>
<pin id="694" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_6_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="sext_ln42_14_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="29" slack="1"/>
<pin id="699" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_14 "/>
</bind>
</comp>

<comp id="702" class="1005" name="dct_1d_short_short_dct_coeff_table_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="dct_1d_short_short_dct_coeff_table_1_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="1"/>
<pin id="709" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="dct_1d_short_short_dct_coeff_table_2_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="1"/>
<pin id="714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="dct_1d_short_short_dct_coeff_table_3_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="1"/>
<pin id="719" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="sext_ln15_9_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="29" slack="1"/>
<pin id="724" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_9 "/>
</bind>
</comp>

<comp id="727" class="1005" name="dct_1d_short_short_dct_coeff_table_5_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="dct_1d_short_short_dct_coeff_table_6_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="sext_ln15_12_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="29" slack="1"/>
<pin id="739" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_12 "/>
</bind>
</comp>

<comp id="742" class="1005" name="sext_ln42_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="29" slack="1"/>
<pin id="744" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42 "/>
</bind>
</comp>

<comp id="747" class="1005" name="col_inbuf_1_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="1"/>
<pin id="749" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="sext_ln42_9_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="29" slack="1"/>
<pin id="754" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_9 "/>
</bind>
</comp>

<comp id="757" class="1005" name="col_inbuf_3_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="1"/>
<pin id="759" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="sext_ln42_12_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="29" slack="1"/>
<pin id="764" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_12 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sext_ln42_13_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="29" slack="1"/>
<pin id="769" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_13 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln29_15_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="5"/>
<pin id="774" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="add_ln29_15 "/>
</bind>
</comp>

<comp id="777" class="1005" name="zext_ln15_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="29" slack="1"/>
<pin id="779" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="782" class="1005" name="coeff_8_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="15" slack="1"/>
<pin id="784" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_8 "/>
</bind>
</comp>

<comp id="787" class="1005" name="sext_ln15_7_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="29" slack="1"/>
<pin id="789" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_7 "/>
</bind>
</comp>

<comp id="792" class="1005" name="coeff_10_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="15" slack="1"/>
<pin id="794" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_10 "/>
</bind>
</comp>

<comp id="797" class="1005" name="sext_ln15_10_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="29" slack="1"/>
<pin id="799" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_10 "/>
</bind>
</comp>

<comp id="802" class="1005" name="sext_ln15_11_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="29" slack="1"/>
<pin id="804" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_11 "/>
</bind>
</comp>

<comp id="807" class="1005" name="sext_ln42_8_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="29" slack="1"/>
<pin id="809" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_8 "/>
</bind>
</comp>

<comp id="812" class="1005" name="sext_ln42_10_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="29" slack="1"/>
<pin id="814" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_10 "/>
</bind>
</comp>

<comp id="817" class="1005" name="sext_ln15_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="29" slack="1"/>
<pin id="819" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

<comp id="822" class="1005" name="sext_ln15_8_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="29" slack="1"/>
<pin id="824" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_8 "/>
</bind>
</comp>

<comp id="827" class="1005" name="mul_ln15_11_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="1"/>
<pin id="829" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_11 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln29_11_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="29" slack="1"/>
<pin id="834" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_11 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_ln15_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="29" slack="1"/>
<pin id="839" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="842" class="1005" name="mul_ln15_9_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="29" slack="1"/>
<pin id="844" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_9 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln29_13_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="29" slack="1"/>
<pin id="849" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_13 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="2" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="343" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="343" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="355" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="349" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="346" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="349" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="346" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="355" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="406"><net_src comp="361" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="413"><net_src comp="361" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="337" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="369" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="409" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="99" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="112" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="125" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="138" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="151" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="164" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="177" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="190" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="446" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="203" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="229" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="255" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="268" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="281" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="294" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="56" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="60" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="539"><net_src comp="430" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="438" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="434" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="442" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="453" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="478" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="457" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="482" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="461" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="486" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="535" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="569"><net_src comp="561" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="575"><net_src comp="465" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="490" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="541" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="578"><net_src comp="570" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="584"><net_src comp="494" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="502" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="549" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="579" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="593"><net_src comp="498" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="505" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="555" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="588" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="600"><net_src comp="80" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="607"><net_src comp="84" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="614"><net_src comp="88" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="621"><net_src comp="331" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="361" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="630"><net_src comp="377" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="635"><net_src comp="397" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="645"><net_src comp="92" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="650"><net_src comp="105" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="655"><net_src comp="403" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="665"><net_src comp="118" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="670"><net_src comp="131" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="675"><net_src comp="144" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="680"><net_src comp="157" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="685"><net_src comp="430" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="690"><net_src comp="170" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="695"><net_src comp="183" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="700"><net_src comp="434" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="705"><net_src comp="196" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="710"><net_src comp="209" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="715"><net_src comp="222" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="720"><net_src comp="235" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="725"><net_src comp="438" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="730"><net_src comp="248" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="735"><net_src comp="261" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="740"><net_src comp="442" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="745"><net_src comp="453" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="750"><net_src comp="274" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="755"><net_src comp="457" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="760"><net_src comp="287" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="765"><net_src comp="461" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="770"><net_src comp="465" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="775"><net_src comp="472" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="780"><net_src comp="478" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="785"><net_src comp="216" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="790"><net_src comp="482" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="795"><net_src comp="242" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="800"><net_src comp="486" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="805"><net_src comp="490" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="810"><net_src comp="494" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="815"><net_src comp="498" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="820"><net_src comp="502" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="825"><net_src comp="505" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="830"><net_src comp="535" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="835"><net_src comp="541" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="840"><net_src comp="549" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="845"><net_src comp="555" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="850"><net_src comp="508" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="855"><net_src comp="521" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf | {8 }
 - Input state : 
	Port: Loop_Col_DCT_Loop_proc : col_inbuf | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_1 | {3 4 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_2 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_3 | {3 4 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_4 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_5 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_6 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : col_inbuf_7 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_1 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_2 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_3 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_4 | {1 2 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_5 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_6 | {2 3 }
	Port: Loop_Col_DCT_Loop_proc : dct_1d_short_short_dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln62 : 2
		add_ln62_1 : 2
		br_ln62 : 3
		k_load : 1
		i_load : 1
		add_ln62 : 2
		icmp_ln23 : 2
		select_ln42 : 3
		select_ln42_6 : 3
		trunc_ln29 : 4
		trunc_ln42 : 3
		trunc_ln42_3 : 2
		select_ln42_7 : 4
		zext_ln42 : 5
		col_inbuf_4_addr : 6
		col_inbuf_4_load : 7
		col_inbuf_7_addr : 6
		col_inbuf_7_load : 7
		zext_ln23 : 4
		dct_1d_short_short_dct_coeff_table_4_addr : 5
		coeff_11 : 6
		dct_1d_short_short_dct_coeff_table_7_addr : 5
		coeff_14 : 6
		add_ln23 : 4
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 5
	State 2
		col_inbuf_load : 1
		col_inbuf_2_load : 1
		sext_ln42_11 : 1
		col_inbuf_5_load : 1
		col_inbuf_6_load : 1
		sext_ln42_14 : 1
		coeff : 1
		coeff_8 : 1
		coeff_9 : 1
		coeff_10 : 1
		sext_ln15_9 : 1
		mul_ln15_11 : 2
		coeff_12 : 1
		coeff_13 : 1
		sext_ln15_12 : 1
		mul_ln15_14 : 2
	State 3
		sext_ln42 : 1
		col_inbuf_1_load : 1
		sext_ln42_9 : 1
		col_inbuf_3_load : 1
		sext_ln42_12 : 1
		sext_ln42_13 : 1
		add_ln29_15 : 1
		zext_ln15 : 1
		mul_ln15 : 2
		sext_ln15_7 : 1
		mul_ln15_9 : 2
		sext_ln15_10 : 1
		mul_ln15_12 : 2
		sext_ln15_11 : 1
		mul_ln15_13 : 2
	State 4
		sext_ln42_8 : 1
		sext_ln42_10 : 1
		mul_ln15_8 : 2
		mul_ln15_10 : 2
		add_ln29_11 : 1
	State 5
		add_ln29_10 : 1
		add_ln29_12 : 1
	State 6
		add_ln29 : 1
		add_ln29_8 : 1
		add_ln29_13 : 1
	State 7
		add_ln29_9 : 1
		add_ln29_14 : 2
		trunc_ln : 3
	State 8
		col_outbuf_addr : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln62_1_fu_337  |    0    |    0    |    14   |
|          |    add_ln62_fu_349   |    0    |    0    |    13   |
|          |    add_ln23_fu_409   |    0    |    0    |    13   |
|    add   |  add_ln29_15_fu_472  |    0    |    0    |    14   |
|          |  add_ln29_13_fu_508  |    0    |    0    |    36   |
|          |   add_ln29_9_fu_512  |    0    |    0    |    29   |
|          |  add_ln29_14_fu_516  |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln62_fu_331   |    0    |    0    |    10   |
|          |   icmp_ln23_fu_355   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln42_fu_361  |    0    |    0    |    4    |
|  select  | select_ln42_6_fu_369 |    0    |    0    |    4    |
|          | select_ln42_7_fu_389 |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_541      |    1    |    0    |    0    |
|          |      grp_fu_561      |    1    |    0    |    0    |
|  muladd  |      grp_fu_570      |    1    |    0    |    0    |
|          |      grp_fu_579      |    1    |    0    |    0    |
|          |      grp_fu_588      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_535      |    1    |    0    |    0    |
|    mul   |      grp_fu_549      |    1    |    0    |    0    |
|          |      grp_fu_555      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_377  |    0    |    0    |    0    |
|   trunc  |   trunc_ln42_fu_381  |    0    |    0    |    0    |
|          |  trunc_ln42_3_fu_385 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln42_fu_397   |    0    |    0    |    0    |
|          |   zext_ln23_fu_403   |    0    |    0    |    0    |
|   zext   |   zext_ln29_fu_469   |    0    |    0    |    0    |
|          |   zext_ln15_fu_478   |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_531  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln42_11_fu_430 |    0    |    0    |    0    |
|          |  sext_ln42_14_fu_434 |    0    |    0    |    0    |
|          |  sext_ln15_9_fu_438  |    0    |    0    |    0    |
|          |  sext_ln15_12_fu_442 |    0    |    0    |    0    |
|          |   sext_ln42_fu_453   |    0    |    0    |    0    |
|          |  sext_ln42_9_fu_457  |    0    |    0    |    0    |
|          |  sext_ln42_12_fu_461 |    0    |    0    |    0    |
|   sext   |  sext_ln42_13_fu_465 |    0    |    0    |    0    |
|          |  sext_ln15_7_fu_482  |    0    |    0    |    0    |
|          |  sext_ln15_10_fu_486 |    0    |    0    |    0    |
|          |  sext_ln15_11_fu_490 |    0    |    0    |    0    |
|          |  sext_ln42_8_fu_494  |    0    |    0    |    0    |
|          |  sext_ln42_10_fu_498 |    0    |    0    |    0    |
|          |   sext_ln15_fu_502   |    0    |    0    |    0    |
|          |  sext_ln15_8_fu_505  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_3_fu_446     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_521   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |    0    |   178   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|               add_ln29_11_reg_832               |   29   |
|               add_ln29_13_reg_847               |   29   |
|               add_ln29_15_reg_772               |    6   |
|                 coeff_10_reg_792                |   15   |
|                 coeff_8_reg_782                 |   15   |
|             col_inbuf_1_addr_reg_747            |    3   |
|             col_inbuf_2_addr_reg_677            |    3   |
|             col_inbuf_3_addr_reg_757            |    3   |
|             col_inbuf_4_addr_reg_642            |    3   |
|             col_inbuf_5_addr_reg_687            |    3   |
|             col_inbuf_6_addr_reg_692            |    3   |
|             col_inbuf_7_addr_reg_647            |    3   |
|              col_inbuf_addr_reg_672             |    3   |
|dct_1d_short_short_dct_coeff_table_1_addr_reg_707|    3   |
|dct_1d_short_short_dct_coeff_table_2_addr_reg_712|    3   |
|dct_1d_short_short_dct_coeff_table_3_addr_reg_717|    3   |
|dct_1d_short_short_dct_coeff_table_4_addr_reg_662|    3   |
|dct_1d_short_short_dct_coeff_table_5_addr_reg_727|    3   |
|dct_1d_short_short_dct_coeff_table_6_addr_reg_732|    3   |
|dct_1d_short_short_dct_coeff_table_7_addr_reg_667|    3   |
| dct_1d_short_short_dct_coeff_table_addr_reg_702 |    3   |
|                    i_reg_604                    |    4   |
|                icmp_ln62_reg_618                |    1   |
|              indvar_flatten_reg_611             |    7   |
|                    k_reg_597                    |    4   |
|               mul_ln15_11_reg_827               |   29   |
|                mul_ln15_9_reg_842               |   29   |
|                 mul_ln15_reg_837                |   29   |
|               select_ln42_reg_622               |    4   |
|               sext_ln15_10_reg_797              |   29   |
|               sext_ln15_11_reg_802              |   29   |
|               sext_ln15_12_reg_737              |   29   |
|               sext_ln15_7_reg_787               |   29   |
|               sext_ln15_8_reg_822               |   29   |
|               sext_ln15_9_reg_722               |   29   |
|                sext_ln15_reg_817                |   29   |
|               sext_ln42_10_reg_812              |   29   |
|               sext_ln42_11_reg_682              |   29   |
|               sext_ln42_12_reg_762              |   29   |
|               sext_ln42_13_reg_767              |   29   |
|               sext_ln42_14_reg_697              |   29   |
|               sext_ln42_8_reg_807               |   29   |
|               sext_ln42_9_reg_752               |   29   |
|                sext_ln42_reg_742                |   29   |
|                trunc_ln29_reg_627               |    3   |
|                 trunc_ln_reg_852                |   16   |
|                zext_ln15_reg_777                |   29   |
|                zext_ln23_reg_652                |   64   |
|                zext_ln42_reg_632                |   64   |
+-------------------------------------------------+--------+
|                      Total                      |   860  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_125 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_281 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_535    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_535    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_541    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_541    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_549    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_549    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_555    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_555    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_561    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_561    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_570    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_570    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_579    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_579    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_588    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_588    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   654  || 51.2932 ||   308   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   51   |    -   |   308  |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   51   |   860  |   486  |
+-----------+--------+--------+--------+--------+
