#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 29 22:00:02 2023
# Process ID: 21468
# Current directory: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1
# Command line: vivado.exe -log Control_Unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Control_Unit.tcl
# Log file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1/Control_Unit.vds
# Journal file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1\vivado.jou
# Running On: DESKTOP-M09HIOT, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8472 MB
#-----------------------------------------------------------
source Control_Unit.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 384.020 ; gain = 43.707
Command: synth_design -top Control_Unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23144
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 824.133 ; gain = 415.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-3491] module 'Button_Debouncer' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:27' bound to instance 'btn_debouncer' of component 'Button_Debouncer' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:78]
INFO: [Synth 8-638] synthesizing module 'Button_Debouncer' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Button_Debouncer' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:36]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:26' bound to instance 'ctr' of component 'Counter' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:86]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Counter' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:36]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:27' bound to instance 'disp' of component 'Display' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:95]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Display' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:37]
INFO: [Synth 8-3491] module 'WarningLight' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/warning_light.vhd:27' bound to instance 'w_light' of component 'WarningLight' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:104]
INFO: [Synth 8-638] synthesizing module 'WarningLight' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/warning_light.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'WarningLight' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/warning_light.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:34]
WARNING: [Synth 8-3848] Net counter_values in module/entity Control_Unit does not have driver. [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:72]
WARNING: [Synth 8-7129] Port counter_values[15] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[14] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[13] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[12] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 913.781 ; gain = 504.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 913.781 ; gain = 504.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 913.781 ; gain = 504.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Button_Debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                wait_low |                              010 |                               01
               wait_high |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Button_Debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 913.781 ; gain = 504.887
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port counter_values[15] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[14] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[13] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[12] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_values[0] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[2]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[1]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[0]) is unused and will be removed from module Control_Unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    33|
|4     |LUT2   |    73|
|5     |LUT3   |    77|
|6     |LUT4   |    46|
|7     |LUT5   |    15|
|8     |LUT6   |    33|
|9     |FDCE   |    46|
|10    |FDRE   |     2|
|11    |IBUF   |     7|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |   391|
|2     |  ctr     |Counter      |    57|
|3     |  disp    |Display      |    35|
|4     |  w_light |WarningLight |   277|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1104.328 ; gain = 695.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1111.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8d7ab
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1205.367 ; gain = 821.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1/Control_Unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Control_Unit_utilization_synth.rpt -pb Control_Unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 22:00:41 2023...
