// Seed: 2739037418
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input wire id_13
    , id_17,
    output supply0 id_14,
    output tri0 id_15
);
  assign id_3 = id_0;
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
  initial if (1 - 1) id_3 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    output tri id_6,
    output supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11,
    input wor id_12,
    output tri1 id_13,
    input uwire id_14,
    input tri id_15
);
  module_0(
      id_15,
      id_5,
      id_14,
      id_5,
      id_1,
      id_7,
      id_14,
      id_4,
      id_14,
      id_15,
      id_12,
      id_0,
      id_15,
      id_10,
      id_9,
      id_11
  );
endmodule
