library ieee;
use ieee.std_logic_1164.all;

entity demux is port(
		e,d,ds:	in std_logic_vector(1 downto 0);
		a,b,c,d: out std_logic_vector(1 downto 0)
);
end demux;
architecture behavior of demux
begin
end behavior;