v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 9 10 1 0 0 0 1
2-MCU
C 46500 41600 1 0 0 U-ATmega328P-PU.sym
{
T 50305 49905 5 10 1 1 180 0 1
refdes=U?
T 48105 49905 5 10 1 1 180 0 1
value=ATmega328-PU
}
N 49000 50000 49000 50300 4
N 48500 50300 48500 50000 4
N 49000 41600 49000 41300 4
N 48500 41300 49000 41300 4
N 48500 41200 48500 41600 4
C 48300 40700 1 0 0 DGND-1.sym
C 48300 50300 1 0 0 A+5V.sym
C 48800 50300 1 0 0 D+5V.sym
C 54300 50300 1 0 0 A+5V.sym
C 55800 50300 1 0 0 D+5V.sym
C 54200 48700 1 0 0 AGND-1.sym
C 55800 48700 1 0 0 DGND-1.sym
C 54700 49200 1 90 0 capacitor-1.sym
{
T 54200 49400 5 10 1 1 90 0 1
refdes=100nF
T 53800 49400 5 10 0 0 90 0 1
symversion=0.1
}
C 56200 49200 1 90 0 capacitor-1.sym
{
T 55700 49400 5 10 1 1 90 0 1
refdes=100nF
T 55300 49400 5 10 0 0 90 0 1
symversion=0.1
}
N 54500 50300 54500 50100 4
N 56000 50300 56000 50100 4
C 54800 50000 1 0 0 L-INDUCTOR.sym
{
T 55000 50300 5 10 1 1 0 0 1
refdes=100uH
T 55000 50500 5 10 1 1 0 0 1
status=Inductor
}
N 54500 50100 54800 50100 4
N 55800 50100 56000 50100 4
C 46400 45400 1 180 0 interpage_from-1.sym
{
T 46000 45300 5 10 1 1 180 0 1
pages=DSCK
}
C 46400 44900 1 180 0 interpage_from-1.sym
{
T 46000 44800 5 10 1 1 180 0 1
pages=DMISO
}
C 46400 44400 1 180 0 interpage_from-1.sym
{
T 46000 44300 5 10 1 1 180 0 1
pages=DMOSI
}
C 46300 42400 1 180 0 interpage_from-1.sym
{
T 45900 42300 5 10 1 1 180 0 1
pages=DRESET
}
N 46300 42200 46500 42200 4
C 41200 45300 1 180 0 connector10-2.sym
{
T 40500 40800 5 10 1 1 180 6 1
refdes=IDC CON
}
C 41200 41100 1 0 0 interpage_from-1.sym
{
T 41700 41200 5 10 1 1 0 0 1
pages=DMOSI
}
C 41200 41900 1 270 0 D+5V.sym
C 41200 42700 1 0 0 interpage_from-1.sym
{
T 41600 42800 5 10 1 1 0 0 1
pages=DRESET
}
C 41200 43500 1 0 0 interpage_from-1.sym
{
T 41700 43600 5 10 1 1 0 0 1
pages=DSCK
}
C 41200 44300 1 0 0 interpage_from-1.sym
{
T 41700 44400 5 10 1 1 0 0 1
pages=DMISO
}
N 41200 44900 42600 44900 4
N 42600 44900 42600 42500 4
N 42600 42500 41200 42500 4
N 41200 43300 42600 43300 4
N 41200 44100 42600 44100 4
C 43100 43100 1 90 0 DGND-1.sym
N 46400 42200 46400 41900 4
C 46500 41000 1 90 0 resistor-1.sym
{
T 46200 41200 5 10 1 1 90 0 1
refdes=R?
}
C 46600 40900 1 180 0 D+5V.sym
C 46400 47400 1 180 0 interpage_from-1.sym
{
T 46000 47300 5 10 1 1 180 0 1
pages=T_AMB
}
T 53800 40100 9 10 1 0 0 0 1
Aman Abhishek Tiwari
T 53800 40400 9 10 1 0 0 0 1
1
C 40700 48500 1 0 0 U-LM35-2.sym
{
T 40200 49200 5 10 1 1 90 0 1
refdes=U?
T 40400 49200 5 10 1 1 90 0 1
device=IC THRU
T 40600 49200 5 10 1 1 90 0 1
value=LM35CZ
}
C 40900 50500 1 0 0 A+5V.sym
N 41100 50200 41100 50500 4
C 40600 47700 1 0 0 AGND-1.sym
N 40900 48200 40900 48800 4
N 46400 47200 46500 47200 4
N 46400 45200 46500 45200 4
N 46400 44700 46500 44700 4
N 46400 44200 46500 44200 4
C 42200 49200 1 0 0 interpage_from-1.sym
{
T 42600 49300 5 10 1 1 0 0 1
pages=T_AMB
}
N 42200 49400 41700 49400 4
N 46400 40900 46400 41000 4
C 42900 50900 1 180 0 AGND-1.sym
C 41200 50100 1 0 0 capacitor-1.sym
{
T 41400 50600 5 10 1 1 0 0 1
refdes=C?
T 41400 51000 5 10 0 0 0 0 1
symversion=0.1
T 41700 50600 5 10 1 1 0 0 1
value=0.1uF
}
N 41100 50300 41200 50300 4
N 42100 50300 42600 50300 4
C 42200 48400 1 90 0 resistor-1.sym
{
T 42400 48600 5 10 1 1 90 0 1
refdes=R?
T 42400 48900 5 10 1 1 90 0 1
value=75
}
C 42100 48500 1 180 0 capacitor-1.sym
{
T 42000 48000 5 10 1 1 180 0 1
refdes=C?
T 41900 47600 5 10 0 0 180 0 1
symversion=0.1
T 41700 48000 5 10 1 1 180 0 1
value=1uF
}
N 42100 48300 42100 48400 4
N 42100 49300 42100 49400 4
N 42600 50300 42600 50400 4
N 41200 48300 40900 48300 4
C 53600 41700 1 0 0 MY-FT232_adapter.sym
N 50700 44200 53600 44200 4
N 50700 43700 53600 43700 4
L 52900 45200 52900 41800 3 0 0 4 100 100
