Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb 27 22:01:27 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_IP_wrapper_control_sets_placed.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   503 |
|    Minimum number of control sets                        |   503 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1384 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   503 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |     7 |
| >= 16              |   264 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1075 |          298 |
| No           | No                    | Yes                    |             462 |          150 |
| No           | Yes                   | No                     |             918 |          286 |
| Yes          | No                    | No                     |           12534 |         3601 |
| Yes          | No                    | Yes                    |             360 |           78 |
| Yes          | Yes                   | No                     |            1827 |          513 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                                                             | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                          | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_0                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                     | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                                     | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                           | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/ap_enable_reg_pp0_iter1_i_1__0_n_0                                                                                                                                                                                                 | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_0                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep_0                                                                                                                                                                                          | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                             | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                                              |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                            | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                        | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_IP_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_IP_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                                     |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__1_0                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                           | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                         |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                                | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                              |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                            | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                            |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                               |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                             |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                               | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[19]                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                5 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_0                                                                                                                                                                                         | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_2                                                                                                                                                                                          | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                                 | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/p_32_in                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                                              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                4 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             15 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0[0]                                                                                                                                                                                   | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             21 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             21 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/aclken                                                                                                                                                                            | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                               |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                                     |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]_0                                                           |                6 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r                                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                    |                8 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/aclken                                                                                                                                                                                 | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                                     |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                                        |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                                                          |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                8 |             24 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                4 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                8 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |                5 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4000                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3810                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3680                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_15_reg_1180[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3742                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4001                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_4[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_17_reg_1190[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter1_reg_rep__1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_18_reg_11950                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_14_reg_1175[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_s_reg_1139[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_3_reg_1064[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               15 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3870                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3812                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3682                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3681                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               14 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3872                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ap_CS_fsm[39]_i_1_n_0                                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               12 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               13 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_3[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               13 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/mat_addr_read_38_reg_2060                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce39                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_109249_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1090                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1040                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce34                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce4                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce67_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce2                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce108_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1096                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               20 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ap_CS_fsm_reg[4][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce8_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/ce38                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[19]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep_2[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3740                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3930                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4060                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4130                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4180                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4330                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4280                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4230                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/somme_19_reg_12000                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[733][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/ap_CS_fsm_state129                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/ap_CS_fsm_state411                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/ap_CS_fsm_state570                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/ap_CS_fsm_state730                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[588][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/grp_ecartType_fu_100_ap_start_reg_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[18][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/somme_19_reg_10220                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3470                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3670                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3520                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3620                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3570                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/tmp_18_reg_2210                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3420                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/p_32_in                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/somme_18_reg_10170                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce58_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_861                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_74889_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_748                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_685                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_747                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_746                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1190                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_740                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               18 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_920                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_980                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_688                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/tmp_17_reg_2160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_686                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1140                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_680                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_684                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/somme_19_reg_2260                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_922                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_860                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               22 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_687                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_800                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_0                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                  |               13 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/s_ready_t_reg                                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                9 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/WEBWE[0]                                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             41 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               22 |             43 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |                9 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               11 |             47 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               13 |             48 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/s_ready_t_reg                                                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               12 |             52 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/s_ready_t_reg                                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               13 |             52 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               21 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               17 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               15 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               18 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               13 |             58 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               15 |             58 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               16 |             60 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_10_reg_8670                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               19 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_12_reg_8890                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               19 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_1_read_reg_8620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               20 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_11_reg_8780                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               20 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_11_reg_1149[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               21 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_8_reg_8450                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               18 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/somme_2_reg_1165[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               26 |             63 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[583][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               27 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_10_read_reg_9670                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[736][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[586][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_11_read_reg_9720                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/rdreq33_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               15 |             65 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               16 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               16 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             68 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               14 |             68 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               19 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               28 |             86 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               26 |             86 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/mat_addr_20_reg_8690                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               25 |             92 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_26_reg_905[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               32 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_21_reg_8750                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               32 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_22_reg_8810                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               31 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_23_reg_887[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               29 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_24_reg_893[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               34 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               27 |             93 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_16_read_reg_9970                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_18_read_reg_10070                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_16_reg_9330                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               25 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_15_read_reg_9920                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_14_read_reg_9870                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_14_reg_9110                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               19 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_19_read_reg_10120                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_17_read_reg_10020                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_13_reg_9000                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               20 |             94 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_15_reg_9220                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               23 |             94 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_25_reg_899[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               20 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[10][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               37 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[8][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               35 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[14]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               22 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[15]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               21 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_13_read_reg_9820                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               16 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[11][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               35 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[13]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[16]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               24 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               36 |            124 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/add_ln39_reg_7700                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               19 |            125 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               66 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/ce_r                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               45 |            141 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               42 |            141 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_17_reg_9440                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               35 |            153 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               41 |            153 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               72 |            161 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               65 |            188 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/aclken                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               65 |            189 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/aclken                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |              105 |            325 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |              100 |            353 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |              128 |            423 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              118 |            423 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              125 |            423 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              141 |            536 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              159 |            546 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |              186 |            699 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |              188 |            711 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


