Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 16:06:23 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TT_OV_wrapper_timing_summary_routed.rpt -pb TT_OV_wrapper_timing_summary_routed.pb -rpx TT_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TT_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.008    -4800.870                    978                 6268        0.051        0.000                      0                 6268        0.019        0.000                       0                  3640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_TT_OV_clk_wiz_0_1  {0.000 1.087}        2.174           460.000         
  clkfbout_TT_OV_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          3.606        0.000                      0                 4895        0.051        0.000                      0                 4895        4.020        0.000                       0                  3138  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_TT_OV_clk_wiz_0_1       -3.435     -779.109                    481                  887        0.059        0.000                      0                  887        0.019        0.000                       0                   498  
  clkfbout_TT_OV_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TT_OV_clk_wiz_0_1  clk_fpga_0                       -5.843     -863.292                    197                  197        0.057        0.000                      0                  197  
clk_fpga_0                  clk_out1_TT_OV_clk_wiz_0_1       -7.008    -3282.698                    500                  500        1.597        0.000                      0                  500  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.731ns (43.341%)  route 3.570ns (56.659%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.948    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.271 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.644     8.915    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.247 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.247    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y91         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.524    12.703    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.698ns (43.497%)  route 3.505ns (56.503%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.948    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.263 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579     8.842    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.149 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.149    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.523    12.702    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.031    12.808    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 2.616ns (42.945%)  route 3.475ns (57.055%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.948    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.187 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.550     8.736    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.301     9.037 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.037    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y88         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.522    12.701    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y88         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    12.805    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.617ns (42.773%)  route 3.501ns (57.227%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.154 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.576     8.729    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.335     9.064 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.064    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.523    12.702    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.606ns (42.710%)  route 3.496ns (57.290%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.146 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.570     8.716    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.332     9.048 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.048    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.523    12.702    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.580ns (10.961%)  route 4.711ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.814     3.108    TT_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y122        FDRE                                         r  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     3.564 f  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.867     7.431    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.845     8.399    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.481    12.660    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.206    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.580ns (10.961%)  route 4.711ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.814     3.108    TT_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y122        FDRE                                         r  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     3.564 f  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.867     7.431    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.845     8.399    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.481    12.660    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.206    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.580ns (10.961%)  route 4.711ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.814     3.108    TT_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y122        FDRE                                         r  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     3.564 f  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.867     7.431    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.845     8.399    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.481    12.660    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.206    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.580ns (10.961%)  route 4.711ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.814     3.108    TT_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y122        FDRE                                         r  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     3.564 f  TT_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.867     7.431    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.845     8.399    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.481    12.660    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.206    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.584ns (42.456%)  route 3.502ns (57.544%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.652     2.946    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y95         FDSE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.152     4.517    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.325     4.842 f  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.849     5.691    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.354     6.045 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.925     6.970    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.328     7.298 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.298    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.831 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.831    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.948 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.948    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.167 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     8.743    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.289     9.032 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.032    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.523    12.702    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.634     0.970    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/s_axi_aclk
    SLICE_X50Y104        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.227     1.361    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[8]
    SLICE_X47Y102        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.911     1.277    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.072     1.310    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.553     0.889    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.216     1.269    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X46Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.825     1.191    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059     1.215    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.634     0.970    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/s_axi_aclk
    SLICE_X50Y104        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.227     1.361    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X47Y102        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.911     1.277    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.066     1.304    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.082%)  route 0.194ns (57.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.656     0.992    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.194     1.327    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.844     1.210    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.231%)  route 0.274ns (54.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.557     0.893    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=19, routed)          0.274     1.294    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.098     1.392 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.392    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data[11]
    SLICE_X44Y103        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.910     1.276    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/s_axi_aclk
    SLICE_X44Y103        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[11]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.092     1.333    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.552     0.888    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/s_axi_aclk
    SLICE_X50Y96         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.227     1.279    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X46Y94         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.824     1.190    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.063     1.218    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.866%)  route 0.228ns (58.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.553     0.889    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.228     1.280    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[19]
    SLICE_X46Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.825     1.191    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.063     1.219    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/OUTP_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.632     0.968    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X43Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[46]/Q
                         net (fo=1, routed)           0.240     1.349    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg_n_0_[46]
    SLICE_X50Y115        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/OUTP_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.900     1.266    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X50Y115        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/OUTP_reg[46]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.060     1.287    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/OUTP_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.639     0.975    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.173     1.289    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X45Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.825     1.191    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 TT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.556     0.892    TT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y93         FDRE                                         r  TT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.099     1.155    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X36Y93         SRLC32E                                      r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.824     1.190    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93         SRLC32E                                      r  TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y89    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y89    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y89    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y93    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y107   TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y105   TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y97    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y109   TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y89    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    TT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TT_OV_clk_wiz_0_1
  To Clock:  clk_out1_TT_OV_clk_wiz_0_1

Setup :          481  Failing Endpoints,  Worst Slack       -3.435ns,  Total Violation     -779.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[45]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[45]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[47]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[47]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[23]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[23]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.806ns (35.053%)  route 3.346ns (64.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 0.638 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.237     4.270    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.633     0.638    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/C
                         clock pessimism              0.484     1.122    
                         clock uncertainty           -0.083     1.040    
    SLICE_X51Y116        FDRE (Setup_fdre_C_CE)      -0.205     0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.295ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.806ns (36.054%)  route 3.203ns (63.946%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 0.635 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.094     4.127    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.630     0.635    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/C
                         clock pessimism              0.484     1.119    
                         clock uncertainty           -0.083     1.037    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.832    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]
  -------------------------------------------------------------------
                         required time                          0.832    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 -3.295    

Slack (VIOLATED) :        -3.286ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.806ns (36.104%)  route 3.196ns (63.896%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 0.637 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.087     4.120    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.632     0.637    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/C
                         clock pessimism              0.484     1.121    
                         clock uncertainty           -0.083     1.039    
    SLICE_X51Y117        FDRE (Setup_fdre_C_CE)      -0.205     0.834    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.834    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 -3.286    

Slack (VIOLATED) :        -3.286ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@2.174ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.806ns (36.104%)  route 3.196ns (63.896%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 0.637 - 2.174 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.834    -0.882    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=7, routed)           1.428     1.001    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ctr_val[1]
    SLICE_X40Y121        LUT4 (Prop_lut4_I1_O)        0.124     1.125 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8/O
                         net (fo=1, routed)           0.000     1.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_8_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.657 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.771 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.771    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.885 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.885    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.008    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.672     2.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.087     4.120    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.716    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.632     0.637    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/C
                         clock pessimism              0.484     1.121    
                         clock uncertainty           -0.083     1.039    
    SLICE_X51Y117        FDRE (Setup_fdre_C_CE)      -0.205     0.834    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.834    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 -3.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.573%)  route 0.245ns (63.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X47Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/Q
                         net (fo=1, routed)           0.245    -0.217    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[38]
    SLICE_X51Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.897    -0.843    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/C
                         clock pessimism              0.500    -0.343    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.066    -0.277    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4buf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.035%)  route 0.261ns (64.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.627    -0.604    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4buf_reg[28]/Q
                         net (fo=1, routed)           0.261    -0.202    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4buf[28]
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]/C
                         clock pessimism              0.500    -0.341    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.076    -0.265    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[28]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.567%)  route 0.261ns (61.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.632    -0.599    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X46Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[22]/Q
                         net (fo=1, routed)           0.261    -0.174    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf[22]
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]/C
                         clock pessimism              0.500    -0.341    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.075    -0.266    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[22]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.116%)  route 0.298ns (67.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X47Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[40]/Q
                         net (fo=1, routed)           0.298    -0.164    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[40]
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.898    -0.842    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[40]/C
                         clock pessimism              0.500    -0.342    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.076    -0.266    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[40]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.943%)  route 0.253ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X42Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[16]/Q
                         net (fo=1, routed)           0.253    -0.202    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[16]
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.898    -0.842    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/C
                         clock pessimism              0.500    -0.342    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.022    -0.320    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.325%)  route 0.295ns (67.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X47Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/Q
                         net (fo=1, routed)           0.295    -0.167    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[37]
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.898    -0.842    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[37]/C
                         clock pessimism              0.500    -0.342    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.047    -0.295    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[37]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.488%)  route 0.292ns (69.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X47Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[41]/Q
                         net (fo=1, routed)           0.292    -0.183    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[41]
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]/C
                         clock pessimism              0.500    -0.341    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.024    -0.317    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[41]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.632    -0.599    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X47Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.359    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf[1]
    SLICE_X45Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.903    -0.837    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X45Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.078    -0.506    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.412%)  route 0.307ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.628    -0.603    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X41Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[35]/Q
                         net (fo=1, routed)           0.307    -0.168    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf[35]
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.898    -0.842    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/C
                         clock pessimism              0.500    -0.342    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.025    -0.317    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.634    -0.597    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X44Y113        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf_reg[35]/Q
                         net (fo=1, routed)           0.119    -0.337    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3buf[35]
    SLICE_X43Y114        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.905    -0.835    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X43Y114        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[35]/C
                         clock pessimism              0.271    -0.564    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.075    -0.489    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[35]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TT_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y17   TT_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y123    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[42]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y123    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y123    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[44]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y121    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y122    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1buf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TT_OV_clk_wiz_0_1
  To Clock:  clkfbout_TT_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TT_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   TT_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TT_OV_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :          197  Failing Endpoints,  Worst Slack       -5.843ns,  Total Violation     -863.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.540ns  (logic 0.456ns (4.780%)  route 9.084ns (95.220%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 18.685 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.836    18.685    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X35Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    19.141 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/Q
                         net (fo=1, routed)           9.084    28.224    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[5]
    SLICE_X34Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.643    22.822    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X34Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/C
                         clock pessimism              0.000    22.822    
                         clock uncertainty           -0.396    22.426    
    SLICE_X34Y119        FDRE (Setup_fdre_C_D)       -0.045    22.381    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -28.224    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.238ns  (logic 0.419ns (4.536%)  route 8.819ns (95.464%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 18.684 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.835    18.684    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X39Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.419    19.103 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[18]/Q
                         net (fo=1, routed)           8.819    27.922    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[18]
    SLICE_X32Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.643    22.822    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X32Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[18]/C
                         clock pessimism              0.000    22.822    
                         clock uncertainty           -0.396    22.426    
    SLICE_X32Y118        FDRE (Setup_fdre_C_D)       -0.188    22.238    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[18]
  -------------------------------------------------------------------
                         required time                         22.238    
                         arrival time                         -27.922    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.561ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.274ns  (logic 0.518ns (5.586%)  route 8.756ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 18.685 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.836    18.685    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X42Y115        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.518    19.203 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[9]/Q
                         net (fo=1, routed)           8.756    27.959    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[9]
    SLICE_X42Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.645    22.824    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X42Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[9]/C
                         clock pessimism              0.000    22.824    
                         clock uncertainty           -0.396    22.428    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)       -0.030    22.398    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[9]
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -27.959    
  -------------------------------------------------------------------
                         slack                                 -5.561    

Slack (VIOLATED) :        -5.524ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        8.999ns  (logic 0.419ns (4.656%)  route 8.580ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 18.682 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.833    18.682    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X39Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.419    19.101 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[36]/Q
                         net (fo=1, routed)           8.580    27.681    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[36]
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.641    22.820    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[36]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.396    22.424    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)       -0.268    22.156    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[36]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -27.681    
  -------------------------------------------------------------------
                         slack                                 -5.524    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.017ns  (logic 0.478ns (5.301%)  route 8.539ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 18.681 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.832    18.681    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X36Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.478    19.159 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[40]/Q
                         net (fo=1, routed)           8.539    27.698    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[40]
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.641    22.820    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[40]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.396    22.424    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)       -0.239    22.185    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[40]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                         -27.698    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.466ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.133ns  (logic 0.518ns (5.671%)  route 8.615ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 22.811 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 18.681 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.832    18.681    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X36Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.518    19.199 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/Q
                         net (fo=1, routed)           8.615    27.814    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[17]
    SLICE_X52Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.632    22.811    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X52Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[17]/C
                         clock pessimism              0.000    22.811    
                         clock uncertainty           -0.396    22.415    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)       -0.067    22.348    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[17]
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                         -27.814    
  -------------------------------------------------------------------
                         slack                                 -5.466    

Slack (VIOLATED) :        -5.402ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        8.927ns  (logic 0.478ns (5.354%)  route 8.449ns (94.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 18.681 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.832    18.681    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X36Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.478    19.159 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/Q
                         net (fo=1, routed)           8.449    27.608    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[3]
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.641    22.820    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X45Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[3]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.396    22.424    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)       -0.218    22.206    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[3]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                         -27.608    
  -------------------------------------------------------------------
                         slack                                 -5.402    

Slack (VIOLATED) :        -5.367ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        8.892ns  (logic 0.419ns (4.712%)  route 8.473ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 18.680 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.831    18.680    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X41Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.419    19.099 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[24]/Q
                         net (fo=1, routed)           8.473    27.571    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[24]
    SLICE_X40Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.643    22.822    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X40Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[24]/C
                         clock pessimism              0.000    22.822    
                         clock uncertainty           -0.396    22.426    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)       -0.222    22.204    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -27.571    
  -------------------------------------------------------------------
                         slack                                 -5.367    

Slack (VIOLATED) :        -5.366ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.010ns  (logic 0.518ns (5.749%)  route 8.492ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        3.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 22.807 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 18.686 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.837    18.686    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X38Y115        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_fdre_C_Q)         0.518    19.204 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[5]/Q
                         net (fo=1, routed)           8.492    27.696    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[5]
    SLICE_X52Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.628    22.807    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X52Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[5]/C
                         clock pessimism              0.000    22.807    
                         clock uncertainty           -0.396    22.411    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)       -0.081    22.330    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -27.696    
  -------------------------------------------------------------------
                         slack                                 -5.366    

Slack (VIOLATED) :        -5.320ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@19.565ns)
  Data Path Delay:        9.039ns  (logic 0.456ns (5.045%)  route 8.583ns (94.955%))
  Logic Levels:           0  
  Clock Path Skew:        3.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 22.819 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 18.688 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.301    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.839    18.688    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X41Y112        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456    19.144 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[6]/Q
                         net (fo=1, routed)           8.583    27.727    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[6]
    SLICE_X46Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.640    22.819    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X46Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[6]/C
                         clock pessimism              0.000    22.819    
                         clock uncertainty           -0.396    22.423    
    SLICE_X46Y121        FDRE (Setup_fdre_C_D)       -0.016    22.407    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[6]
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -27.727    
  -------------------------------------------------------------------
                         slack                                 -5.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.367ns (6.959%)  route 4.907ns (93.041%))
  Logic Levels:           0  
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    -1.526    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X39Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.367    -1.159 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/Q
                         net (fo=1, routed)           4.907     3.748    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[18]
    SLICE_X40Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.832     3.126    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X40Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[18]/C
                         clock pessimism              0.000     3.126    
                         clock uncertainty            0.396     3.522    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.169     3.691    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.367ns (6.901%)  route 4.951ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    -1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.642    -1.527    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X43Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.367    -1.160 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[4]/Q
                         net (fo=1, routed)           4.951     3.791    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[4]
    SLICE_X39Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.831     3.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X39Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[4]/C
                         clock pessimism              0.000     3.125    
                         clock uncertainty            0.396     3.521    
    SLICE_X39Y120        FDRE (Hold_fdre_C_D)         0.194     3.715    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.337ns (6.492%)  route 4.854ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.642    -1.527    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X43Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.337    -1.190 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[43]/Q
                         net (fo=1, routed)           4.854     3.664    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[43]
    SLICE_X43Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.829     3.123    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X43Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[43]/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.396     3.519    
    SLICE_X43Y121        FDRE (Hold_fdre_C_D)         0.058     3.577    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.385ns (7.413%)  route 4.808ns (92.587%))
  Logic Levels:           0  
  Clock Path Skew:        4.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    -1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.648    -1.521    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X42Y113        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.385    -1.136 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[8]/Q
                         net (fo=1, routed)           4.808     3.673    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[8]
    SLICE_X39Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.830     3.124    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X39Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[8]/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.396     3.520    
    SLICE_X39Y121        FDRE (Hold_fdre_C_D)         0.052     3.572    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.418ns (7.848%)  route 4.908ns (92.152%))
  Logic Levels:           0  
  Clock Path Skew:        4.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.647    -1.522    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X42Y115        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.418    -1.104 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[21]/Q
                         net (fo=1, routed)           4.908     3.805    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[21]
    SLICE_X40Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.826     3.120    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X40Y122        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[21]/C
                         clock pessimism              0.000     3.120    
                         clock uncertainty            0.396     3.516    
    SLICE_X40Y122        FDRE (Hold_fdre_C_D)         0.180     3.696    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.337ns (6.448%)  route 4.889ns (93.552%))
  Logic Levels:           0  
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    -1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.645    -1.524    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X39Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.337    -1.187 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[22]/Q
                         net (fo=1, routed)           4.889     3.703    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[22]
    SLICE_X35Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.833     3.127    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X35Y118        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[22]/C
                         clock pessimism              0.000     3.127    
                         clock uncertainty            0.396     3.523    
    SLICE_X35Y118        FDRE (Hold_fdre_C_D)         0.060     3.583    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.337ns (6.399%)  route 4.929ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        4.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    -1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.648    -1.521    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X41Y114        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.337    -1.184 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[39]/Q
                         net (fo=1, routed)           4.929     3.746    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[39]
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.826     3.120    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[39]/C
                         clock pessimism              0.000     3.120    
                         clock uncertainty            0.396     3.516    
    SLICE_X37Y123        FDRE (Hold_fdre_C_D)         0.058     3.574    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.128ns (4.693%)  route 2.599ns (95.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.629    -0.602    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X43Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/Q
                         net (fo=1, routed)           2.599     2.125    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[20]
    SLICE_X46Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.898     1.264    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X46Y121        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[20]/C
                         clock pessimism              0.000     1.264    
                         clock uncertainty            0.396     1.660    
    SLICE_X46Y121        FDRE (Hold_fdre_C_D)         0.009     1.669    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.128ns (4.554%)  route 2.682ns (95.446%))
  Logic Levels:           0  
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.633    -0.598    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X45Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/Q
                         net (fo=1, routed)           2.682     2.212    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[43]
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.895     1.261    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[43]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.396     1.657    
    SLICE_X37Y123        FDRE (Hold_fdre_C_D)         0.013     1.670    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.337ns (5.926%)  route 5.350ns (94.074%))
  Logic Levels:           0  
  Clock Path Skew:        4.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    -1.526    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.337    -1.189 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/Q
                         net (fo=1, routed)           5.350     4.161    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[42]
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.826     3.120    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X37Y123        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[42]/C
                         clock pessimism              0.000     3.120    
                         clock uncertainty            0.396     3.516    
    SLICE_X37Y123        FDRE (Hold_fdre_C_D)         0.051     3.567    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TT_OV_clk_wiz_0_1

Setup :          500  Failing Endpoints,  Worst Slack       -7.008ns,  Total Violation    -3282.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[2]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[2]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[42]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[7]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[7]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[0]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[0]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[11]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[11]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.963ns  (logic 0.580ns (29.545%)  route 1.383ns (70.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.909 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.978    35.092    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.643    28.909    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X48Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[17]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.396    28.513    
    SLICE_X48Y117        FDRE (Setup_fdre_C_R)       -0.429    28.084    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[17]
  -------------------------------------------------------------------
                         required time                         28.084    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -6.980ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.924ns  (logic 0.580ns (30.143%)  route 1.344ns (69.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 28.898 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.939    35.053    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.632    28.898    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]/C
                         clock pessimism              0.000    28.898    
                         clock uncertainty           -0.396    28.502    
    SLICE_X51Y117        FDRE (Setup_fdre_C_R)       -0.429    28.073    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[13]
  -------------------------------------------------------------------
                         required time                         28.073    
                         arrival time                         -35.053    
  -------------------------------------------------------------------
                         slack                                 -6.980    

Slack (VIOLATED) :        -6.980ns  (required time - arrival time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.924ns  (logic 0.580ns (30.143%)  route 1.344ns (69.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 28.898 - 30.435 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 33.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        1.835    33.129    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456    33.585 f  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.405    33.990    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.124    34.114 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         0.939    35.053    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.977    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.632    28.898    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X51Y117        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]/C
                         clock pessimism              0.000    28.898    
                         clock uncertainty           -0.396    28.502    
    SLICE_X51Y117        FDRE (Setup_fdre_C_R)       -0.429    28.073    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[14]
  -------------------------------------------------------------------
                         required time                         28.073    
                         arrival time                         -35.053    
  -------------------------------------------------------------------
                         slack                                 -6.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.770%)  route 0.121ns (46.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.629     0.965    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y120        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDSE (Prop_fdse_C_Q)         0.141     1.106 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.121     1.227    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[30]
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[30]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.396    -0.445    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)         0.075    -0.370    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[30]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.105%)  route 0.130ns (47.895%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.628     0.964    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y122        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDSE (Prop_fdse_C_Q)         0.141     1.105 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.130     1.235    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[32]
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[32]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.396    -0.445    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)         0.076    -0.369    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[32]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.272%)  route 0.108ns (39.728%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.629     0.965    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y120        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDSE (Prop_fdse_C_Q)         0.164     1.129 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.108     1.237    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[13]
    SLICE_X38Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X38Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[13]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.396    -0.445    
    SLICE_X38Y120        FDRE (Hold_fdre_C_D)         0.076    -0.369    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.625     0.961    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y125        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDSE (Prop_fdse_C_Q)         0.141     1.102 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.126     1.228    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[36]
    SLICE_X45Y125        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.894    -0.846    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X45Y125        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[36]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.396    -0.450    
    SLICE_X45Y125        FDRE (Hold_fdre_C_D)         0.072    -0.378    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[36]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.625     0.961    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y124        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDSE (Prop_fdse_C_Q)         0.141     1.102 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.126     1.228    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[26]
    SLICE_X41Y124        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.894    -0.846    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X41Y124        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[26]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.396    -0.450    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.070    -0.380    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[26]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.630     0.966    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y122        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDSE (Prop_fdse_C_Q)         0.141     1.107 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.128     1.235    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[15]
    SLICE_X33Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.900    -0.840    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X33Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[15]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.396    -0.444    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)         0.070    -0.374    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.630     0.966    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y122        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDSE (Prop_fdse_C_Q)         0.141     1.107 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.128     1.235    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[8]
    SLICE_X33Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.900    -0.840    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X33Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[8]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.396    -0.444    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)         0.066    -0.378    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.917%)  route 0.116ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.629     0.965    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y120        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDSE (Prop_fdse_C_Q)         0.141     1.106 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.116     1.222    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[2]
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.899    -0.841    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X44Y120        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[2]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.396    -0.445    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)         0.047    -0.398    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.751%)  route 0.142ns (50.249%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.632     0.968    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y119        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDSE (Prop_fdse_C_Q)         0.141     1.109 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.142     1.251    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[21]
    SLICE_X37Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.900    -0.840    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X37Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[21]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.396    -0.444    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.075    -0.369    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[21]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TT_OV_clk_wiz_0_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_TT_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TT_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.751%)  route 0.142ns (50.249%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3138, routed)        0.632     0.968    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y119        FDSE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDSE (Prop_fdse_C_Q)         0.141     1.109 r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/time_out_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.142     1.251    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/timeout[19]
    SLICE_X37Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TT_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TT_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TT_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TT_OV_i/clk_wiz_0/inst/clk_in1_TT_OV_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TT_OV_i/clk_wiz_0/inst/clk_out1_TT_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.900    -0.840    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X37Y119        FDRE                                         r  TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[19]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.396    -0.444    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.070    -0.374    TT_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.625    





