{
  "sha": "d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZDZhYWI3YTExYjhiZDg1ZGU0M2Y5ZmU2YjFjZWE5NWI1MDRlNzNhZA==",
  "commit": {
    "author": {
      "name": "Xuepeng Guo",
      "email": "xuepeng.guo@intel.com",
      "date": "2019-04-05T18:03:01Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-04-05T18:03:13Z"
    },
    "message": "x86: Support Intel AVX512 BF16\n\nAdd assembler and disassembler support Intel AVX512 BF16:\n\nhttps://software.intel.com/en-us/download/intel-architecture-instruction-set-extensions-programming-reference\n\ngas/\n\n2019-04-05  Xuepeng Guo  <xuepeng.guo@intel.com>\n\n\t* config/tc-i386.c (cpu_arch): Add .avx512_bf16.\n\t(cpu_noarch): Add noavx512_bf16.\n\t* doc/c-i386.texi: Document avx512_bf16.\n\t* testsuite/gas/i386/avx512_bf16.d: New file.\n\t* testsuite/gas/i386/avx512_bf16.s: Likewise.\n\t* testsuite/gas/i386/avx512_bf16_vl-inval.l: Likewise.\n\t* testsuite/gas/i386/avx512_bf16_vl-inval.s: Likewise.\n\t* testsuite/gas/i386/avx512_bf16_vl.d: Likewise.\n\t* testsuite/gas/i386/avx512_bf16_vl.s: Likewise.\n\t* testsuite/gas/i386/x86-64-avx512_bf16.d: Likewise.\n\t* testsuite/gas/i386/x86-64-avx512_bf16.s: Likewise.\n\t* testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l: Likesie.\n\t* testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s: Likewise.\n\t* testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Likewise.\n\t* testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Likewise.\n\t* testsuite/gas/i386/i386.exp: Add BF16 related tests.\n\nopcodes/\n\n2019-04-05  Xuepeng Guo  <xuepeng.guo@intel.com>\n\n\t* i386-dis-evex.h (evex_table): Updated to support BF16\n\tinstructions.\n\t* i386-dis.c (enum): Add EVEX_W_0F3852_P_1, EVEX_W_0F3872_P_1\n\tand EVEX_W_0F3872_P_3.\n\t* i386-gen.c (cpu_flag_init): Add CPU_AVX512_BF16_FLAGS.\n\t(cpu_flags): Add bitfield for CpuAVX512_BF16.\n\t* i386-opc.h (enum): Add CpuAVX512_BF16.\n\t(i386_cpu_flags): Add bitfield for cpuavx512_bf16.\n\t* i386-opc.tbl: Add AVX512 BF16 instructions.\n\t* i386-init.h: Regenerated.\n\t* i386-tbl.h: Likewise.",
    "tree": {
      "sha": "e5011d15e62b91ed11316f9e0d5d13ed35a963be",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/e5011d15e62b91ed11316f9e0d5d13ed35a963be"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/comments",
  "author": null,
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "0570503dd31bc20294e228339fcbdd39b19608cc",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/0570503dd31bc20294e228339fcbdd39b19608cc",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/0570503dd31bc20294e228339fcbdd39b19608cc"
    }
  ],
  "stats": {
    "total": 9209,
    "additions": 5075,
    "deletions": 4134
  },
  "files": [
    {
      "sha": "27d3604e7b46918c955a32f61f6bb1a7a7b9acb0",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -1,3 +1,22 @@\n+2019-04-05  Xuepeng Guo  <xuepeng.guo@intel.com>\n+\n+\t* config/tc-i386.c (cpu_arch): Add .avx512_bf16.\n+\t(cpu_noarch): Add noavx512_bf16.\n+\t* doc/c-i386.texi: Document avx512_bf16.\n+\t* testsuite/gas/i386/avx512_bf16.d: New file.\n+\t* testsuite/gas/i386/avx512_bf16.s: Likewise.\n+\t* testsuite/gas/i386/avx512_bf16_vl-inval.l: Likewise.\n+\t* testsuite/gas/i386/avx512_bf16_vl-inval.s: Likewise.\n+\t* testsuite/gas/i386/avx512_bf16_vl.d: Likewise.\n+\t* testsuite/gas/i386/avx512_bf16_vl.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l: Likesie.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Likewise.\n+\t* testsuite/gas/i386/i386.exp: Add BF16 related tests.\n+\n 2019-04-05  Alan Modra  <amodra@gmail.com>\n \n \t* testsuite/gas/ppc/bc.s,"
    },
    {
      "sha": "ed8cfe1ad31afd8c218a042c045645b911223d98",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -1080,6 +1080,8 @@ static const arch_entry cpu_arch[] =\n     CPU_MOVDIRI_FLAGS, 0 },\n   { STRING_COMMA_LEN (\".movdir64b\"), PROCESSOR_UNKNOWN,\n     CPU_MOVDIR64B_FLAGS, 0 },\n+  { STRING_COMMA_LEN (\".avx512_bf16\"), PROCESSOR_UNKNOWN,\n+    CPU_AVX512_BF16_FLAGS, 0 },\n };\n \n static const noarch_entry cpu_noarch[] =\n@@ -1119,6 +1121,7 @@ static const noarch_entry cpu_noarch[] =\n   { STRING_COMMA_LEN (\"noshstk\"), CPU_ANY_SHSTK_FLAGS },\n   { STRING_COMMA_LEN (\"nomovdiri\"), CPU_ANY_MOVDIRI_FLAGS },\n   { STRING_COMMA_LEN (\"nomovdir64b\"), CPU_ANY_MOVDIR64B_FLAGS },\n+  { STRING_COMMA_LEN (\"noavx512_bf16\"), CPU_ANY_AVX512_BF16_FLAGS },\n };\n \n #ifdef I386COFF"
    },
    {
      "sha": "86cde7907e6f58f4421107f2085b9277fd948378",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 3,
      "deletions": 1,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -198,6 +198,7 @@ accept various extension mnemonics.  For example,\n @code{avx512_vbmi2},\n @code{avx512_vnni},\n @code{avx512_bitalg},\n+@code{avx512_bf16},\n @code{noavx512f},\n @code{noavx512cd},\n @code{noavx512er},\n@@ -213,6 +214,7 @@ accept various extension mnemonics.  For example,\n @code{noavx512_vbmi2},\n @code{noavx512_vnni},\n @code{noavx512_bitalg},\n+@code{noavx512_bf16},\n @code{vmx},\n @code{vmfunc},\n @code{smx},\n@@ -1303,7 +1305,7 @@ supported on the CPU specified.  The choices for @var{cpu_type} are:\n @item @samp{.avx512vl} @tab @samp{.avx512bw} @tab @samp{.avx512dq} @tab @samp{.avx512ifma}\n @item @samp{.avx512vbmi} @tab @samp{.avx512_4fmaps} @tab @samp{.avx512_4vnniw}\n @item @samp{.avx512_vpopcntdq} @tab @samp{.avx512_vbmi2} @tab @samp{.avx512_vnni}\n-@item @samp{.avx512_bitalg}\n+@item @samp{.avx512_bitalg} @tab @samp{.avx512_bf16}\n @item @samp{.clwb} @tab @samp{.rdpid} @tab @samp{.ptwrite} @tab @item @samp{.ibt}\n @item @samp{.wbnoinvd} @tab @samp{.pconfig} @tab @samp{.waitpkg} @tab @samp{.cldemote}\n @item @samp{.shstk} @tab @samp{.gfni} @tab @samp{.vaes} @tab @samp{.vpclmulqdq}"
    },
    {
      "sha": "e988ce89a2efb2c350dd58fcd09dee8479a3bc23",
      "filename": "gas/testsuite/gas/i386/avx512_bf16.d",
      "status": "added",
      "additions": 42,
      "deletions": 0,
      "changes": 42,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16.d?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,42 @@\n+#as:\n+#objdump: -dw\n+#name: i386 BF16 insns\n+#source: avx512_bf16.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+[ \t]*[a-f0-9]+:\t62 f2 57 48 72 f4    \tvcvtne2ps2bf16 %zmm4,%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 4f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%zmm5,%zmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 58 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to16\\},%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 48 72 71 7f \tvcvtne2ps2bf16 0x1fc0\\(%ecx\\),%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 df 72 b2 00 e0 ff ff \tvcvtne2ps2bf16 -0x2000\\(%edx\\)\\{1to16\\},%zmm5,%zmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 48 72 f5    \tvcvtneps2bf16 %zmm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 4f 72 b4 f4 00 00 00 10 \tvcvtneps2bf16 0x10000000\\(%esp,%esi,8\\),%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 58 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to16\\},%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 48 72 71 7f \tvcvtneps2bf16 0x1fc0\\(%ecx\\),%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e df 72 b2 00 e0 ff ff \tvcvtneps2bf16 -0x2000\\(%edx\\)\\{1to16\\},%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 48 52 f4    \tvdpbf16ps %zmm4,%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 4f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%zmm5,%zmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 58 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to16\\},%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 48 52 71 7f \tvdpbf16ps 0x1fc0\\(%ecx\\),%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 df 52 b2 00 e0 ff ff \tvdpbf16ps -0x2000\\(%edx\\)\\{1to16\\},%zmm5,%zmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 48 72 f4    \tvcvtne2ps2bf16 %zmm4,%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 4f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%zmm5,%zmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 58 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to16\\},%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 48 72 71 7f \tvcvtne2ps2bf16 0x1fc0\\(%ecx\\),%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 df 72 b2 00 e0 ff ff \tvcvtne2ps2bf16 -0x2000\\(%edx\\)\\{1to16\\},%zmm5,%zmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 48 72 f5    \tvcvtneps2bf16 %zmm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 4f 72 b4 f4 00 00 00 10 \tvcvtneps2bf16 0x10000000\\(%esp,%esi,8\\),%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 58 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to16\\},%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 48 72 71 7f \tvcvtneps2bf16 0x1fc0\\(%ecx\\),%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e df 72 b2 00 e0 ff ff \tvcvtneps2bf16 -0x2000\\(%edx\\)\\{1to16\\},%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 48 52 f4    \tvdpbf16ps %zmm4,%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 4f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%zmm5,%zmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 58 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to16\\},%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 48 52 71 7f \tvdpbf16ps 0x1fc0\\(%ecx\\),%zmm5,%zmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 df 52 b2 00 e0 ff ff \tvdpbf16ps -0x2000\\(%edx\\)\\{1to16\\},%zmm5,%zmm6\\{%k7\\}\\{z\\}\n+#pass"
    },
    {
      "sha": "74f60d205803bfc821d337f1813a1797611ab727",
      "filename": "gas/testsuite/gas/i386/avx512_bf16.s",
      "status": "added",
      "additions": 37,
      "deletions": 0,
      "changes": 37,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,37 @@\n+# Check 32bit AVX512_BF16 instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtne2ps2bf16\t%zmm4, %zmm5, %zmm6\t #AVX512_BF16\n+\tvcvtne2ps2bf16\t0x10000000(%esp, %esi, 8), %zmm5, %zmm6{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%ecx){1to16}, %zmm5, %zmm6\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtne2ps2bf16\t8128(%ecx), %zmm5, %zmm6\t #AVX512_BF16 Disp8\n+\tvcvtne2ps2bf16\t-8192(%edx){1to16}, %zmm5, %zmm6{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t%zmm5, %ymm6\t #AVX512_BF16\n+\tvcvtneps2bf16\t0x10000000(%esp, %esi, 8), %ymm6{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtneps2bf16\t(%ecx){1to16}, %ymm6\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtneps2bf16\t8128(%ecx), %ymm6\t #AVX512_BF16 Disp8\n+\tvcvtneps2bf16\t-8192(%edx){1to16}, %ymm6{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t%zmm4, %zmm5, %zmm6\t #AVX512_BF16\n+\tvdpbf16ps\t0x10000000(%esp, %esi, 8), %zmm5, %zmm6{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvdpbf16ps\t(%ecx){1to16}, %zmm5, %zmm6\t #AVX512_BF16 BROADCAST_EN\n+\tvdpbf16ps\t8128(%ecx), %zmm5, %zmm6\t #AVX512_BF16 Disp8\n+\tvdpbf16ps\t-8192(%edx){1to16}, %zmm5, %zmm6{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\n+.intel_syntax noprefix\n+\tvcvtne2ps2bf16\tzmm6, zmm5, zmm4\t #AVX512_BF16\n+\tvcvtne2ps2bf16\tzmm6{k7}, zmm5, ZMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtne2ps2bf16\tzmm6, zmm5, DWORD PTR [ecx]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtne2ps2bf16\tzmm6, zmm5, ZMMWORD PTR [ecx+8128]\t #AVX512_BF16 Disp8\n+\tvcvtne2ps2bf16\tzmm6{k7}{z}, zmm5, DWORD PTR [edx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\tymm6, zmm5\t #AVX512_BF16\n+\tvcvtneps2bf16\tymm6{k7}, ZMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtneps2bf16\tymm6, DWORD PTR [ecx]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtneps2bf16\tymm6, ZMMWORD PTR [ecx+8128]\t #AVX512_BF16 Disp8\n+\tvcvtneps2bf16\tymm6{k7}{z}, DWORD PTR [edx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\tzmm6, zmm5, zmm4\t #AVX512_BF16\n+\tvdpbf16ps\tzmm6{k7}, zmm5, ZMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvdpbf16ps\tzmm6, zmm5, DWORD PTR [ecx]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvdpbf16ps\tzmm6, zmm5, ZMMWORD PTR [ecx+8128]\t #AVX512_BF16 Disp8\n+\tvdpbf16ps\tzmm6{k7}{z}, zmm5, DWORD PTR [edx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL"
    },
    {
      "sha": "dfd21d6692bdb34135a963c5c7ae00affef4177c",
      "filename": "gas/testsuite/gas/i386/avx512_bf16_vl-inval.l",
      "status": "added",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl-inval.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl-inval.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16_vl-inval.l?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,7 @@\n+.*: Assembler messages:\n+.*:6: Error: .*\n+.*:7: Error: .*\n+.*:8: Error: .*\n+.*:11: Error: .*\n+.*:12: Error: .*\n+.*:13: Error: .*"
    },
    {
      "sha": "e9e36b0064c64bf987ebe9b53b2cf1177b15293a",
      "filename": "gas/testsuite/gas/i386/avx512_bf16_vl-inval.s",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl-inval.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl-inval.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16_vl-inval.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,13 @@\n+# Check illegal AVX512{BF16,VL} instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtneps2bf16\t0x10000000(%rbp, %r14, 8), %xmm3{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\t2032(%rcx), %xmm3\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t4064(%rcx), %xmm3\t #AVX512{BF16,VL} Disp8\n+\n+.intel_syntax noprefix\n+\tvcvtneps2bf16\txmm3{k7}, [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\txmm3, [rcx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm3, [rcx+4064]\t #AVX512{BF16,VL} Disp8"
    },
    {
      "sha": "1467bc37671db9e8d8e976b56eaa4f7f97f611e5",
      "filename": "gas/testsuite/gas/i386/avx512_bf16_vl.d",
      "status": "added",
      "additions": 70,
      "deletions": 0,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16_vl.d?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,70 @@\n+#as:\n+#objdump: -dw\n+#name: i386 BF16 VL insns\n+#source: avx512_bf16_vl.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+[ \t]*[a-f0-9]+:\t62 f2 57 28 72 f4    \tvcvtne2ps2bf16 %ymm4,%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 08 72 f4    \tvcvtne2ps2bf16 %xmm4,%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 2f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%ymm5,%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 38 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to8\\},%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 28 72 71 7f \tvcvtne2ps2bf16 0xfe0\\(%ecx\\),%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 bf 72 b2 00 f0 ff ff \tvcvtne2ps2bf16 -0x1000\\(%edx\\)\\{1to8\\},%ymm5,%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 0f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%xmm5,%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 18 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to4\\},%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 08 72 71 7f \tvcvtne2ps2bf16 0x7f0\\(%ecx\\),%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 9f 72 b2 00 f8 ff ff \tvcvtne2ps2bf16 -0x800\\(%edx\\)\\{1to4\\},%xmm5,%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 08 72 f5    \tvcvtneps2bf16 %xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 28 72 f5    \tvcvtneps2bf16 %ymm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 0f 72 b4 f4 00 00 00 10 \tvcvtneps2bf16x 0x10000000\\(%esp,%esi,8\\),%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 18 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to4\\},%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 08 72 71 7f \tvcvtneps2bf16x 0x7f0\\(%ecx\\),%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 9f 72 b2 00 f8 ff ff \tvcvtneps2bf16 -0x800\\(%edx\\)\\{1to4\\},%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 38 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to8\\},%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 28 72 71 7f \tvcvtneps2bf16y 0xfe0\\(%ecx\\),%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e bf 72 b2 00 f0 ff ff \tvcvtneps2bf16 -0x1000\\(%edx\\)\\{1to8\\},%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 28 52 f4    \tvdpbf16ps %ymm4,%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 08 52 f4    \tvdpbf16ps %xmm4,%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 2f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%ymm5,%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 38 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to8\\},%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 28 52 71 7f \tvdpbf16ps 0xfe0\\(%ecx\\),%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 bf 52 b2 00 f0 ff ff \tvdpbf16ps -0x1000\\(%edx\\)\\{1to8\\},%ymm5,%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 0f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%xmm5,%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 18 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to4\\},%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 08 52 71 7f \tvdpbf16ps 0x7f0\\(%ecx\\),%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 9f 52 b2 00 f8 ff ff \tvdpbf16ps -0x800\\(%edx\\)\\{1to4\\},%xmm5,%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 28 72 f4    \tvcvtne2ps2bf16 %ymm4,%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 08 72 f4    \tvcvtne2ps2bf16 %xmm4,%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 2f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%ymm5,%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 38 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to8\\},%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 28 72 71 7f \tvcvtne2ps2bf16 0xfe0\\(%ecx\\),%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 bf 72 b2 00 f0 ff ff \tvcvtne2ps2bf16 -0x1000\\(%edx\\)\\{1to8\\},%ymm5,%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 0f 72 b4 f4 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%esp,%esi,8\\),%xmm5,%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 57 18 72 31    \tvcvtne2ps2bf16 \\(%ecx\\)\\{1to4\\},%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 08 72 71 7f \tvcvtne2ps2bf16 0x7f0\\(%ecx\\),%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 57 9f 72 b2 00 f8 ff ff \tvcvtne2ps2bf16 -0x800\\(%edx\\)\\{1to4\\},%xmm5,%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 08 72 f5    \tvcvtneps2bf16 %xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 28 72 f5    \tvcvtneps2bf16 %ymm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 0f 72 b4 f4 00 00 00 10 \tvcvtneps2bf16x 0x10000000\\(%esp,%esi,8\\),%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 18 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to4\\},%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 08 72 71 7f \tvcvtneps2bf16x 0x7f0\\(%ecx\\),%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 9f 72 b2 00 f8 ff ff \tvcvtneps2bf16 -0x800\\(%edx\\)\\{1to4\\},%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 7e 38 72 31    \tvcvtneps2bf16 \\(%ecx\\)\\{1to8\\},%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e 28 72 71 7f \tvcvtneps2bf16y 0xfe0\\(%ecx\\),%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 7e bf 72 b2 00 f0 ff ff \tvcvtneps2bf16 -0x1000\\(%edx\\)\\{1to8\\},%xmm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 28 52 f4    \tvdpbf16ps %ymm4,%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 08 52 f4    \tvdpbf16ps %xmm4,%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 2f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%ymm5,%ymm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 38 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to8\\},%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 28 52 71 7f \tvdpbf16ps 0xfe0\\(%ecx\\),%ymm5,%ymm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 bf 52 b2 00 f0 ff ff \tvdpbf16ps -0x1000\\(%edx\\)\\{1to8\\},%ymm5,%ymm6\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 0f 52 b4 f4 00 00 00 10 \tvdpbf16ps 0x10000000\\(%esp,%esi,8\\),%xmm5,%xmm6\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 f2 56 18 52 31    \tvdpbf16ps \\(%ecx\\)\\{1to4\\},%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 08 52 71 7f \tvdpbf16ps 0x7f0\\(%ecx\\),%xmm5,%xmm6\n+[ \t]*[a-f0-9]+:\t62 f2 56 9f 52 b2 00 f8 ff ff \tvdpbf16ps -0x800\\(%edx\\)\\{1to4\\},%xmm5,%xmm6\\{%k7\\}\\{z\\}\n+#pass"
    },
    {
      "sha": "7872765b7712c6fbff7235ffc0a8f4a677fb3fa8",
      "filename": "gas/testsuite/gas/i386/avx512_bf16_vl.s",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/avx512_bf16_vl.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/avx512_bf16_vl.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,65 @@\n+# Check 32bit AVX512{BF16,VL} instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtne2ps2bf16\t%ymm4, %ymm5, %ymm6\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\t%xmm4, %xmm5, %xmm6\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\t0x10000000(%esp, %esi, 8), %ymm5, %ymm6{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%ecx){1to8}, %ymm5, %ymm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\t4064(%ecx), %ymm5, %ymm6\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\t-4096(%edx){1to8}, %ymm5, %ymm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtne2ps2bf16\t0x10000000(%esp, %esi, 8), %xmm5, %xmm6{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%ecx){1to4}, %xmm5, %xmm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\t2032(%ecx), %xmm5, %xmm6\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\t-2048(%edx){1to4}, %xmm5, %xmm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t%xmm5, %xmm6\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\t%ymm5, %xmm6\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16x\t0x10000000(%esp, %esi, 8), %xmm6{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\t(%ecx){1to4}, %xmm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16x\t2032(%ecx), %xmm6\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t-2048(%edx){1to4}, %xmm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t(%ecx){1to8}, %xmm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16y\t4064(%ecx), %xmm6\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t-4096(%edx){1to8}, %xmm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t%ymm4, %ymm5, %ymm6\t #AVX512{BF16,VL}\n+\tvdpbf16ps\t%xmm4, %xmm5, %xmm6\t #AVX512{BF16,VL}\n+\tvdpbf16ps\t0x10000000(%esp, %esi, 8), %ymm5, %ymm6{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\t(%ecx){1to8}, %ymm5, %ymm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\t4064(%ecx), %ymm5, %ymm6\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\t-4096(%edx){1to8}, %ymm5, %ymm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t0x10000000(%esp, %esi, 8), %xmm5, %xmm6{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\t(%ecx){1to4}, %xmm5, %xmm6\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\t2032(%ecx), %xmm5, %xmm6\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\t-2048(%edx){1to4}, %xmm5, %xmm6{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\n+.intel_syntax noprefix\n+\tvcvtne2ps2bf16\tymm6, ymm5, ymm4\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\txmm6, xmm5, xmm4\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\tymm6{k7}, ymm5, YMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\tymm6, ymm5, DWORD PTR [ecx]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\tymm6, ymm5, YMMWORD PTR [ecx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\tymm6{k7}{z}, ymm5, DWORD PTR [edx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtne2ps2bf16\txmm6{k7}, xmm5, XMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\txmm6, xmm5, DWORD PTR [ecx]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\txmm6, xmm5, XMMWORD PTR [ecx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\txmm6{k7}{z}, xmm5, DWORD PTR [edx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\txmm6, xmm5\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\txmm6, ymm5\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\txmm6{k7}, XMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\txmm6, DWORD PTR [ecx]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16\txmm6, XMMWORD PTR [ecx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm6{k7}{z}, DWORD PTR [edx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\txmm6, DWORD PTR [ecx]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16\txmm6, YMMWORD PTR [ecx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm6{k7}{z}, DWORD PTR [edx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\tymm6, ymm5, ymm4\t #AVX512{BF16,VL}\n+\tvdpbf16ps\txmm6, xmm5, xmm4\t #AVX512{BF16,VL}\n+\tvdpbf16ps\tymm6{k7}, ymm5, YMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\tymm6, ymm5, DWORD PTR [ecx]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\tymm6, ymm5, YMMWORD PTR [ecx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\tymm6{k7}{z}, ymm5, DWORD PTR [edx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\txmm6{k7}, xmm5, XMMWORD PTR [esp+esi*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\txmm6, xmm5, DWORD PTR [ecx]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\txmm6, xmm5, XMMWORD PTR [ecx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\txmm6{k7}{z}, xmm5, DWORD PTR [edx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL"
    },
    {
      "sha": "1dd131334e6bf7c2b7fa43976fbcdc30af845e4b",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -423,6 +423,9 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"avx512bitalg-intel\"\n     run_dump_test \"avx512bitalg_vl\"\n     run_dump_test \"avx512bitalg_vl-intel\"\n+    run_dump_test \"avx512_bf16\"\n+    run_dump_test \"avx512_bf16_vl\"\n+    run_list_test \"avx512_bf16_vl-inval\"\n     run_list_test \"sg\"\n     run_dump_test \"clzero\"\n     run_dump_test \"disassem\"\n@@ -937,6 +940,9 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-avx512bitalg-intel\"\n     run_dump_test \"x86-64-avx512bitalg_vl\"\n     run_dump_test \"x86-64-avx512bitalg_vl-intel\"\n+    run_dump_test \"x86-64-avx512_bf16\"\n+    run_dump_test \"x86-64-avx512_bf16_vl\"\n+    run_list_test \"x86-64-avx512_bf16_vl-inval\"\n     run_dump_test \"x86-64-clzero\"\n     run_dump_test \"x86-64-mwaitx-bdver4\"\n     run_list_test \"x86-64-mwaitx-reg\""
    },
    {
      "sha": "2b3c27f696f6f0eb2139ba3b241748c1929ae7c7",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16.d",
      "status": "added",
      "additions": 42,
      "deletions": 0,
      "changes": 42,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16.d?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,42 @@\n+#as:\n+#objdump: -dw\n+#name: x86-64 BF16 insns\n+#source: x86-64-avx512_bf16.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+[ \t]*[a-f0-9]+:\t62 02 17 40 72 f4    \tvcvtne2ps2bf16 %zmm28,%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 22 17 47 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%zmm29,%zmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 50 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to16\\},%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 40 72 71 7f \tvcvtne2ps2bf16 0x1fc0\\(%rcx\\),%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 d7 72 b2 00 e0 ff ff \tvcvtne2ps2bf16 -0x2000\\(%rdx\\)\\{1to16\\},%zmm29,%zmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 7e 48 72 f5    \tvcvtneps2bf16 %zmm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 22 7e 4f 72 b4 f5 00 00 00 10 \tvcvtneps2bf16 0x10000000\\(%rbp,%r14,8\\),%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 7e 58 72 31    \tvcvtneps2bf16 \\(%r9\\)\\{1to16\\},%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 7e 48 72 71 7f \tvcvtneps2bf16 0x1fc0\\(%rcx\\),%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 7e df 72 b2 00 e0 ff ff \tvcvtneps2bf16 -0x2000\\(%rdx\\)\\{1to16\\},%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 16 40 52 f4    \tvdpbf16ps %zmm28,%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 22 16 47 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%zmm29,%zmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 50 52 31    \tvdpbf16ps \\(%r9\\)\\{1to16\\},%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 40 52 71 7f \tvdpbf16ps 0x1fc0\\(%rcx\\),%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 d7 52 b2 00 e0 ff ff \tvdpbf16ps -0x2000\\(%rdx\\)\\{1to16\\},%zmm29,%zmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 17 40 72 f4    \tvcvtne2ps2bf16 %zmm28,%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 22 17 47 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%zmm29,%zmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 50 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to16\\},%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 40 72 71 7f \tvcvtne2ps2bf16 0x1fc0\\(%rcx\\),%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 d7 72 b2 00 e0 ff ff \tvcvtne2ps2bf16 -0x2000\\(%rdx\\)\\{1to16\\},%zmm29,%zmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 7e 48 72 f5    \tvcvtneps2bf16 %zmm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 22 7e 4f 72 b4 f5 00 00 00 10 \tvcvtneps2bf16 0x10000000\\(%rbp,%r14,8\\),%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 7e 58 72 31    \tvcvtneps2bf16 \\(%r9\\)\\{1to16\\},%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 7e 48 72 71 7f \tvcvtneps2bf16 0x1fc0\\(%rcx\\),%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 7e df 72 b2 00 e0 ff ff \tvcvtneps2bf16 -0x2000\\(%rdx\\)\\{1to16\\},%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 16 40 52 f4    \tvdpbf16ps %zmm28,%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 22 16 47 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%zmm29,%zmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 50 52 31    \tvdpbf16ps \\(%r9\\)\\{1to16\\},%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 40 52 71 7f \tvdpbf16ps 0x1fc0\\(%rcx\\),%zmm29,%zmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 d7 52 b2 00 e0 ff ff \tvdpbf16ps -0x2000\\(%rdx\\)\\{1to16\\},%zmm29,%zmm30\\{%k7\\}\\{z\\}\n+#pass"
    },
    {
      "sha": "5dc3b5e14c44beb1ec3bdb4b0d5d225ee66f3ea4",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16.s",
      "status": "added",
      "additions": 37,
      "deletions": 0,
      "changes": 37,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,37 @@\n+# Check 64bit AVX512_BF16 instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtne2ps2bf16\t%zmm28, %zmm29, %zmm30\t #AVX512_BF16\n+\tvcvtne2ps2bf16\t0x10000000(%rbp, %r14, 8), %zmm29, %zmm30{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%r9){1to16}, %zmm29, %zmm30\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtne2ps2bf16\t8128(%rcx), %zmm29, %zmm30\t #AVX512_BF16 Disp8\n+\tvcvtne2ps2bf16\t-8192(%rdx){1to16}, %zmm29, %zmm30{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t%zmm29, %ymm30\t #AVX512_BF16\n+\tvcvtneps2bf16\t0x10000000(%rbp, %r14, 8), %ymm30{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtneps2bf16\t(%r9){1to16}, %ymm30\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtneps2bf16\t8128(%rcx), %ymm30\t #AVX512_BF16 Disp8\n+\tvcvtneps2bf16\t-8192(%rdx){1to16}, %ymm30{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t%zmm28, %zmm29, %zmm30\t #AVX512_BF16\n+\tvdpbf16ps\t0x10000000(%rbp, %r14, 8), %zmm29, %zmm30{%k7}\t #AVX512_BF16 MASK_ENABLING\n+\tvdpbf16ps\t(%r9){1to16}, %zmm29, %zmm30\t #AVX512_BF16 BROADCAST_EN\n+\tvdpbf16ps\t8128(%rcx), %zmm29, %zmm30\t #AVX512_BF16 Disp8\n+\tvdpbf16ps\t-8192(%rdx){1to16}, %zmm29, %zmm30{%k7}{z}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\n+.intel_syntax noprefix\n+\tvcvtne2ps2bf16\tzmm30, zmm29, zmm28\t #AVX512_BF16\n+\tvcvtne2ps2bf16\tzmm30{k7}, zmm29, ZMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtne2ps2bf16\tzmm30, zmm29, DWORD PTR [r9]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtne2ps2bf16\tzmm30, zmm29, ZMMWORD PTR [rcx+8128]\t #AVX512_BF16 Disp8\n+\tvcvtne2ps2bf16\tzmm30{k7}{z}, zmm29, DWORD PTR [rdx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\tymm30, zmm29\t #AVX512_BF16\n+\tvcvtneps2bf16\tymm30{k7}, ZMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvcvtneps2bf16\tymm30, DWORD PTR [r9]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvcvtneps2bf16\tymm30, ZMMWORD PTR [rcx+8128]\t #AVX512_BF16 Disp8\n+\tvcvtneps2bf16\tymm30{k7}{z}, DWORD PTR [rdx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\tzmm30, zmm29, zmm28\t #AVX512_BF16\n+\tvdpbf16ps\tzmm30{k7}, zmm29, ZMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512_BF16 MASK_ENABLING\n+\tvdpbf16ps\tzmm30, zmm29, DWORD PTR [r9]{1to16}\t #AVX512_BF16 BROADCAST_EN\n+\tvdpbf16ps\tzmm30, zmm29, ZMMWORD PTR [rcx+8128]\t #AVX512_BF16 Disp8\n+\tvdpbf16ps\tzmm30{k7}{z}, zmm29, DWORD PTR [rdx-8192]{1to16}\t #AVX512_BF16 Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL"
    },
    {
      "sha": "dfd21d6692bdb34135a963c5c7ae00affef4177c",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l",
      "status": "added",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.l?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,7 @@\n+.*: Assembler messages:\n+.*:6: Error: .*\n+.*:7: Error: .*\n+.*:8: Error: .*\n+.*:11: Error: .*\n+.*:12: Error: .*\n+.*:13: Error: .*"
    },
    {
      "sha": "045511b8034bdce62bf76ebb8a9b78537c999a90",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl-inval.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,13 @@\n+# Check illegal 64bit AVX512{BF16,VL} instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtneps2bf16\t0x10000000(%rbp, %r14, 8), %xmm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\t2032(%rcx), %xmm30\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t4064(%rcx), %xmm30\t #AVX512{BF16,VL} Disp8\n+\n+.intel_syntax noprefix\n+\tvcvtneps2bf16\txmm30{k7}, [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\txmm30, [rcx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm30, [rcx+4064]\t #AVX512{BF16,VL} Disp8"
    },
    {
      "sha": "43810a6ac65e47987d157441fd0a75e6a95483c0",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.d",
      "status": "added",
      "additions": 70,
      "deletions": 0,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.d?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,70 @@\n+#as:\n+#objdump: -dw\n+#name: x86-64 BF16 VL insns\n+#source: x86-64-avx512_bf16_vl.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+[ \t]*[a-f0-9]+:\t62 02 17 20 72 f4    \tvcvtne2ps2bf16 %ymm28,%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 02 17 00 72 f4    \tvcvtne2ps2bf16 %xmm28,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 17 27 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%ymm29,%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 30 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to8\\},%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 17 20 72 71 7f \tvcvtne2ps2bf16 0xfe0\\(%rcx\\),%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 17 b7 72 b2 00 f0 ff ff \tvcvtne2ps2bf16 -0x1000\\(%rdx\\)\\{1to8\\},%ymm29,%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 22 17 07 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%xmm29,%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 10 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to4\\},%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 00 72 71 7f \tvcvtne2ps2bf16 0x7f0\\(%rcx\\),%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 97 72 a2 00 f8 ff ff \tvcvtne2ps2bf16 -0x800\\(%rdx\\)\\{1to4\\},%xmm29,%xmm28\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 7e 08 72 f5    \tvcvtneps2bf16 %xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 02 7e 28 72 f5    \tvcvtneps2bf16 %ymm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 7e 0f 72 b4 f5 00 00 00 10 \tvcvtneps2bf16x 0x10000000\\(%rbp,%r14,8\\),%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 c2 7e 18 72 29    \tvcvtneps2bf16 \\(%r9\\)\\{1to4\\},%xmm21\n+[ \t]*[a-f0-9]+:\t62 62 7e 08 72 71 7f \tvcvtneps2bf16x 0x7f0\\(%rcx\\),%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 7e 9f 72 aa 00 f8 ff ff \tvcvtneps2bf16 -0x800\\(%rdx\\)\\{1to4\\},%xmm29\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 c2 7e 38 72 31    \tvcvtneps2bf16 \\(%r9\\)\\{1to8\\},%xmm22\n+[ \t]*[a-f0-9]+:\t62 e2 7e 28 72 79 7f \tvcvtneps2bf16y 0xfe0\\(%rcx\\),%xmm23\n+[ \t]*[a-f0-9]+:\t62 62 7e bf 72 9a 00 f0 ff ff \tvcvtneps2bf16 -0x1000\\(%rdx\\)\\{1to8\\},%xmm27\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 16 20 52 f4    \tvdpbf16ps %ymm28,%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 02 16 00 52 f4    \tvdpbf16ps %xmm28,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 16 27 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%ymm29,%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 30 52 31    \tvdpbf16ps \\(%r9\\)\\{1to8\\},%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 16 20 52 71 7f \tvdpbf16ps 0xfe0\\(%rcx\\),%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 16 b7 52 b2 00 f0 ff ff \tvdpbf16ps -0x1000\\(%rdx\\)\\{1to8\\},%ymm29,%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 22 16 07 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%xmm29,%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 10 52 31    \tvdpbf16ps \\(%r9\\)\\{1to4\\},%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 00 52 71 7f \tvdpbf16ps 0x7f0\\(%rcx\\),%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 97 52 b2 00 f8 ff ff \tvdpbf16ps -0x800\\(%rdx\\)\\{1to4\\},%xmm29,%xmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 17 20 72 f4    \tvcvtne2ps2bf16 %ymm28,%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 02 17 00 72 f4    \tvcvtne2ps2bf16 %xmm28,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 17 27 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%ymm29,%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 30 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to8\\},%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 17 20 72 71 7f \tvcvtne2ps2bf16 0xfe0\\(%rcx\\),%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 17 b7 72 b2 00 f0 ff ff \tvcvtne2ps2bf16 -0x1000\\(%rdx\\)\\{1to8\\},%ymm29,%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 22 17 07 72 b4 f5 00 00 00 10 \tvcvtne2ps2bf16 0x10000000\\(%rbp,%r14,8\\),%xmm29,%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 17 10 72 31    \tvcvtne2ps2bf16 \\(%r9\\)\\{1to4\\},%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 00 72 71 7f \tvcvtne2ps2bf16 0x7f0\\(%rcx\\),%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 17 97 72 b2 00 f8 ff ff \tvcvtne2ps2bf16 -0x800\\(%rdx\\)\\{1to4\\},%xmm29,%xmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 7e 08 72 f5    \tvcvtneps2bf16 %xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 02 7e 28 72 f5    \tvcvtneps2bf16 %ymm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 7e 0f 72 b4 f5 00 00 00 10 \tvcvtneps2bf16x 0x10000000\\(%rbp,%r14,8\\),%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 7e 18 72 09    \tvcvtneps2bf16 \\(%r9\\)\\{1to4\\},%xmm25\n+[ \t]*[a-f0-9]+:\t62 62 7e 08 72 71 7f \tvcvtneps2bf16x 0x7f0\\(%rcx\\),%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 7e 9f 72 b2 00 f8 ff ff \tvcvtneps2bf16 -0x800\\(%rdx\\)\\{1to4\\},%xmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 42 7e 38 72 01    \tvcvtneps2bf16 \\(%r9\\)\\{1to8\\},%xmm24\n+[ \t]*[a-f0-9]+:\t62 62 7e 28 72 71 7f \tvcvtneps2bf16y 0xfe0\\(%rcx\\),%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 7e bf 72 b2 00 f0 ff ff \tvcvtneps2bf16 -0x1000\\(%rdx\\)\\{1to8\\},%xmm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 02 16 20 52 f4    \tvdpbf16ps %ymm28,%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 02 16 00 52 f4    \tvdpbf16ps %xmm28,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 22 16 27 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%ymm29,%ymm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 30 52 31    \tvdpbf16ps \\(%r9\\)\\{1to8\\},%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 16 20 52 71 7f \tvdpbf16ps 0xfe0\\(%rcx\\),%ymm29,%ymm30\n+[ \t]*[a-f0-9]+:\t62 62 16 b7 52 b2 00 f0 ff ff \tvdpbf16ps -0x1000\\(%rdx\\)\\{1to8\\},%ymm29,%ymm30\\{%k7\\}\\{z\\}\n+[ \t]*[a-f0-9]+:\t62 22 16 07 52 b4 f5 00 00 00 10 \tvdpbf16ps 0x10000000\\(%rbp,%r14,8\\),%xmm29,%xmm30\\{%k7\\}\n+[ \t]*[a-f0-9]+:\t62 42 16 10 52 31    \tvdpbf16ps \\(%r9\\)\\{1to4\\},%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 00 52 71 7f \tvdpbf16ps 0x7f0\\(%rcx\\),%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:\t62 62 16 97 52 b2 00 f8 ff ff \tvdpbf16ps -0x800\\(%rdx\\)\\{1to4\\},%xmm29,%xmm30\\{%k7\\}\\{z\\}\n+#pass"
    },
    {
      "sha": "e7c3a0aee43156e2fd23faad7e80d92fa30496ca",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.s",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512_bf16_vl.s?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -0,0 +1,65 @@\n+# Check 64bit AVX512{BF16,VL} instructions\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvcvtne2ps2bf16\t%ymm28, %ymm29, %ymm30\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\t%xmm28, %xmm29, %xmm30\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\t0x10000000(%rbp, %r14, 8), %ymm29, %ymm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%r9){1to8}, %ymm29, %ymm30\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\t4064(%rcx), %ymm29, %ymm30\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\t-4096(%rdx){1to8}, %ymm29, %ymm30{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtne2ps2bf16\t0x10000000(%rbp, %r14, 8), %xmm29, %xmm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\t(%r9){1to4}, %xmm29, %xmm30\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\t2032(%rcx), %xmm29, %xmm30\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\t-2048(%rdx){1to4}, %xmm29, %xmm28{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t%xmm29, %xmm30\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\t%ymm29, %xmm30\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16x\t0x10000000(%rbp, %r14, 8), %xmm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\t(%r9){1to4}, %xmm21\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16x\t2032(%rcx), %xmm30\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t-2048(%rdx){1to4}, %xmm29{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\t(%r9){1to8}, %xmm22\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16y\t4064(%rcx), %xmm23\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\t-4096(%rdx){1to8}, %xmm27{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t%ymm28, %ymm29, %ymm30\t #AVX512{BF16,VL}\n+\tvdpbf16ps\t%xmm28, %xmm29, %xmm30\t #AVX512{BF16,VL}\n+\tvdpbf16ps\t0x10000000(%rbp, %r14, 8), %ymm29, %ymm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\t(%r9){1to8}, %ymm29, %ymm30\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\t4064(%rcx), %ymm29, %ymm30\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\t-4096(%rdx){1to8}, %ymm29, %ymm30{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\t0x10000000(%rbp, %r14, 8), %xmm29, %xmm30{%k7}\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\t(%r9){1to4}, %xmm29, %xmm30\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\t2032(%rcx), %xmm29, %xmm30\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\t-2048(%rdx){1to4}, %xmm29, %xmm30{%k7}{z}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\n+.intel_syntax noprefix\n+\tvcvtne2ps2bf16\tymm30, ymm29, ymm28\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\txmm30, xmm29, xmm28\t #AVX512{BF16,VL}\n+\tvcvtne2ps2bf16\tymm30{k7}, ymm29, YMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\tymm30, ymm29, DWORD PTR [r9]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\tymm30, ymm29, YMMWORD PTR [rcx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\tymm30{k7}{z}, ymm29, DWORD PTR [rdx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtne2ps2bf16\txmm30{k7}, xmm29, XMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtne2ps2bf16\txmm30, xmm29, DWORD PTR [r9]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtne2ps2bf16\txmm30, xmm29, XMMWORD PTR [rcx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtne2ps2bf16\txmm30{k7}{z}, xmm29, DWORD PTR [rdx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\txmm30, xmm29\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\txmm30, ymm29\t #AVX512{BF16,VL}\n+\tvcvtneps2bf16\txmm30{k7}, XMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvcvtneps2bf16\txmm25, DWORD PTR [r9]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16\txmm30, XMMWORD PTR [rcx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm30{k7}{z}, DWORD PTR [rdx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvcvtneps2bf16\txmm24, DWORD PTR [r9]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvcvtneps2bf16\txmm30, YMMWORD PTR [rcx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvcvtneps2bf16\txmm30{k7}{z}, DWORD PTR [rdx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\tymm30, ymm29, ymm28\t #AVX512{BF16,VL}\n+\tvdpbf16ps\txmm30, xmm29, xmm28\t #AVX512{BF16,VL}\n+\tvdpbf16ps\tymm30{k7}, ymm29, YMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\tymm30, ymm29, DWORD PTR [r9]{1to8}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\tymm30, ymm29, YMMWORD PTR [rcx+4064]\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\tymm30{k7}{z}, ymm29, DWORD PTR [rdx-4096]{1to8}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL\n+\tvdpbf16ps\txmm30{k7}, xmm29, XMMWORD PTR [rbp+r14*8+0x10000000]\t #AVX512{BF16,VL} MASK_ENABLING\n+\tvdpbf16ps\txmm30, xmm29, DWORD PTR [r9]{1to4}\t #AVX512{BF16,VL} BROADCAST_EN\n+\tvdpbf16ps\txmm30, xmm29, XMMWORD PTR [rcx+2032]\t #AVX512{BF16,VL} Disp8\n+\tvdpbf16ps\txmm30{k7}{z}, xmm29, DWORD PTR [rdx-2048]{1to4}\t #AVX512{BF16,VL} Disp8 BROADCAST_EN MASK_ENABLING ZEROCTL"
    },
    {
      "sha": "670bf53d3798e349529417d0c0589747852a0225",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 14,
      "deletions": 0,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -1,3 +1,17 @@\n+2019-04-05  Xuepeng Guo  <xuepeng.guo@intel.com>\n+\n+\t* i386-dis-evex.h (evex_table): Updated to support BF16\n+\tinstructions.\n+\t* i386-dis.c (enum): Add EVEX_W_0F3852_P_1, EVEX_W_0F3872_P_1\n+\tand EVEX_W_0F3872_P_3.\n+\t* i386-gen.c (cpu_flag_init): Add CPU_AVX512_BF16_FLAGS.\n+\t(cpu_flags): Add bitfield for CpuAVX512_BF16.\n+\t* i386-opc.h (enum): Add CpuAVX512_BF16.\n+\t(i386_cpu_flags): Add bitfield for cpuavx512_bf16.\n+\t* i386-opc.tbl: Add AVX512 BF16 instructions.\n+\t* i386-init.h: Regenerated.\n+\t* i386-tbl.h: Likewise.\n+\n 2019-04-05  Alan Modra  <amodra@gmail.com>\n \n \t* ppc-opc.c (XLBH_MASK): Subtract off BH field from BB_MASK."
    },
    {
      "sha": "9fea25defc85d5b3e09e770d91f409e32fbace4f",
      "filename": "opcodes/i386-dis-evex.h",
      "status": "modified",
      "additions": 18,
      "deletions": 2,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-dis-evex.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-dis-evex.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis-evex.h?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -2020,7 +2020,7 @@ static const struct dis386 evex_table[][256] = {\n   /* PREFIX_EVEX_0F3852 */\n   {\n     { Bad_Opcode },\n-    { Bad_Opcode },\n+    { VEX_W_TABLE (EVEX_W_0F3852_P_1) },\n     { \"vpdpwssd\",\t{ XM, Vex, EXx }, 0 },\n     { \"vp4dpwssd\",\t{ XM, Vex, EXxmm }, 0 },\n   },\n@@ -2112,8 +2112,9 @@ static const struct dis386 evex_table[][256] = {\n   /* PREFIX_EVEX_0F3872 */\n   {\n     { Bad_Opcode },\n-    { Bad_Opcode },\n+    { VEX_W_TABLE (EVEX_W_0F3872_P_1) },\n     { VEX_W_TABLE (EVEX_W_0F3872_P_2) },\n+    { VEX_W_TABLE (EVEX_W_0F3872_P_3) },\n   },\n   /* PREFIX_EVEX_0F3873 */\n   {\n@@ -3705,6 +3706,11 @@ static const struct dis386 evex_table[][256] = {\n     { \"vpmulld\",\t{ XM, Vex, EXx }, 0 },\n     { \"vpmullq\",\t{ XM, Vex, EXx }, 0 },\n   },\n+  /* EVEX_W_0F3852_P_1 */\n+  {\n+    { \"vdpbf16ps\",\t{ XM, Vex, EXx }, 0 },\n+    { Bad_Opcode },\n+  },\n   /* EVEX_W_0F3854_P_2 */\n   {\n     { \"vpopcntb\",\t{ XM, EXx }, 0 },\n@@ -3759,11 +3765,21 @@ static const struct dis386 evex_table[][256] = {\n     { \"vpshldvd\",  { XM, Vex, EXx }, 0 },\n     { \"vpshldvq\",  { XM, Vex, EXx }, 0 },\n   },\n+  /* EVEX_W_0F3872_P_1 */\n+  {\n+    { \"vcvtneps2bf16%XY\", { XMxmmq, EXx }, 0 },\n+    { Bad_Opcode },\n+  },\n   /* EVEX_W_0F3872_P_2 */\n   {\n     { Bad_Opcode },\n     { \"vpshrdvw\",  { XM, Vex, EXx }, 0 },\n   },\n+  /* EVEX_W_0F3872_P_3 */\n+  {\n+    { \"vcvtne2ps2bf16\", { XM, Vex, EXx}, 0 },\n+    { Bad_Opcode },\n+  },\n   /* EVEX_W_0F3873_P_2 */\n   {\n     { \"vpshrdvd\",  { XM, Vex, EXx }, 0 },"
    },
    {
      "sha": "1ba7b4f2a3139894279651b27651313d5edc5c32",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -2189,6 +2189,7 @@ enum\n   EVEX_W_0F3839_P_1,\n   EVEX_W_0F383A_P_1,\n   EVEX_W_0F3840_P_2,\n+  EVEX_W_0F3852_P_1,\n   EVEX_W_0F3854_P_2,\n   EVEX_W_0F3855_P_2,\n   EVEX_W_0F3858_P_2,\n@@ -2200,7 +2201,9 @@ enum\n   EVEX_W_0F3866_P_2,\n   EVEX_W_0F3870_P_2,\n   EVEX_W_0F3871_P_2,\n+  EVEX_W_0F3872_P_1,\n   EVEX_W_0F3872_P_2,\n+  EVEX_W_0F3872_P_3,\n   EVEX_W_0F3873_P_2,\n   EVEX_W_0F3875_P_2,\n   EVEX_W_0F3878_P_2,"
    },
    {
      "sha": "847a7bb1d9f05f68a308e77693b07d0733dce5a9",
      "filename": "opcodes/i386-gen.c",
      "status": "modified",
      "additions": 6,
      "deletions": 1,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-gen.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-gen.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-gen.c?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -231,6 +231,8 @@ static initializer cpu_flag_init[] =\n     \"CPU_AVX512F_FLAGS|CpuAVX512_VNNI\" },\n   { \"CPU_AVX512_BITALG_FLAGS\",\n     \"CPU_AVX512F_FLAGS|CpuAVX512_BITALG\" },\n+  { \"CPU_AVX512_BF16_FLAGS\",\n+    \"CPU_AVX512F_FLAGS|CpuAVX512_BF16\" },\n   { \"CPU_L1OM_FLAGS\",\n     \"unknown\" },\n   { \"CPU_K1OM_FLAGS\",\n@@ -324,7 +326,7 @@ static initializer cpu_flag_init[] =\n   { \"CPU_ANY_AVX2_FLAGS\",\n     \"CPU_ANY_AVX512F_FLAGS|CpuAVX2\" },\n   { \"CPU_ANY_AVX512F_FLAGS\",\n-    \"CpuAVX512F|CpuAVX512CD|CpuAVX512ER|CpuAVX512PF|CpuAVX512DQ|CpuAVX512BW|CpuAVX512VL|CpuAVX512IFMA|CpuAVX512VBMI|CpuAVX512_4FMAPS|CpuAVX512_4VNNIW|CpuAVX512_VPOPCNTDQ|CpuAVX512_VBMI2|CpuAVX512_VNNI|CpuAVX512_BITALG\" },\n+    \"CpuAVX512F|CpuAVX512CD|CpuAVX512ER|CpuAVX512PF|CpuAVX512DQ|CpuAVX512BW|CpuAVX512VL|CpuAVX512IFMA|CpuAVX512VBMI|CpuAVX512_4FMAPS|CpuAVX512_4VNNIW|CpuAVX512_VPOPCNTDQ|CpuAVX512_VBMI2|CpuAVX512_VNNI|CpuAVX512_BITALG|CpuAVX512_BF16\" },\n   { \"CPU_ANY_AVX512CD_FLAGS\",\n     \"CpuAVX512CD\" },\n   { \"CPU_ANY_AVX512ER_FLAGS\",\n@@ -357,6 +359,8 @@ static initializer cpu_flag_init[] =\n     \"CpuAVX512_VNNI\" },\n   { \"CPU_ANY_AVX512_BITALG_FLAGS\",\n     \"CpuAVX512_BITALG\" },\n+  { \"CPU_ANY_AVX512_BF16_FLAGS\",\n+    \"CpuAVX512_BF16\" },\n   { \"CPU_ANY_MOVDIRI_FLAGS\",\n     \"CpuMOVDIRI\" },\n   { \"CPU_ANY_MOVDIR64B_FLAGS\",\n@@ -578,6 +582,7 @@ static bitfield cpu_flags[] =\n   BITFIELD (CpuAVX512_VBMI2),\n   BITFIELD (CpuAVX512_VNNI),\n   BITFIELD (CpuAVX512_BITALG),\n+  BITFIELD (CpuAVX512_BF16),\n   BITFIELD (CpuMWAITX),\n   BITFIELD (CpuCLZERO),\n   BITFIELD (CpuOSPKE),"
    },
    {
      "sha": "19e448a6ec63037f435200151570583fc3ac2c4e",
      "filename": "opcodes/i386-init.h",
      "status": "modified",
      "additions": 197,
      "deletions": 181,
      "changes": 378,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-init.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-init.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-init.h?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -24,1279 +24,1295 @@\n       0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_GENERIC32_FLAGS \\\n   { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_GENERIC64_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NONE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I186_FLAGS \\\n   { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I286_FLAGS \\\n   { { 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I386_FLAGS \\\n   { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I486_FLAGS \\\n   { { 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I586_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I686_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PENTIUMPRO_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P3_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P4_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NOCONA_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CORE_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CORE2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_COREI7_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K6_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K6_2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ATHLON_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K8_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AMDFAM10_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER3_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 1, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER4_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ZNVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ZNVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BTVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BTVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_8087_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_287_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_387_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_687_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CMOV_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FXSR_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLFLUSH_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NOP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SYSCALL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4_1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4_2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVEOPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PCLMUL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FMA4_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XOP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_LWP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_TBM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MOVBE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CX16_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDTSCP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_EPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FSGSBASE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDRND_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_F16C_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_LZCNT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_HLE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RTM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_INVPCID_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VMFUNC_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_3DNOW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_3DNOWA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PADLOCK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SVME_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4A_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ABM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512F_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512CD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512ER_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512PF_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512DQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512BW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512VL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512IFMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512VBMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_4FMAPS_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_4VNNIW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VPOPCNTDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VBMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VNNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_BITALG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n+\n+#define CPU_AVX512_BF16_FLAGS \\\n+  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n+      0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_L1OM_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_K1OM_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_IAMCU_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ADX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDSEED_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PRFCHW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SMAP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MPX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SHA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLFLUSHOPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVEC_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PREFETCHWT1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SE1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLWB_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLZERO_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MWAITX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_OSPKE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDPID_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PTWRITE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_IBT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SHSTK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_GFNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VAES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VPCLMULQDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_WBNOINVD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PCONFIG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_WAITPKG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      1, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLDEMOTE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      1, 0, 0, 0, 0, 0 } }\n+      0, 1, 0, 0, 0, 0, 0 } }\n \n #define CPU_MOVDIRI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 1, 0, 0, 0, 0 } }\n+      0, 0, 1, 0, 0, 0, 0 } }\n \n #define CPU_MOVDIR64B_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 1, 0, 0, 0 } }\n+      0, 0, 0, 1, 0, 0, 0 } }\n \n #define CPU_ANY_X87_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_287_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_387_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_687_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_CMOV_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_FXSR_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE4_1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE4_2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512F_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512CD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512ER_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512PF_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512DQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512BW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512VL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512IFMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512VBMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_4FMAPS_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_4VNNIW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VPOPCNTDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_IBT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SHSTK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VBMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VNNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_BITALG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0 } }\n+\n+#define CPU_ANY_AVX512_BF16_FLAGS \\\n+  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MOVDIRI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 1, 0, 0, 0, 0 } }\n+      0, 0, 1, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MOVDIR64B_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 1, 0, 0, 0 } }\n+      0, 0, 0, 1, 0, 0, 0 } }\n \n \n #define OPERAND_TYPE_NONE \\"
    },
    {
      "sha": "258a218d87b8f48a34b1ca310a1f8d6b40fd2361",
      "filename": "opcodes/i386-opc.h",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.h?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -206,6 +206,8 @@ enum\n   CpuAVX512_VNNI,\n   /* Intel AVX-512 BITALG Instructions support required.  */\n   CpuAVX512_BITALG,\n+  /* Intel AVX-512 BF16 Instructions support required.  */\n+  CpuAVX512_BF16,\n   /* mwaitx instruction required */\n   CpuMWAITX,\n   /* Clzero instruction required */\n@@ -347,6 +349,7 @@ typedef union i386_cpu_flags\n       unsigned int cpuavx512_vbmi2:1;\n       unsigned int cpuavx512_vnni:1;\n       unsigned int cpuavx512_bitalg:1;\n+      unsigned int cpuavx512_bf16:1;\n       unsigned int cpumwaitx:1;\n       unsigned int cpuclzero:1;\n       unsigned int cpuospke:1;"
    },
    {
      "sha": "56fe4ef3567bfb567ab22ea334e243db3e1e88f1",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 30,
      "deletions": 0,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad",
      "patch": "@@ -4710,3 +4710,33 @@ movdir64b, 2, 0x660f38f8, None, 3, CpuMOVDIR64B|CpuNo64, Modrm|IgnoreSize|No_bSu\n movdir64b, 2, 0x660f38f8, None, 3, CpuMOVDIR64B|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64|AddrPrefixOpReg, { Unspecified|BaseIndex, Reg32|Reg64 }\n \n // MOVEDIR instructions end.\n+\n+// AVX512_BF16 instructions.\n+\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=4|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Xmmword|Unspecified|BaseIndex, RegXMM, RegXMM }\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=5|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Ymmword|Unspecified|BaseIndex, RegYMM, RegYMM }\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex=1|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=6|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Zmmword|Unspecified|BaseIndex, RegZMM, RegZMM }\n+\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, RegXMM, RegXMM }\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegYMM, RegYMM, RegYMM }\n+vcvtne2ps2bf16, 3, 0xf272, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex512|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegZMM, RegZMM, RegZMM }\n+\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|Masking=3|VexW0|Broadcast|Disp8MemShift=4|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Xmmword|BaseIndex, RegXMM }\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|Masking=3|VexW0|Broadcast|Disp8MemShift=5|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Ymmword|BaseIndex, RegXMM }\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex512|Masking=3|VexW0|Broadcast|Disp8MemShift=6|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Zmmword|Unspecified|BaseIndex, RegYMM }\n+\n+vcvtneps2bf16x, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|Masking=3|VexW0|Disp8MemShift=4|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ATTSyntax, { Dword|Xmmword|Unspecified|BaseIndex, RegXMM }\n+vcvtneps2bf16y, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|Masking=3|VexW0|Disp8MemShift=5|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ATTSyntax, { Dword|Ymmword|Unspecified|BaseIndex, RegXMM }\n+\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, RegXMM }\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegYMM, RegXMM }\n+vcvtneps2bf16, 2, 0xf372, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex512|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegZMM, RegYMM }\n+\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=4|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Xmmword|Unspecified|BaseIndex, RegXMM, RegXMM }\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=5|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Ymmword|Unspecified|BaseIndex, RegYMM, RegYMM }\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex512|VexVVVV=1|Masking=3|VexW0|Broadcast|Disp8MemShift=6|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Zmmword|Unspecified|BaseIndex, RegZMM, RegZMM }\n+\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex128|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, RegXMM, RegXMM }\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16|CpuAVX512VL, Modrm|VexOpcode=1|EVex256|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegYMM, RegYMM, RegYMM }\n+vdpbf16ps, 3, 0xf352, None, 1, CpuAVX512_BF16, Modrm|VexOpcode=1|EVex512|VexVVVV=1|Masking=3|VexW0|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegZMM, RegZMM, RegZMM }\n+// AVX512_BF16 instructions end."
    },
    {
      "sha": "23da4b9b5abddcab17a69ec549e59ab4ab859013",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 4305,
      "deletions": 3949,
      "changes": 8254,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=d6aab7a11b8bd85de43f9fe6b1cea95b504e73ad"
    }
  ]
}