// Seed: 1269767085
module module_0;
  assign id_1 = 1;
  wire id_2, id_3, id_4;
  assign id_3 = 1;
  assign {id_3} = id_1;
  assign {1, id_1} = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wand  id_4,
    input  uwire id_5
);
  assign id_4 = 1'b0;
  wand id_7, id_8, id_9;
  module_0();
  assign id_7 = 1;
endmodule
