// Seed: 4119925257
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output wor  id_3
);
  supply0 id_5 = 1;
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_0 (
    output tri module_2,
    output uwire id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    output uwire id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wand id_9,
    output wand id_10,
    input tri id_11,
    input supply1 id_12,
    output tri id_13,
    input uwire id_14,
    output tri id_15,
    input tri0 id_16,
    output tri0 id_17,
    input supply0 id_18
);
  wand id_20 = 1;
  xor (id_13, id_7, id_2, id_18, id_16, id_12, id_4, id_11, id_14, id_20);
  module_0(
      id_20, id_20, id_20
  );
endmodule
