
*** Running vivado
    with args -log fir_filter_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fir_filter_test.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fir_filter_test.tcl -notrace
Command: link_design -top fir_filter_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/sources_1/ip/fir_compiler_0_1/fir_compiler_0.dcp' for cell 'fir'
INFO: [Project 1-454] Reading design checkpoint '/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'sine_generator/test_sig_gen'
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/sources_1/ip/fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'fir/U0'
Finished Parsing XDC File [/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/sources_1/ip/fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'fir/U0'
Parsing XDC File [/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.383 ; gain = 0.000 ; free physical = 782 ; free virtual = 2620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.383 ; gain = 207.324 ; free physical = 782 ; free virtual = 2620
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.398 ; gain = 44.016 ; free physical = 778 ; free virtual = 2616

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12e9baf5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.898 ; gain = 442.500 ; free physical = 372 ; free virtual = 2239

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f6906d16

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 307 ; free virtual = 2172
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 54 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4332fbd

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 307 ; free virtual = 2172
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 7 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1893fc9e6

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 310 ; free virtual = 2170
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 73 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1893fc9e6

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 310 ; free virtual = 2170
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fa628b16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 310 ; free virtual = 2170
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eef2508c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 316 ; free virtual = 2169
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              54  |                                              0  |
|  Constant propagation         |               1  |               7  |                                              0  |
|  Sweep                        |              32  |              73  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 316 ; free virtual = 2169
Ending Logic Optimization Task | Checksum: 1786345e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 316 ; free virtual = 2169

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1786345e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 315 ; free virtual = 2168

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1786345e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 315 ; free virtual = 2168

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 315 ; free virtual = 2168
Ending Netlist Obfuscation Task | Checksum: 1786345e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 315 ; free virtual = 2168
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.898 ; gain = 565.516 ; free physical = 315 ; free virtual = 2168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.898 ; gain = 0.000 ; free physical = 316 ; free virtual = 2169
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2188.914 ; gain = 0.000 ; free physical = 314 ; free virtual = 2168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.914 ; gain = 0.000 ; free physical = 311 ; free virtual = 2166
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir_filter_test_drc_opted.rpt -pb fir_filter_test_drc_opted.pb -rpx fir_filter_test_drc_opted.rpx
Command: report_drc -file fir_filter_test_drc_opted.rpt -pb fir_filter_test_drc_opted.pb -rpx fir_filter_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 305 ; free virtual = 2159
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8c8b32c1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 305 ; free virtual = 2159
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 305 ; free virtual = 2159

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1055c52f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 285 ; free virtual = 2141

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ed5e0f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 289 ; free virtual = 2146

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ed5e0f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 289 ; free virtual = 2146
Phase 1 Placer Initialization | Checksum: 13ed5e0f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 289 ; free virtual = 2146

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19e69da64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.918 ; gain = 0.000 ; free physical = 288 ; free virtual = 2145

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 262 ; free virtual = 2137

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d3657e5b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 262 ; free virtual = 2137
Phase 2 Global Placement | Checksum: 1e83f93be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 260 ; free virtual = 2135

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e83f93be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 259 ; free virtual = 2134

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d291e23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 246 ; free virtual = 2132

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d698b888

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 246 ; free virtual = 2132

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bd094ea3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 246 ; free virtual = 2132

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: cb7503f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 245 ; free virtual = 2131

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 992453e0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 245 ; free virtual = 2131

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8f95ce4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 245 ; free virtual = 2131
Phase 3 Detail Placement | Checksum: 8f95ce4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 245 ; free virtual = 2131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 113b43632

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 113b43632

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.456. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19ceda34f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136
Phase 4.1 Post Commit Optimization | Checksum: 19ceda34f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ceda34f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19ceda34f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 263 ; free virtual = 2136
Phase 4.4 Final Placement Cleanup | Checksum: 15af496a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15af496a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 263 ; free virtual = 2136
Ending Placer Task | Checksum: 7c0b6acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 269 ; free virtual = 2142
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.930 ; gain = 3.012 ; free physical = 269 ; free virtual = 2142
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 269 ; free virtual = 2142
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 267 ; free virtual = 2140
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 263 ; free virtual = 2141
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir_filter_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 261 ; free virtual = 2134
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_test_utilization_placed.rpt -pb fir_filter_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir_filter_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2199.930 ; gain = 0.000 ; free physical = 268 ; free virtual = 2141
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 10b64acf ConstDB: 0 ShapeSum: 6b551ffd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9ed0e96f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2303.793 ; gain = 103.863 ; free physical = 169 ; free virtual = 2034
Post Restoration Checksum: NetGraph: 953eab6d NumContArr: 9923e02 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9ed0e96f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2319.789 ; gain = 119.859 ; free physical = 144 ; free virtual = 2010

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9ed0e96f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2333.789 ; gain = 133.859 ; free physical = 128 ; free virtual = 1995

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9ed0e96f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2333.789 ; gain = 133.859 ; free physical = 128 ; free virtual = 1995
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2431f7a2a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2344.789 ; gain = 144.859 ; free physical = 135 ; free virtual = 1982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.483  | TNS=0.000  | WHS=-0.158 | THS=-47.617|

Phase 2 Router Initialization | Checksum: 185c3eac5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 133 ; free virtual = 1979

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 256243466

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cd820c7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 136 ; free virtual = 1979

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16e7640c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979
Phase 4 Rip-up And Reroute | Checksum: 16e7640c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16e7640c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16e7640c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979
Phase 5 Delay and Skew Optimization | Checksum: 16e7640c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a5a0889d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.317  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18dca4c3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979
Phase 6 Post Hold Fix | Checksum: 18dca4c3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.609105 %
  Global Horizontal Routing Utilization  = 0.626887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18c0b9915

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 137 ; free virtual = 1979

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18c0b9915

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 135 ; free virtual = 1978

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ba9d7540

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 135 ; free virtual = 1978

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.317  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ba9d7540

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 135 ; free virtual = 1978
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 152 ; free virtual = 1994

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2349.789 ; gain = 149.859 ; free physical = 152 ; free virtual = 1994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.789 ; gain = 0.000 ; free physical = 152 ; free virtual = 1994
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.789 ; gain = 0.000 ; free physical = 146 ; free virtual = 1990
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2349.789 ; gain = 0.000 ; free physical = 142 ; free virtual = 1992
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir_filter_test_drc_routed.rpt -pb fir_filter_test_drc_routed.pb -rpx fir_filter_test_drc_routed.rpx
Command: report_drc -file fir_filter_test_drc_routed.rpt -pb fir_filter_test_drc_routed.pb -rpx fir_filter_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir_filter_test_methodology_drc_routed.rpt -pb fir_filter_test_methodology_drc_routed.pb -rpx fir_filter_test_methodology_drc_routed.rpx
Command: report_methodology -file fir_filter_test_methodology_drc_routed.rpt -pb fir_filter_test_methodology_drc_routed.pb -rpx fir_filter_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cmcnally/Repos/digital-design-intro/integrated-systems-desgin/Lab3/FIR_Filter/FIR_Filter.runs/impl_1/fir_filter_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir_filter_test_power_routed.rpt -pb fir_filter_test_power_summary_routed.pb -rpx fir_filter_test_power_routed.rpx
Command: report_power -file fir_filter_test_power_routed.rpt -pb fir_filter_test_power_summary_routed.pb -rpx fir_filter_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir_filter_test_route_status.rpt -pb fir_filter_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir_filter_test_timing_summary_routed.rpt -pb fir_filter_test_timing_summary_routed.pb -rpx fir_filter_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir_filter_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir_filter_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir_filter_test_bus_skew_routed.rpt -pb fir_filter_test_bus_skew_routed.pb -rpx fir_filter_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 14:59:12 2021...
