/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     tsb2 block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm1234_map.xml
 *     block_uri "file:../docs/rda/pm1002_reg.xml"
 *     block_part_number "PM1002"
 *     block_mnemonic "TSB2"
 * 
 *****************************************************************************/
#ifndef _TSB2_REGS_H
#define _TSB2_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_TSB2_REG_CONFIG 0x00020100
#define PMC_TSB2_REG_STATUS 0x00020104

/*----------------------------.
 | Register 0x00020100 CONFIG |
 +----------------------------+
 | bit  0   R/W  CFG_A        |
 | bit  1   R/W  CFG_B        |
 | bit  3:2 R/W  CFG_C        |
 | bit  7:4 R/W  CFG_D        |
 +---------------------------*/
#define TSB2_REG_CONFIG_BIT_CFG_A_MSK 0x00000001
#define TSB2_REG_CONFIG_BIT_CFG_A_OFF 0
#define TSB2_REG_CONFIG_BIT_CFG_B_MSK 0x00000002
#define TSB2_REG_CONFIG_BIT_CFG_B_OFF 1
#define TSB2_REG_CONFIG_BIT_CFG_C_MSK 0x0000000c
#define TSB2_REG_CONFIG_BIT_CFG_C_OFF 2
#define TSB2_REG_CONFIG_BIT_CFG_D_MSK 0x000000f0
#define TSB2_REG_CONFIG_BIT_CFG_D_OFF 4

/*----------------------------.
 | Register 0x00020104 STATUS |
 +----------------------------+
 | bit  0   R  STS_A          |
 | bit  1   R  STS_B          |
 | bit  3:2 R  STS_C          |
 | bit  7:4 R  STS_D          |
 +---------------------------*/
#define TSB2_REG_STATUS_BIT_STS_A_MSK 0x00000001
#define TSB2_REG_STATUS_BIT_STS_A_OFF 0
#define TSB2_REG_STATUS_BIT_STS_B_MSK 0x00000002
#define TSB2_REG_STATUS_BIT_STS_B_OFF 1
#define TSB2_REG_STATUS_BIT_STS_C_MSK 0x0000000c
#define TSB2_REG_STATUS_BIT_STS_C_OFF 2
#define TSB2_REG_STATUS_BIT_STS_D_MSK 0x000000f0
#define TSB2_REG_STATUS_BIT_STS_D_OFF 4

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _TSB2_REGS_H */
