$date
	Sat Nov 16 10:43:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imem_tb $end
$var wire 32 ! instruction [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # addr [31:0] $end
$scope module uut $end
$var wire 32 $ addr [31:0] $end
$var parameter 32 % ROM_ADDR_BITS $end
$var parameter 32 & ROM_WIDTH $end
$var reg 32 ' instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 &
b1000 %
b1010 "
$end
#0
$dumpvars
b1000000000000000000010110010011 '
b0 $
b0 #
b1000000000000000000010110010011 !
$end
#10000
b1000000000001011000010110010011 !
b1000000000001011000010110010011 '
b100 #
b100 $
#20000
b1010001011010100000000011 !
b1010001011010100000000011 '
b1000 #
b1000 $
#30000
b11111110000010000000111011100011 !
b11111110000010000000111011100011 '
b1100 #
b1100 $
#40000
b1011010011000000011 !
b1011010011000000011 '
b10000 #
b10000 $
#50000
b10001011010011010000011 !
b10001011010011010000011 '
b10100 #
b10100 $
#60000
b11100001011010001000100011 !
b11100001011010001000100011 '
b10110100 #
b10110100 $
#70000
b11110100010111111111000011101111 !
b11110100010111111111000011101111 '
b11000100 #
b11000100 $
#80000
bx !
bx '
b11001000 #
b11001000 $
#90000
