// Seed: 3247781837
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    input tri id_18
);
  wire id_20;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  wire  id_2,
    input  logic id_3
);
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  reg  id_5;
  wire id_6;
  initial begin
    id_0 = id_3;
    id_5 <= 1;
    id_0 <= 1'd0;
  end
endmodule
