
---------- Begin Simulation Statistics ----------
final_tick                               161952145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1064                       # Simulator instruction rate (inst/s)
host_mem_usage                               28571344                       # Number of bytes of host memory used
host_op_rate                                     1090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                127598.53                       # Real time elapsed on the host
host_tick_rate                                 391857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135744141                       # Number of instructions simulated
sim_ops                                     139117539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050000                       # Number of seconds simulated
sim_ticks                                 50000325000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.136420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  220793                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               301892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19867                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266605                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43438                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9680                       # Number of indirect misses.
system.cpu.branchPred.lookups                  500674                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   90404                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2807056                       # Number of instructions committed
system.cpu.committedOps                       3172072                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.217297                       # CPI: cycles per instruction
system.cpu.discardedOps                         60079                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1467192                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            778882                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           357781                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7736743                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237119                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4548                       # number of quiesce instructions executed
system.cpu.numCycles                         11838188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4548                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1743051     54.95%     54.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14540      0.46%     55.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 859311     27.09%     82.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                555170     17.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3172072                       # Class of committed instruction
system.cpu.quiesceCycles                     68162332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4101445                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1991338                       # Transaction distribution
system.membus.trans_dist::ReadResp            1995992                       # Transaction distribution
system.membus.trans_dist::WriteReq            1244374                       # Transaction distribution
system.membus.trans_dist::WriteResp           1244374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3639                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2630                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1768                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4402                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6379806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6379806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6490536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        23104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       604672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       766897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204934945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3247358                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010440                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3247004     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     354      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3247358                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8917668780                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92109249                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1556921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18200121                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85646351                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12347703416                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1266000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6553557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8191947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638389                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6553557                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8191947                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8191947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8191947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16383894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2551808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2551808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155341                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155341                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12640266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12828682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13414298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202244116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205258772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213560077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22635509626                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         14821080                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          760                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18088527454                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11817677000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18349961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7864269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10485692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39321344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10485692                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7864269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18349961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18349961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18349961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18349961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57671305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1359872                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       931328                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7864269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18349961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       983034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       27197263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7864269                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703982                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10568251                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7864269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26214230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3687016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37765515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1203200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1203200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6225930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6379806                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199229460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4015988                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4015988    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4015988                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9707239120                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11136637000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99532848                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104906800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2529380                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5088416                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24883212                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25051148                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632345                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712349                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990644021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49807036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57671305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098122362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50587271                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51180387                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101767659                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041231292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100987424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57671305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2199890021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150077460                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73859072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224264212                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87425024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128385044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215810068                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37519365                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2308096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39837701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21856256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012037                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25868293                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3001529690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1477171838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6553557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4485255086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748489115                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567684190                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4316173305                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4750018805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4044856028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6553557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8801428391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        23104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          361                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          613                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       322558                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       462077                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         784635                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       322558                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       322558                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       322558                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       462077                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        784635                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125370388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         371712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127518832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       232896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73859072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77237696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1958917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1992511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1154048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1206839                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32830427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2507391462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7434192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2550360063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4657890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49807036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1477171838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10485692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       983034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1544743879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4657890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82637463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3984563300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10485692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3687016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7434192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4095103942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3111878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000234759500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3560587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1281611                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1992511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1206839                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1992511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1206839                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75402                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66996410585                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9956790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119269558085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33643.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59893.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5219                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1856692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1122733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1992498                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1206839                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1719202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 198157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 189574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15566                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       218765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.634274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.793491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.402984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5893      2.69%      2.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5217      2.38%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3417      1.56%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3793      1.73%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4704      2.15%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3121      1.43%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3040      1.39%     13.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3392      1.55%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186188     85.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       218765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     567.024203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    903.161107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2374     67.60%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.26%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      0.26%     68.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     68.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     68.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          388     11.05%     79.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     79.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.17%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.14%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     79.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.28%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          616     17.54%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            5      0.14%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.06%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           59      1.68%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.26%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     343.629556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.640711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.235878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2235     63.64%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            66      1.88%     65.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      0.71%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.40%     66.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.34%     66.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.34%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.03%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.11%     67.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.14%     67.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.09%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     67.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.11%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     68.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.06%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     68.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           74      2.11%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1036     29.50%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127446912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77236928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127518832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77237696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2548.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1544.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2550.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1544.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49999813750                       # Total gap between requests
system.mem_ctrls.avgGap                      15628.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125300820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       367488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73857984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32830426.602227088064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2506000110.999278545380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703982.424114243127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7349712.226870525628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4664289.682117066346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49807036.254264347255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1477150078.524489641190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10485691.843003021553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638389.350469222059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 983033.610281533212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1958917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1154048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2410106635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116353985320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    251233770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    254232360                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21124478770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33685917960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 941920863165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6068505615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2663660135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    861187175                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     93902.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59397.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118506.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43772.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5805023.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    865694.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816188.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    740784.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2080984.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1121337.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107952014.924990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75346454.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3621842381.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1677212838.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     987615652.799957                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255297158.400009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7203934956.525207                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.077763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12940344565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34357656435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9096                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4548                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9367573.356420                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2722181.579481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4548    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        66250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22008250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4548                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119348421375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42603723625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1096852                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1096852                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1096852                       # number of overall hits
system.cpu.icache.overall_hits::total         1096852                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10953125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10953125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10953125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10953125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1097104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1097104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1097104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1097104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43464.781746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43464.781746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43464.781746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43464.781746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10549750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10549750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10549750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10549750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.087302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.087302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.087302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.087302                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1096852                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1096852                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1097104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1097104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43464.781746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43464.781746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10549750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10549750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.087302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.087302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.740155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               62531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                99                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            631.626263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.740155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.837383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.837383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2194460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2194460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1369006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1369006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1369006                       # number of overall hits
system.cpu.dcache.overall_hits::total         1369006                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7707                       # number of overall misses
system.cpu.dcache.overall_misses::total          7707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    572858750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    572858750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    572858750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    572858750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1376713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1376713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1376713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1376713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74329.667834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74329.667834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74329.667834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74329.667834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3639                       # number of writebacks
system.cpu.dcache.writebacks::total              3639                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45809                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45809                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    460269750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    460269750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    460269750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    460269750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100652750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100652750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004481                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74610.106987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74610.106987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74610.106987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74610.106987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.226528                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.226528                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6170                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       858569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          858569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    339210625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    339210625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       862984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       862984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76831.398641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76831.398641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4635                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4635                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    331964750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    331964750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100652750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100652750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75412.255793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75412.255793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.803668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.803668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       510437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         510437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    233648125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    233648125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       513729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       513729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70974.521567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70974.521567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41174                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41174                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72611.771364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72611.771364                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              580904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.149757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5513022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5513022                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161952145000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161954281875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1064                       # Simulator instruction rate (inst/s)
host_mem_usage                               28571344                       # Number of bytes of host memory used
host_op_rate                                     1090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                127600.17                       # Real time elapsed on the host
host_tick_rate                                 391868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135745813                       # Number of instructions simulated
sim_ops                                     139119604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050002                       # Number of seconds simulated
sim_ticks                                 50002461875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.122085                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  220885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               302077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266650                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43438                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9680                       # Number of indirect misses.
system.cpu.branchPred.lookups                  500959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   90488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2808728                       # Number of instructions committed
system.cpu.committedOps                       3174137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.216003                       # CPI: cycles per instruction
system.cpu.discardedOps                         60137                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1468259                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            779316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           357946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7738061                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237191                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4548                       # number of quiesce instructions executed
system.cpu.numCycles                         11841607                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4548                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1744251     54.95%     54.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14541      0.46%     55.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 859780     27.09%     82.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                555564     17.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3174137                       # Class of committed instruction
system.cpu.quiesceCycles                     68162332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4103546                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          330                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1991338                       # Transaction distribution
system.membus.trans_dist::ReadResp            1996005                       # Transaction distribution
system.membus.trans_dist::WriteReq            1244374                       # Transaction distribution
system.membus.trans_dist::WriteResp           1244374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3647                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2635                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1768                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4412                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6379806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6379806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6490575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        23168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       605760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       768049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204936289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3247371                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010455                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3247016     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     355      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3247371                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8917727905                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92109249                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1568421                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18200121                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           85703226                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12347703416                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6553277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8191597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638319                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6553277                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8191597                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8191597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8191597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16383193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2551808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2551808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155341                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155341                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12640266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12828682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13414298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202244116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205258772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213560077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22635509626                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         14821080                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          760                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18088527454                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11817677000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18349177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10485244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39319664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10485244                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863933                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18349177                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18349177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18349177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18349177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57668841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1359872                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       931328                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18349177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       27196101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863933                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703867                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10567800                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26213109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3686858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37763901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1986703                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1203200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1203200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6225930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6379806                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199229460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    204151920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4015988                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4015988    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4015988                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9707239120                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11136637000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99537336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104911288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2529472                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5088508                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24884334                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25052270                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632368                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712372                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990648705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49804908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57668841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098122454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50586949                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51178200                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101765149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041235655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100983108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57668841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2199887603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150077460                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73859072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224264212                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87425024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128385044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    215810068                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37519365                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2308096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39837701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21856256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012037                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25868293                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3001401418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1477108711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6553277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4485063407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748414392                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567574459                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315988851                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4749815811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4044683170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6553277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8801052258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        23168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          362                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          617                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326384                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       463337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         789721                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326384                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326384                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326384                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       463337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        789721                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125370388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         372288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127519408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73859072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77238208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1958917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1992520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3647                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1154048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1206847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32829024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2507284308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7445393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2550262591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4667930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49804908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1477108711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10485244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1544688103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4667930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82633931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3984393018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10485244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3686858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7445393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4094950695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3111878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000234759500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3560614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1281611                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1992520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1206847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1992520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1206847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75402                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66996638210                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9956835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119270021960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33643.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59893.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5219                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1856695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1122733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1992507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1206847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1719202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 198158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 189575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15566                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       218774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.607193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.738781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.440685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5896      2.70%      2.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5219      2.39%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3418      1.56%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3794      1.73%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4704      2.15%     10.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3122      1.43%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3041      1.39%     13.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3392      1.55%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186188     85.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       218774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     567.024203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    903.161107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2374     67.60%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.26%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      0.26%     68.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     68.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     68.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          388     11.05%     79.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     79.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.17%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.14%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     79.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.28%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          616     17.54%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            5      0.14%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.06%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           59      1.68%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.26%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     343.629556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.640711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.235878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2235     63.64%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            66      1.88%     65.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      0.71%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.40%     66.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.34%     66.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.34%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.03%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.11%     67.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.14%     67.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.09%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     67.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.11%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     68.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.06%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     68.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           74      2.11%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1036     29.50%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127447488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77236928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127519408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77238208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2548.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1544.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2550.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1544.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50002494375                       # Total gap between requests
system.mem_ctrls.avgGap                      15628.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125300820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       368064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       233216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73857984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32829023.580951433629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2505893016.092619895935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703866.868355069309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7360917.566821303219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4664090.351851300336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49804907.730855599046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1477086951.931204319000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10485243.732811706141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638319.333251829026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982991.599951097392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1958917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3647                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1154048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2410106635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116353985320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    251233770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    254696235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21124478770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33685917960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 941920863165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6068505615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2663660135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    861187175                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     93902.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59397.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118506.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43784.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5792289.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    865694.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816188.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    740784.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2080984.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1121337.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107954975.474990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75349553.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3621858750                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1677212838.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     987672449.587457                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255297845.700009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7204052033.212707                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.073947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12940344565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34359583310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9096                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4548                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9367573.356420                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2722181.579481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4548    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        66250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22008250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4548                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119350558250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42603723625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1097404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1097404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1097404                       # number of overall hits
system.cpu.icache.overall_hits::total         1097404                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11082500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11082500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11082500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11082500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1097659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1097659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1097659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1097659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000232                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000232                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.784314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.784314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.784314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.784314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10674750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10674750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10674750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10674750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.764706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.764706                       # average overall mshr miss latency
system.cpu.icache.replacements                    102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1097404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1097404                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1097659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1097659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.784314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.784314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10674750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10674750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.764706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.764706                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.740209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41115783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               532                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77285.306391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.740209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.837383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.837383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2195573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2195573                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1369877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1369877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1369877                       # number of overall hits
system.cpu.dcache.overall_hits::total         1369877                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7717                       # number of overall misses
system.cpu.dcache.overall_misses::total          7717                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    573673750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    573673750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    573673750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    573673750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1377594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1377594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1377594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1377594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74338.959440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74338.959440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74338.959440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74338.959440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3647                       # number of writebacks
system.cpu.dcache.writebacks::total              3647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45809                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45809                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    461069375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    461069375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    461069375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    461069375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100652750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100652750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004485                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74618.769218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74618.769218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74618.769218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74618.769218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.226528                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.226528                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6180                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       859046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          859046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    340025625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    340025625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       863471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       863471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76841.949153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76841.949153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4635                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4635                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    332764375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    332764375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100652750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100652750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75422.569130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75422.569130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.803668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.803668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       510831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         510831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    233648125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    233648125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       514123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       514123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70974.521567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70974.521567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41174                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41174                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72611.771364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72611.771364                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1388319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            207.459504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5516556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5516556                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954281875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
