$date
	Sun Oct 23 04:10:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1062565
b10000 !
1"
#1062566
b10000 &
b10000 %
1$
#1062567
0"
#1062570
b1000 &
b1000 %
#1062574
b100 &
b100 %
#1062578
b10 &
b10 %
#1062582
b1 &
1#
b1 %
#1062586
b0 &
b0 %
0#
0$
#2052833
b1011 !
1"
#2052834
b1011 &
b1011 %
1$
#2052835
0"
#2052838
b100010 &
b100010 %
#2052842
b10001 &
b10001 %
#2052846
b110100 &
b110100 %
#2052850
b11010 &
b11010 %
#2052854
b1101 &
b1101 %
#2052858
b101000 &
b101000 %
#2052862
b10100 &
b10100 %
#2052866
b1010 &
b1010 %
#2052870
b101 &
b101 %
#2052874
b10000 &
b10000 %
#2052878
b1000 &
b1000 %
#2052882
b100 &
b100 %
#2052886
b10 &
b10 %
#2052890
b1 &
b1 %
1#
#2052894
b0 &
0#
b0 %
0$
#3012402
b11010 &
b11010 %
1$
b11010 !
1"
#3012403
0"
#3012406
b1101 &
b1101 %
#3012410
b101000 &
b101000 %
#3012414
b10100 &
b10100 %
#3012418
b1010 &
b1010 %
#3012422
b101 &
b101 %
#3012426
b10000 &
b10000 %
#3012430
b1000 &
b1000 %
#3012434
b100 &
b100 %
#3012438
b10 &
b10 %
#3012442
b1 &
b1 %
1#
#3012446
b0 &
0#
b0 %
0$
#4500012
