$date
	Sun Oct 15 18:51:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! o [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module io $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ w3 $end
$var wire 1 % w2 $end
$var wire 1 & w1 $end
$var wire 4 ' o [3:0] $end
$scope module tj $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var reg 1 ( q $end
$upscope $end
$scope module ty $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 & q $end
$upscope $end
$scope module ui $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 $ q $end
$upscope $end
$scope module yu $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
0&
0%
0$
0#
0"
b0 !
$end
#2
b1 !
b1 '
1&
1"
1#
#4
1%
b10 !
b10 '
0&
0"
0#
#6
1&
0%
b101 !
b101 '
1$
1"
1#
#8
1(
0$
b1011 !
b1011 '
1%
0"
#10
0&
1$
b110 !
b110 '
0(
1"
0#
#12
1(
b1100 !
b1100 '
0%
0"
#14
1&
b1001 !
b1001 '
0$
1"
1#
#16
0(
1%
b10 !
b10 '
0&
0"
0#
#18
1&
0%
b101 !
b101 '
1$
1"
1#
#20
1(
0$
b1011 !
b1011 '
1%
0"
#22
0&
1$
b110 !
b110 '
0(
1"
0#
#24
1(
0%
b1101 !
b1101 '
1&
0"
1#
#26
0&
1%
b1010 !
b1010 '
0$
1"
0#
#28
0(
1$
b100 !
b100 '
0%
0"
#30
1&
0$
b1001 !
b1001 '
1(
1"
1#
#32
0(
1%
b10 !
b10 '
0&
0"
0#
#34
1&
0%
b101 !
b101 '
1$
1"
1#
#36
1(
0$
1%
b1010 !
b1010 '
0&
0"
0#
#38
1&
0%
1$
b101 !
b101 '
0(
1"
1#
#40
1(
0$
b1011 !
b1011 '
1%
0"
