#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Mar 14 08:09:08 2017
# Process ID: 11280
# Current directory: C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.runs/synth_1
# Command line: vivado.exe -log game.vds -mode batch -messageDb vivado.pb -notrace -source game.tcl
# Log file: C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.runs/synth_1/game.vds
# Journal file: C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source game.tcl -notrace
Command: synth_design -top game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 273.949 ; gain = 66.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/game.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [I:/EE2020_myDAC/EE2020_myDAC.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [I:/EE2020_myDAC/EE2020_myDAC.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'my_single_pulse' [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-638] synthesizing module 'my_dff' [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (2#1) [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_single_pulse' (3#1) [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-638] synthesizing module 'blinky' [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/blinky.v:23]
INFO: [Synth 8-256] done synthesizing module 'blinky' (4#1) [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/blinky.v:23]
INFO: [Synth 8-256] done synthesizing module 'game' (5#1) [C:/Users/Hanfu/OneDrive/EE2020/Lab/game/game.srcs/sources_1/new/game.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 311.289 ; gain = 103.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 311.289 ; gain = 103.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hanfu/OneDrive/EE2020/Lab/lab4/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Hanfu/OneDrive/EE2020/Lab/lab4/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hanfu/OneDrive/EE2020/Lab/lab4/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 598.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module blinky 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 598.434 ; gain = 390.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[0]' (FD) to 'EG/LED_reg[1]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[1]' (FD) to 'EG/LED_reg[2]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[2]' (FD) to 'EG/LED_reg[3]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[3]' (FD) to 'EG/LED_reg[4]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[4]' (FD) to 'EG/LED_reg[5]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[5]' (FD) to 'EG/LED_reg[6]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[6]' (FD) to 'EG/LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[7]' (FD) to 'EG/LED_reg[8]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[8]' (FD) to 'EG/LED_reg[9]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[9]' (FD) to 'EG/LED_reg[10]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[10]' (FD) to 'EG/LED_reg[11]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[11]' (FD) to 'EG/LED_reg[12]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[12]' (FD) to 'EG/LED_reg[13]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[13]' (FD) to 'EG/LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'EG/LED_reg[14]' (FD) to 'EG/LED_reg[15]'
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[14]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[13]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[12]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[11]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[9]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[6]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[5]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[4]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[3]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[2]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[1]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (EG/LED_reg[0]) is unused and will be removed from module game.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 598.434 ; gain = 390.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    52|
|3     |LUT1   |   197|
|4     |LUT2   |     5|
|5     |LUT3   |    33|
|6     |LUT4   |     2|
|7     |LUT5   |     4|
|8     |LUT6   |    11|
|9     |FDRE   |   138|
|10    |IBUF   |    22|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   481|
|2     |  CLK1   |clock_divider     |    89|
|3     |  CLK4   |clock_divider_0   |    91|
|4     |  CLK40  |clock_divider_1   |    90|
|5     |  CLK8   |clock_divider_2   |    90|
|6     |  DB1    |my_single_pulse   |     3|
|7     |    pc1  |my_dff_14         |     1|
|8     |    pc2  |my_dff_15         |     2|
|9     |  DB2    |my_single_pulse_3 |     3|
|10    |    pc1  |my_dff_12         |     2|
|11    |    pc2  |my_dff_13         |     1|
|12    |  DB3    |my_single_pulse_4 |     2|
|13    |    pc1  |my_dff_10         |     1|
|14    |    pc2  |my_dff_11         |     1|
|15    |  DB4    |my_single_pulse_5 |     2|
|16    |    pc1  |my_dff_8          |     1|
|17    |    pc2  |my_dff_9          |     1|
|18    |  DB5    |my_single_pulse_6 |     4|
|19    |    pc1  |my_dff            |     1|
|20    |    pc2  |my_dff_7          |     3|
|21    |  EG     |blinky            |    19|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 598.434 ; gain = 390.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 598.434 ; gain = 103.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 598.434 ; gain = 390.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 598.434 ; gain = 390.754
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 598.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 08:09:36 2017...
