<stg><name>load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln23_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln23

]]></Node>
<StgValue><ssdm name="sext_ln23_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln23_cast = sext i62 %sext_ln23_read

]]></Node>
<StgValue><ssdm name="sext_ln23_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem1, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_71, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 16, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_101, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i20 0, i20 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i20 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:1 %add_ln23 = add i20 %indvar_flatten_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i20 %indvar_flatten_load, i20 589824

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln23 = br i1 %icmp_ln23, void %for.inc5, void %for.end7.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:8 %store_ln23 = store i20 %add_ln23, i20 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end7.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc5:0 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln23_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mem_rd_VITIS_LOOP_25_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5:3 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32">
<![CDATA[
for.inc5:4 %muxLogicAXIMCE_to_gmem1_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem1_addr_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc5:5 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32">
<![CDATA[
for.inc5:6 %muxLogicFIFOData_to_write_ln28 = muxlogic i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc5:7 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrix_stream, i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc5:9 %br_ln25 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="sext_ln23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln23"/></StgValue>
</port>
<port id="39" name="matrix_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="matrix_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="indvar_flatten" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln23_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="sext_ln23" to="sext_ln23_read" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="sext_ln23_read" to="sext_ln23_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="gmem1" to="specstablecontent_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specstablecontent_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="p_str" to="specstablecontent_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="gmem1" to="specinterface_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="57" from="empty_68" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="62" from="empty_115" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="66" from="empty_71" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="empty_70" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="empty_115" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="76" from="empty_115" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="77" from="empty_115" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="83" from="matrix_stream" to="specinterface_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="85" from="empty_101" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="88" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="91" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="92" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="93" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="98" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="99" from="empty_115" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="indvar_flatten" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="106" from="indvar_flatten" to="indvar_flatten_load" fromId="5" toId="13">
</dataflow>
<dataflow id="107" from="indvar_flatten_load" to="add_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln23" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="indvar_flatten_load" to="icmp_ln23" fromId="13" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln23" fromId="111" toId="15">
</dataflow>
<dataflow id="113" from="icmp_ln23" to="br_ln23" fromId="15" toId="16">
</dataflow>
<dataflow id="114" from="add_ln23" to="store_ln23" fromId="14" toId="17">
</dataflow>
<dataflow id="115" from="indvar_flatten" to="store_ln23" fromId="5" toId="17">
</dataflow>
<dataflow id="116" from="gmem1" to="gmem1_addr" fromId="37" toId="18">
</dataflow>
<dataflow id="117" from="sext_ln23_cast" to="gmem1_addr" fromId="7" toId="18">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="121" from="mem_rd_VITIS_LOOP_25_1_str" to="specloopname_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="122" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="speclooptripcount_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_124" to="speclooptripcount_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_124" to="speclooptripcount_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecPipeline" to="specpipeline_ln26" fromId="128" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_40" to="specpipeline_ln26" fromId="40" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_58" to="specpipeline_ln26" fromId="58" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_58" to="specpipeline_ln26" fromId="58" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_58" to="specpipeline_ln26" fromId="58" toId="21">
</dataflow>
<dataflow id="134" from="empty_115" to="specpipeline_ln26" fromId="61" toId="21">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.m_axi.p1i32" to="gmem1_addr_read" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="gmem1_addr" to="gmem1_addr_read" fromId="18" toId="23">
</dataflow>
<dataflow id="138" from="gmem1_addr_read" to="muxLogicFIFOData_to_write_ln28" fromId="23" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln28" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="matrix_stream" to="write_ln28" fromId="39" toId="25">
</dataflow>
<dataflow id="142" from="gmem1_addr_read" to="write_ln28" fromId="23" toId="25">
</dataflow>
<dataflow id="143" from="icmp_ln23" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
