--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/Mordor/linux/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 1 -n 3 -fastpaths -xml xillyctr.twx xillyctr.ncd -o xillyctr.twr
xillyctr.pcf -ucf top.ucf

Design file:              xillyctr.ncd
Physical constraint file: xillyctr.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (SLICE_X59Y95.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.135 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X59Y85.A2      net (fanout=2)        0.750   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X59Y95.CE      net (fanout=2)        0.869   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X59Y95.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (0.961ns logic, 2.789ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.135 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X59Y85.A3      net (fanout=2)        0.603   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X59Y95.CE      net (fanout=2)        0.869   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X59Y95.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (0.961ns logic, 2.642ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.135 - 0.176)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.BQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    SLICE_X58Y83.A1      net (fanout=2)        0.898   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<1>
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X59Y95.CE      net (fanout=2)        0.869   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X59Y95.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.867ns logic, 2.640ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X59Y84.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.138 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X59Y85.A2      net (fanout=2)        0.750   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.114ns logic, 2.393ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.138 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X59Y85.A3      net (fanout=2)        0.603   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.114ns logic, 2.246ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.138 - 0.176)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.BQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    SLICE_X58Y83.A1      net (fanout=2)        0.898   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<1>
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.020ns logic, 2.244ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (SLICE_X59Y84.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.138 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X59Y85.A2      net (fanout=2)        0.750   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.114ns logic, 2.393ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.138 - 0.172)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.DQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X59Y85.A3      net (fanout=2)        0.603   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X59Y85.A       Tilo                  0.094   N8
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X58Y83.A6      net (fanout=1)        0.297   N8
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.114ns logic, 2.246ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.138 - 0.176)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.BQ      Tcko                  0.450   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    SLICE_X58Y83.A1      net (fanout=2)        0.898   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<1>
    SLICE_X58Y83.A       Tilo                  0.094   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.B1      net (fanout=2)        0.873   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X58Y83.BMUX    Tilo                  0.247   N6
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X59Y84.CE      net (fanout=2)        0.473   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X59Y84.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.020ns logic, 2.244ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (SLICE_X59Y83.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.AQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    SLICE_X59Y83.A4      net (fanout=2)        0.332   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<0>
    SLICE_X59Y83.CLK     Tah         (-Th)     0.071   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_lut<0>_INV_0
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.343ns logic, 0.332ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X59Y84.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y84.AQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    SLICE_X59Y84.A4      net (fanout=2)        0.332   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>
    SLICE_X59Y84.CLK     Tah         (-Th)     0.071   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>_rt
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_xor<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.343ns logic, 0.332ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1 (SLICE_X59Y83.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.BQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1
    SLICE_X59Y83.B4      net (fanout=2)        0.331   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<1>
    SLICE_X59Y83.CLK     Tah         (-Th)     0.063   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<1>_rt
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.351ns logic, 0.331ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1355 paths analyzed, 798 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MIMTXBRDATA34), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL1    Trcko_DOB             0.818   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA34 net (fanout=1)        3.064   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_tx_brdata<34>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.062   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.944ns (0.880ns logic, 3.064ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.ADDRBU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD0 Tpcicko_DLRETRY       0.528   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU6    net (fanout=2)        2.957   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_dll_bwadd<0>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.832ns (0.875ns logic, 2.957ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MIMTXBRDATA50), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL9    Trcko_DOB             0.818   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA50 net (fanout=1)        3.119   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_tx_brdata<50>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM        -0.016   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.921ns (0.802ns logic, 3.119ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXCHARISK00), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.231ns (1.603 - 1.372)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y69.DQ          Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
                                                            XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k
    GTP_DUAL_X0Y2.TXCHARISK00 net (fanout=1)        2.033   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
    GTP_DUAL_X0Y2.TXUSRCLK20  Tgtpckc_TXCHARISK(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                            XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.520ns (-1.513ns logic, 2.033ns route)
                                                            (-291.0% logic, 391.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d (SLICE_X106Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/trn_lnk_up_n_reg (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.301ns (3.766 - 3.465)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/trn_lnk_up_n_reg to XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y74.AQ     Tcko                  0.433   XLXI_37/pcie/pcie_ep0/trn_lnk_up_n_reg
                                                       XLXI_37/pcie/pcie_ep0/trn_lnk_up_n_reg
    SLICE_X106Y74.DX     net (fanout=2)        0.615   XLXI_37/pcie/pcie_ep0/trn_lnk_up_n_reg
    SLICE_X106Y74.CLK    Tckdi       (-Th)     0.219   XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.214ns logic, 0.615ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.PIPERXDATAL03), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_3 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (1.657 - 1.402)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_3 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y75.DQ        Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out<3>
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_3
    PCIE_X0Y0.PIPERXDATAL03 net (fanout=1)        1.438   XLXI_37/pcie/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out<3>
    PCIE_X0Y0.CRMCORECLK    Tpcickd_MGT (-Th)     1.256   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         0.596ns (-0.842ns logic, 1.438ns route)
                                                          (-141.3% logic, 241.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 150554 paths analyzed, 24514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.664ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (SLICE_X105Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.455ns (3.464 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X105Y67.A5            net (fanout=2)        0.959   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X105Y67.CLK           Tas                   0.026   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             2.748ns (1.789ns logic, 0.959ns route)
                                                              (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (SLICE_X105Y67.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.455ns (3.464 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR2 Tpcicko_CFG           1.628   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X105Y67.C6            net (fanout=2)        0.933   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<2>
    SLICE_X105Y67.CLK           Tas                   0.029   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    --------------------------------------------------------  ---------------------------
    Total                                             2.590ns (1.657ns logic, 0.933ns route)
                                                              (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (SLICE_X105Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.455ns (3.464 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR3 Tpcicko_CFG           1.641   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X105Y67.D6            net (fanout=2)        0.870   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<3>
    SLICE_X105Y67.CLK           Tas                   0.028   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    --------------------------------------------------------  ---------------------------
    Total                                             2.539ns (1.669ns logic, 0.870ns route)
                                                              (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1 (SLICE_X103Y69.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.257ns (3.697 - 3.440)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1 to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y70.CQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd<1>
                                                       XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1
    SLICE_X103Y69.C6     net (fanout=2)        0.261   XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd<1>
    SLICE_X103Y69.CLK    Tah         (-Th)     0.195   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d<1>
                                                       XLXI_37/pcie/pcie_ep0/extend_clk/l0_rx_mac_link_error_retime_1_or00001
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.219ns logic, 0.261ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (1.657 - 1.373)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AQ     Tcko                  0.433   XLXI_37/pcie/pcie_ep0/mgmt_addr<1>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_2
    PCIE_X0Y0.MGMTADDR2  net (fanout=1)        1.664   XLXI_37/pcie/pcie_ep0/mgmt_addr<2>
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.756   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (-1.323ns logic, 1.664ns route)
                                                       (-388.0% logic, 488.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTWREN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (1.657 - 1.381)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.AQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/mgmt_wren
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren
    PCIE_X0Y0.MGMTWREN   net (fanout=1)        1.847   XLXI_37/pcie/pcie_ep0/mgmt_wren
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.911   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (-1.497ns logic, 1.847ns route)
                                                       (-427.7% logic, 527.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" 
TS_MGTCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" 
TS_MGTCLK * 0.625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.645ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.644ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.165ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.616ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pcie_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pcie_ref_clk                   |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       151909|
| XLXI_37/pcie/pcie_ep0/pcie_blk|      4.000ns|      4.000ns|          N/A|            0|            0|         1355|            0|
| /clocking_i/clkout0           |             |             |             |             |             |             |             |
| XLXI_37/pcie/pcie_ep0/pcie_blk|     16.000ns|     13.664ns|          N/A|            0|            0|       150554|            0|
| /clocking_i/clkout1           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_XLXI_37_pcie_pcie_ep0_pcie_|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout0        |             |             |             |             |             |             |             |
| TS_XLXI_37_pcie_pcie_ep0_pcie_|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PCIE_REFCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   13.375|         |         |         |
PCIE_REFCLK_P  |   13.375|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCIE_REFCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   13.375|         |         |         |
PCIE_REFCLK_P  |   13.375|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 152207 paths, 0 nets, and 28609 connections

Design statistics:
   Minimum period:  13.664ns{1}   (Maximum frequency:  73.185MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 24 01:46:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 734 MB



