#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 18 21:44:31 2025
# Process ID         : 6336
# Current directory  : E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050AB/all_test/all_test.runs/clk_wiz_0_synth_1
# Command line       : vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file           : E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050AB/all_test/all_test.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file       : E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050AB/all_test/all_test.runs/clk_wiz_0_synth_1\vivado.jou
# Running On         : DESKTOP-9MNJBAS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19043
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13400
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 68467 MB
# Swap memory        : 73014 MB
# Total Virtual      : 141482 MB
# Available Virtual  : 89312 MB
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
