

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Jan 18 16:14:23 2019

* Version:        2017.4.op (Build 2193837 on Tue Apr 10 18:25:10 MDT 2018)
* Project:        fir_chapter2
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      5.27|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- shift_loop  |   10|   10|         2|          2|          1|     5|    yes   |
        |- accum_loop  |    5|    5|         2|          1|          1|     5|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      1|        -|        -|    -|
|Expression       |        -|      0|        0|      187|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        1|      -|       20|        2|    -|
|Multiplexer      |        -|      -|        -|      143|    -|
|Register         |        -|      -|       40|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        1|      1|       60|      332|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_10bkb_U1  |fir_mac_muladd_10bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |c_U            |fir_c            |        0|  20|   2|    11|   10|     1|          110|
    |shift_reg_V_U  |fir_shift_reg_V  |        1|   0|   0|    11|    8|     1|           88|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total          |                 |        1|  20|   2|    22|   18|     2|          198|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_291_p2            |     *    |      0|  0|  62|          10|           8|
    |acc_V_1_fu_280_p2        |     +    |      0|  0|  26|          19|          19|
    |i_2_1_cast_fu_219_p2     |     +    |      0|  0|  12|           4|           3|
    |i_2_1_fu_199_p2          |     +    |      0|  0|  15|           5|           3|
    |i_2_fu_188_p2            |     +    |      0|  0|  12|           4|           2|
    |i_3_1_fu_249_p2          |     +    |      0|  0|  12|           4|           3|
    |i_3_fu_237_p2            |     +    |      0|  0|  12|           4|           2|
    |tmp_4_fu_225_p2          |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_178_p2            |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp1            |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   9|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 187|          61|          45|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |i_1_reg_167              |   9|          2|    4|          8|
    |i_reg_143                |   9|          2|    4|          8|
    |p_s_reg_155              |   9|          2|   19|         38|
    |shift_reg_V_address0     |  27|          5|    4|         20|
    |shift_reg_V_address1     |  21|          4|    4|         16|
    |shift_reg_V_d0           |  15|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 143|         28|   45|        124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |i_1_reg_167               |   4|   0|    4|          0|
    |i_reg_143                 |   4|   0|    4|          0|
    |p_s_reg_155               |  19|   0|   19|          0|
    |shift_reg_V_addr_reg_303  |   4|   0|    4|          0|
    |tmp_4_reg_318             |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  40|   0|   40|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y_V         | out |    8|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
|x_V         |  in |    8|   ap_none  |      x_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

