$date
	Wed Jun 16 22:18:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var reg 1 ! clk $end
$scope module duv $end
$var wire 1 ! clk $end
$var wire 1 " z_flag $end
$var wire 32 # out_shift [31:0] $end
$var wire 5 $ out_mux_wb [4:0] $end
$var wire 32 % out_adder2 [31:0] $end
$var wire 32 & outPC [31:0] $end
$var wire 32 ' outMux0 [31:0] $end
$var wire 32 ( outInsMem [31:0] $end
$var wire 2 ) outB_WB3 [1:0] $end
$var wire 2 * outB_WB2 [1:0] $end
$var wire 2 + outB_WB1 [1:0] $end
$var wire 3 , outB_M2 [2:0] $end
$var wire 3 - outB_M1 [2:0] $end
$var wire 5 . outB_EX1 [4:0] $end
$var wire 32 / mux_alu [31:0] $end
$var wire 32 0 mem_out [31:0] $end
$var wire 32 1 inMuxB [31:0] $end
$var wire 32 2 inMuxA [31:0] $end
$var wire 32 3 final_WriteData [31:0] $end
$var wire 32 4 ext [31:0] $end
$var wire 32 5 alu_out [31:0] $end
$var wire 3 6 alu_c [2:0] $end
$var wire 1 7 RegWrite $end
$var wire 1 8 RegDst $end
$var wire 32 9 RD2 [31:0] $end
$var wire 32 : RD1 [31:0] $end
$var wire 1 ; PCSrc $end
$var wire 1 < MemWrite $end
$var wire 1 = MemToReg $end
$var wire 1 > MemRead $end
$var wire 5 ? F1 [4:0] $end
$var wire 5 @ E2 [4:0] $end
$var wire 5 A E1 [4:0] $end
$var wire 32 B D2 [31:0] $end
$var wire 32 C D1 [31:0] $end
$var wire 5 D C3 [4:0] $end
$var wire 32 E C2 [31:0] $end
$var wire 32 F C1 [31:0] $end
$var wire 1 G Branch $end
$var wire 32 H B3 [31:0] $end
$var wire 1 I B2 $end
$var wire 32 J B1 [31:0] $end
$var wire 32 K B0 [31:0] $end
$var wire 1 L ALUSrc $end
$var wire 3 M ALUOp [2:0] $end
$var wire 32 N A3 [31:0] $end
$var wire 32 O A1 [31:0] $end
$var wire 32 P A0 [31:0] $end
$scope module a_control $end
$var wire 3 Q ALUOP [2:0] $end
$var wire 6 R FUNCTION [5:0] $end
$var reg 3 S OP [2:0] $end
$upscope $end
$scope module adder_ins $end
$var wire 32 T B [31:0] $end
$var wire 32 U R [31:0] $end
$var wire 32 V A [31:0] $end
$upscope $end
$scope module and_branch $end
$var wire 1 W A $end
$var wire 1 ; R $end
$var wire 1 I B $end
$upscope $end
$scope module b0 $end
$var wire 1 ! clk $end
$var wire 32 X inAdd [31:0] $end
$var wire 32 Y inInsMem [31:0] $end
$var reg 32 Z outAdd [31:0] $end
$var reg 32 [ outInsMem [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 ! clk $end
$var wire 32 \ inAdder [31:0] $end
$var wire 5 ] inInsA [4:0] $end
$var wire 5 ^ inInsB [4:0] $end
$var wire 32 _ inSignExt [31:0] $end
$var wire 32 ` inRD2 [31:0] $end
$var wire 32 a inRD1 [31:0] $end
$var reg 32 b outAdder [31:0] $end
$var reg 5 c outInsA [4:0] $end
$var reg 5 d outInsB [4:0] $end
$var reg 32 e outRD1 [31:0] $end
$var reg 32 f outRD2 [31:0] $end
$var reg 32 g outSignExt [31:0] $end
$upscope $end
$scope module b2 $end
$var wire 1 ! clk $end
$var wire 32 h inRD2 [31:0] $end
$var wire 1 " inZf $end
$var wire 32 i inOutAlu [31:0] $end
$var wire 5 j inMux5b [4:0] $end
$var wire 32 k inAdder [31:0] $end
$var reg 32 l outAdder [31:0] $end
$var reg 5 m outMux5b [4:0] $end
$var reg 32 n outOutAlu [31:0] $end
$var reg 32 o outRD2 [31:0] $end
$var reg 1 I outZf $end
$upscope $end
$scope module b3 $end
$var wire 1 ! clk $end
$var wire 5 p inMux5b [4:0] $end
$var wire 32 q inOutAlu [31:0] $end
$var wire 32 r inReadData [31:0] $end
$var reg 5 s outMux5b [4:0] $end
$var reg 32 t outOutAlu [31:0] $end
$var reg 32 u outReadData [31:0] $end
$upscope $end
$scope module b_ex1 $end
$var wire 1 ! clk $end
$var wire 5 v in [4:0] $end
$var reg 5 w out [4:0] $end
$upscope $end
$scope module b_m1 $end
$var wire 1 ! clk $end
$var wire 3 x in [2:0] $end
$var reg 3 y out [2:0] $end
$upscope $end
$scope module b_m2 $end
$var wire 1 ! clk $end
$var wire 3 z in [2:0] $end
$var reg 3 { out [2:0] $end
$upscope $end
$scope module b_wb1 $end
$var wire 1 ! clk $end
$var wire 2 | in [1:0] $end
$var reg 2 } out [1:0] $end
$upscope $end
$scope module b_wb2 $end
$var wire 1 ! clk $end
$var wire 2 ~ in [1:0] $end
$var reg 2 !" out [1:0] $end
$upscope $end
$scope module b_wb3 $end
$var wire 1 ! clk $end
$var wire 2 "" in [1:0] $end
$var reg 2 #" out [1:0] $end
$upscope $end
$scope module bank $end
$var wire 5 $" AR1 [4:0] $end
$var wire 5 %" AR2 [4:0] $end
$var wire 5 &" AW [4:0] $end
$var wire 1 '" REG_WRITE $end
$var wire 32 (" DIN [31:0] $end
$var reg 32 )" DR1 [31:0] $end
$var reg 32 *" DR2 [31:0] $end
<<<<<<< HEAD
$upscope $end
$scope module extensor $end
$var wire 16 +" IN [15:0] $end
$var wire 32 ," OUT [31:0] $end
$upscope $end
$scope module instructions $end
$var wire 32 -" ADDR [31:0] $end
$var reg 32 ." INS [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 /" ADDR [31:0] $end
$var wire 32 0" DIN [31:0] $end
$var wire 1 1" en_R $end
$var wire 1 2" en_W $end
$var reg 32 3" R [31:0] $end
$upscope $end
$scope module mux0 $end
$var wire 32 4" A [31:0] $end
$var wire 32 5" B [31:0] $end
$var wire 1 ; SEL $end
$var reg 32 6" R [31:0] $end
$upscope $end
$scope module pcontrol $end
$var wire 32 7" INS [31:0] $end
$var wire 1 ! clk $end
$var reg 32 8" INS_OUT [31:0] $end
$upscope $end
$scope module post_memory $end
$var wire 32 9" A [31:0] $end
$var wire 32 :" B [31:0] $end
$var wire 1 ;" SEL $end
$var reg 32 <" R [31:0] $end
$upscope $end
$scope module post_shift $end
$var wire 32 =" A [31:0] $end
$var wire 32 >" R [31:0] $end
$var wire 32 ?" B [31:0] $end
$upscope $end
$scope module pre_alu $end
$var wire 32 @" A [31:0] $end
$var wire 32 A" B [31:0] $end
$var wire 1 B" SEL $end
$var reg 32 C" R [31:0] $end
$upscope $end
$scope module s_left $end
$var wire 32 D" IN [31:0] $end
$var wire 32 E" OUT [31:0] $end
$upscope $end
$scope module super $end
$var wire 6 F" OPCODE [5:0] $end
$var reg 3 G" ALUOp [2:0] $end
=======
$var integer 32 +" i [31:0] $end
$upscope $end
$scope module extensor $end
$var wire 16 ," IN [15:0] $end
$var wire 32 -" OUT [31:0] $end
$upscope $end
$scope module instructions $end
$var wire 32 ." INS [31:0] $end
$var wire 32 /" ADDR [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 0" ADDR [31:0] $end
$var wire 32 1" DIN [31:0] $end
$var wire 1 2" en_R $end
$var wire 1 3" en_W $end
$var reg 32 4" R [31:0] $end
$upscope $end
$scope module mux0 $end
$var wire 32 5" A [31:0] $end
$var wire 32 6" B [31:0] $end
$var wire 1 ; SEL $end
$var reg 32 7" R [31:0] $end
$upscope $end
$scope module pcontrol $end
$var wire 32 8" INS [31:0] $end
$var wire 1 ! clk $end
$var reg 32 9" INS_OUT [31:0] $end
$upscope $end
$scope module post_memory $end
$var wire 32 :" A [31:0] $end
$var wire 32 ;" B [31:0] $end
$var wire 1 <" SEL $end
$var reg 32 =" R [31:0] $end
$upscope $end
$scope module post_shift $end
$var wire 32 >" A [31:0] $end
$var wire 32 ?" R [31:0] $end
$var wire 32 @" B [31:0] $end
$upscope $end
$scope module pre_alu $end
$var wire 32 A" A [31:0] $end
$var wire 32 B" B [31:0] $end
$var wire 1 C" SEL $end
$var reg 32 D" R [31:0] $end
$upscope $end
$scope module s_left $end
$var wire 32 E" IN [31:0] $end
$var wire 32 F" OUT [31:0] $end
$upscope $end
$scope module super $end
$var wire 6 G" OPCODE [5:0] $end
$var reg 3 H" ALUOp [2:0] $end
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
$var reg 1 L ALUSrc $end
$var reg 1 G Branch $end
$var reg 1 > MemRead $end
$var reg 1 = MemToReg $end
$var reg 1 < MemWrite $end
$var reg 1 8 RegDst $end
$var reg 1 7 RegWrite $end
$upscope $end
$scope module super_alu $end
<<<<<<< HEAD
$var wire 32 H" A [31:0] $end
$var wire 32 I" B [31:0] $end
$var wire 3 J" SEL [2:0] $end
$var reg 32 K" R [31:0] $end
$var reg 1 " ZF $end
$upscope $end
$scope module write_back $end
$var wire 5 L" A [4:0] $end
$var wire 5 M" B [4:0] $end
$var wire 1 N" SEL $end
$var reg 5 O" R [4:0] $end
=======
$var wire 32 I" A [31:0] $end
$var wire 32 J" B [31:0] $end
$var wire 3 K" SEL [2:0] $end
$var reg 32 L" R [31:0] $end
$var reg 1 " ZF $end
$upscope $end
$scope module write_back $end
$var wire 5 M" A [4:0] $end
$var wire 5 N" B [4:0] $end
$var wire 1 O" SEL $end
$var reg 5 P" R [4:0] $end
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
<<<<<<< HEAD
bx O"
xN"
=======
bx P"
xO"
bx N"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
<<<<<<< HEAD
bx F"
bx00 E"
bx D"
bx C"
xB"
bx A"
bx @"
bx00 ?"
bx >"
bx ="
bx <"
x;"
=======
bx00 F"
bx E"
bx D"
xC"
bx B"
bx A"
bx00 @"
bx ?"
bx >"
bx ="
x<"
bx ;"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
<<<<<<< HEAD
bx 3"
x2"
x1"
=======
x3"
x2"
bx 1"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
bx 0"
bx /"
bx ."
bx -"
bx ,"
<<<<<<< HEAD
bx +"
=======
b100000 +"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
bx V
bx U
b100 T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
bx K
bx J
xI
bx H
xG
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
x>
x=
x<
x;
bx :
bx 9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx00 #
x"
1!
$end
#100
b0 (
b0 Y
b0 ."
b100 2
b100 U
b100 X
<<<<<<< HEAD
b100 4"
b0 &
b0 V
b0 -"
b0 8"
=======
b100 5"
b0 &
b0 V
b0 /"
b0 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#200
1!
#300
<<<<<<< HEAD
=======
b100000 +"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 9
b0 `
b0 *"
b0 :
b0 a
b0 )"
17
0L
0<
b10 M
<<<<<<< HEAD
b10 G"
=======
b10 H"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b10 |
0=
0>
b0 x
0G
b10100 v
18
b0 ^
b0 ]
b0 4
b0 _
<<<<<<< HEAD
b0 ,"
b0 +"
b0 %"
b0 $"
b0 F"
b100 O
b100 b
b100 ="
=======
b0 -"
b0 ,"
b0 %"
b0 $"
b0 G"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 K
b0 [
b100 P
b100 Z
b100 \
0!
#400
1!
#500
1"
b0 5
b0 i
<<<<<<< HEAD
b0 K"
b0 /
b0 C"
b0 I"
b111 6
b111 S
b111 J"
1N"
b10 Q
0B"
b0 $
b0 j
b0 O"
b100 %
b100 k
b100 >"
b0 #
b0 ?"
b0 E"
=======
b0 L"
b0 $
b0 j
b0 P"
b0 /
b0 D"
b0 J"
b111 6
b111 S
b111 K"
1O"
b10 Q
0C"
b100 %
b100 k
b100 ?"
b0 #
b0 @"
b0 F"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 R
b10 +
b10 }
b10 ~
b0 -
b0 y
b0 z
b10100 .
b10100 w
b0 ?
b0 d
<<<<<<< HEAD
b0 M"
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b0 J
b0 e
b0 H"
=======
b0 N"
b0 A
b0 c
b0 M"
b0 C
b0 g
b0 B"
b0 E"
b0 F
b0 f
b0 h
b0 A"
b0 J
b0 e
b0 I"
b100 O
b100 b
b100 >"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#600
1!
#700
b100 '
<<<<<<< HEAD
b100 6"
b100 7"
b0 3
b0 ("
b0 <"
0;"
1'"
0;
01"
02"
0W
b0 D
b0 s
b0 &"
b0 H
b0 t
b0 9"
b10 )
b10 #"
=======
b100 7"
b100 8"
0;
02"
03"
0W
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 @
b0 m
b0 p
b0 B
b0 o
<<<<<<< HEAD
b0 0"
b0 E
b0 n
b0 q
b0 /"
1I
b100 1
b100 l
b100 5"
=======
b0 1"
b0 E
b0 n
b0 q
b0 0"
1I
b100 1
b100 l
b100 6"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 ,
b0 {
b10 *
b10 !"
b10 ""
0!
#800
1!
#900
<<<<<<< HEAD
b1000 '
b1000 6"
b1000 7"
b1000 2
b1000 U
b1000 X
b1000 4"
b100 &
b100 V
b100 -"
b100 8"
=======
bx 9
bx `
bx *"
bx :
bx a
bx )"
b0 3
b0 ("
b0 ="
0<"
1'"
b100000 +"
b10 )
b10 #"
b0 D
b0 s
b0 &"
b0 H
b0 t
b0 :"
b1000 '
b1000 7"
b1000 8"
b1000 2
b1000 U
b1000 X
b1000 5"
b100 &
b100 V
b100 /"
b100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#1000
1!
#1100
<<<<<<< HEAD
b1100 '
b1100 6"
b1100 7"
b100000000010000000000000001010 (
b100000000010000000000000001010 Y
b100000000010000000000000001010 ."
b1100 1
b1100 l
b1100 5"
b1100 %
b1100 k
b1100 >"
b1100 O
b1100 b
b1100 ="
b1100 P
b1100 Z
b1100 \
b1100 2
b1100 U
b1100 X
b1100 4"
b1000 &
b1000 V
b1000 -"
b1000 8"
=======
x"
bx 5
bx i
bx L"
b100000 +"
b1000 9
b1000 `
b1000 *"
b0 :
b0 a
b0 )"
1L
b11 M
b11 H"
b111 v
08
bx /
bx D"
bx J"
b1000 ]
b1010 4
b1010 _
b1010 -"
b1010 ,"
b1000 %"
b1000 G"
bx F
bx f
bx h
bx A"
bx J
bx e
bx I"
b100000000010000000000000001010 K
b100000000010000000000000001010 [
b1100 P
b1100 Z
b1100 \
b1100 '
b1100 7"
b1100 8"
b100000000010000000000000001010 (
b100000000010000000000000001010 Y
b100000000010000000000000001010 ."
b1100 2
b1100 U
b1100 X
b1100 5"
b1000 &
b1000 V
b1000 /"
b1000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#1200
1!
#1300
<<<<<<< HEAD
b1000 9
b1000 `
b1000 *"
1L
b11 M
b11 G"
b111 v
08
b10000 '
b10000 6"
b10000 7"
b0 (
b0 Y
b0 ."
b1000 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1000 %"
b1000 F"
b10000 2
b10000 U
b10000 X
b10000 4"
b1100 &
b1100 V
b1100 -"
b1100 8"
b100000000010000000000000001010 K
b100000000010000000000000001010 [
=======
0"
b1000 $
b1000 j
b1000 P"
b0 6
b0 S
b0 K"
b1010 5
b1010 i
b1010 L"
0O"
b11 Q
1C"
b101000 #
b101000 @"
b101000 F"
b1010 R
b1010 /
b1010 D"
b1010 J"
b111 .
b111 w
b1000 A
b1000 c
b1000 M"
b1010 C
b1010 g
b1010 B"
b1010 E"
b1000 F
b1000 f
b1000 h
b1000 A"
b0 J
b0 e
b0 I"
b110100 %
b110100 k
b110100 ?"
b1100 O
b1100 b
b1100 >"
bx B
bx o
bx 1"
bx E
bx n
bx q
bx 0"
xI
b10000 '
b10000 7"
b10000 8"
b0 (
b0 Y
b0 ."
b10000 2
b10000 U
b10000 X
b10000 5"
b1100 &
b1100 V
b1100 /"
b1100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#1400
1!
#1500
<<<<<<< HEAD
0"
b1010 5
b1010 i
b1010 K"
b0 6
b0 S
b0 J"
b0 9
b0 `
b0 *"
0L
b10 M
b10 G"
b10100 v
18
b1000 $
b1000 j
b1000 O"
b101000 #
b101000 ?"
b101000 E"
b1010 R
b1010 /
b1010 C"
b1010 I"
0N"
b11 Q
1B"
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 F"
b10100 '
b10100 6"
b10100 7"
b101000000010010000000000001010 (
b101000000010010000000000001010 Y
b101000000010010000000000001010 ."
b1000 B
b1000 o
b1000 0"
b10100 1
b10100 l
b10100 5"
b1000 A
b1000 c
b1000 L"
b1010 C
b1010 g
b1010 A"
b1010 D"
b1000 F
b1000 f
b1000 h
b1000 @"
b111100 %
b111100 k
b111100 >"
b10100 O
b10100 b
b10100 ="
b111 .
b111 w
b0 K
b0 [
b10100 P
b10100 Z
b10100 \
b10100 2
b10100 U
b10100 X
b10100 4"
b10000 &
b10000 V
b10000 -"
b10000 8"
=======
b100000 +"
b1001 9
b1001 `
b1001 *"
b11 v
b1 M
b1 H"
bx 3
bx ("
bx ="
b1001 ]
b1001 %"
b1010 G"
bx H
bx t
bx :"
b1000 @
b1000 m
b1000 p
b1000 B
b1000 o
b1000 1"
b1010 E
b1010 n
b1010 q
b1010 0"
0I
b110100 1
b110100 l
b110100 6"
b101000000010010000000000001010 K
b101000000010010000000000001010 [
b10100 P
b10100 Z
b10100 \
b10100 '
b10100 7"
b10100 8"
b101000000010010000000000001010 (
b101000000010010000000000001010 Y
b101000000010010000000000001010 ."
b10100 2
b10100 U
b10100 X
b10100 5"
b10000 &
b10000 V
b10000 /"
b10000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#1600
1!
#1700
<<<<<<< HEAD
1"
b1001 9
b1001 `
b1001 *"
1L
b1 M
b1 G"
b11 v
08
b111 6
b111 S
b111 J"
b0 5
b0 i
b0 K"
b0 (
b0 Y
b0 ."
b1001 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1001 %"
b1010 F"
1N"
b10 Q
0B"
b0 $
b0 j
b0 O"
b10100 %
b10100 k
b10100 >"
b0 #
b0 ?"
b0 E"
b0 R
b0 /
b0 C"
b0 I"
b11000 '
b11000 6"
b11000 7"
b11000 2
b11000 U
b11000 X
b11000 4"
b10100 &
b10100 V
b10100 -"
b10100 8"
b101000000010010000000000001010 K
b101000000010010000000000001010 [
b10100 .
b10100 w
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b1000 @
b1000 m
b1000 p
b1010 E
b1010 n
b1010 q
b1010 /"
0I
b111100 1
b111100 l
b111100 5"
=======
b1 5
b1 i
b1 L"
b100 6
b100 S
b100 K"
b1 Q
b1001 $
b1001 j
b1001 P"
b100000 +"
bx :
bx a
bx )"
b1010 3
b1010 ("
b1010 ="
b11 .
b11 w
b1001 A
b1001 c
b1001 M"
b1001 F
b1001 f
b1001 h
b1001 A"
b111100 %
b111100 k
b111100 ?"
b10100 O
b10100 b
b10100 >"
b1000 D
b1000 s
b1000 &"
b1010 H
b1010 t
b1010 :"
b11000 '
b11000 7"
b11000 8"
b0 (
b0 Y
b0 ."
b11000 2
b11000 U
b11000 X
b11000 5"
b10100 &
b10100 V
b10100 /"
b10100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#1800
1!
#1900
<<<<<<< HEAD
0"
b1 5
b1 i
b1 K"
b100 6
b100 S
b100 J"
b0 9
b0 `
b0 *"
0L
b10 M
b10 G"
b10100 v
18
b1001 $
b1001 j
b1001 O"
b101000 #
b101000 ?"
b101000 E"
b1010 R
b1010 /
b1010 C"
b1010 I"
0N"
b1 Q
1B"
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 F"
b11100 '
b11100 6"
b11100 7"
b110000000010100000000000001010 (
b110000000010100000000000001010 Y
b110000000010100000000000001010 ."
b0 @
b0 m
b0 p
b1001 B
b1001 o
b1001 0"
b0 E
b0 n
b0 q
b0 /"
1I
b11100 1
b11100 l
b11100 5"
b1001 A
b1001 c
b1001 L"
b1010 C
b1010 g
b1010 A"
b1010 D"
b1001 F
b1001 f
b1001 h
b1001 @"
b1000100 %
b1000100 k
b1000100 >"
b11100 O
b11100 b
b11100 ="
b11 .
b11 w
b0 K
b0 [
b11100 P
b11100 Z
b11100 \
b11100 2
b11100 U
b11100 X
b11100 4"
b11000 &
b11000 V
b11000 -"
b11000 8"
=======
x"
b100000 +"
b1010 9
b1010 `
b1010 *"
b1111 v
b111 M
b111 H"
b0x 5
b0x i
b0x L"
b1010 ]
b1010 %"
b1100 G"
b1001 @
b1001 m
b1001 p
b1001 B
b1001 o
b1001 1"
b1 E
b1 n
b1 q
b1 0"
b111100 1
b111100 l
b111100 6"
bx J
bx e
bx I"
b110000000010100000000000001010 K
b110000000010100000000000001010 [
b11100 P
b11100 Z
b11100 \
b11100 '
b11100 7"
b11100 8"
b110000000010100000000000001010 (
b110000000010100000000000001010 Y
b110000000010100000000000001010 ."
b11100 2
b11100 U
b11100 X
b11100 5"
b11000 &
b11000 V
b11000 /"
b11000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#2000
1!
#2100
<<<<<<< HEAD
1"
b1010 9
b1010 `
b1010 *"
1L
b111 M
b111 G"
b1111 v
08
b111 6
b111 S
b111 J"
b0 5
b0 i
b0 K"
b0 (
b0 Y
b0 ."
b1010 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1010 %"
b1100 F"
1N"
b10 Q
0B"
b0 $
b0 j
b0 O"
b11100 %
b11100 k
b11100 >"
b0 #
b0 ?"
b0 E"
b0 R
b0 /
b0 C"
b0 I"
b100000 '
b100000 6"
b100000 7"
b100000 2
b100000 U
b100000 X
b100000 4"
b11100 &
b11100 V
b11100 -"
b11100 8"
b110000000010100000000000001010 K
b110000000010100000000000001010 [
b10100 .
b10100 w
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b1001 @
b1001 m
b1001 p
b1 E
b1 n
b1 q
b1 /"
0I
b1000100 1
b1000100 l
b1000100 5"
=======
b0x0x0 5
b0x0x0 i
b0x0x0 L"
b10 6
b10 S
b10 K"
b111 Q
b1010 $
b1010 j
b1010 P"
b100000 +"
b1 3
b1 ("
b1 ="
b1111 .
b1111 w
b1010 A
b1010 c
b1010 M"
b1010 F
b1010 f
b1010 h
b1010 A"
b1000100 %
b1000100 k
b1000100 ?"
b11100 O
b11100 b
b11100 >"
b0x E
b0x n
b0x q
b0x 0"
xI
b1001 D
b1001 s
b1001 &"
b1 H
b1 t
b1 :"
b100000 '
b100000 7"
b100000 8"
b0 (
b0 Y
b0 ."
b100000 2
b100000 U
b100000 X
b100000 5"
b11100 &
b11100 V
b11100 /"
b11100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#2200
1!
#2300
<<<<<<< HEAD
b10 6
b10 S
b10 J"
b0 9
b0 `
b0 *"
0L
b10 M
b10 G"
b10100 v
18
b1010 $
b1010 j
b1010 O"
b101000 #
b101000 ?"
b101000 E"
b1010 R
b1010 /
b1010 C"
b1010 I"
0N"
b111 Q
1B"
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 F"
b100100 '
b100100 6"
b100100 7"
b110100000010110000000000001010 (
b110100000010110000000000001010 Y
b110100000010110000000000001010 ."
b0 @
b0 m
b0 p
b1010 B
b1010 o
b1010 0"
b0 E
b0 n
b0 q
b0 /"
1I
b100100 1
b100100 l
b100100 5"
b1010 A
b1010 c
b1010 L"
b1010 C
b1010 g
b1010 A"
b1010 D"
b1010 F
b1010 f
b1010 h
b1010 @"
b1001100 %
b1001100 k
b1001100 >"
b100100 O
b100100 b
b100100 ="
b1111 .
b1111 w
b0 K
b0 [
b100100 P
b100100 Z
b100100 \
b100100 2
b100100 U
b100100 X
b100100 4"
b100000 &
b100000 V
b100000 -"
b100000 8"
=======
b100000 +"
b1011 9
b1011 `
b1011 *"
b1011 v
b101 M
b101 H"
b0x 3
b0x ("
b0x ="
b1011 ]
b1011 %"
b1101 G"
b0x H
b0x t
b0x :"
b1010 @
b1010 m
b1010 p
b1010 B
b1010 o
b1010 1"
b0x0x0 E
b0x0x0 n
b0x0x0 q
b0x0x0 0"
b1000100 1
b1000100 l
b1000100 6"
b110100000010110000000000001010 K
b110100000010110000000000001010 [
b100100 P
b100100 Z
b100100 \
b100100 '
b100100 7"
b100100 8"
b110100000010110000000000001010 (
b110100000010110000000000001010 Y
b110100000010110000000000001010 ."
b100100 2
b100100 U
b100100 X
b100100 5"
b100000 &
b100000 V
b100000 /"
b100000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#2400
1!
#2500
<<<<<<< HEAD
b1011 9
b1011 `
b1011 *"
1L
b101 M
b101 G"
b1011 v
08
b111 6
b111 S
b111 J"
b0 (
b0 Y
b0 ."
b1011 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1011 %"
b1101 F"
1N"
b10 Q
0B"
b0 $
b0 j
b0 O"
b100100 %
b100100 k
b100100 >"
b0 #
b0 ?"
b0 E"
b0 R
b0 /
b0 C"
b0 I"
b101000 '
b101000 6"
b101000 7"
b101000 2
b101000 U
b101000 X
b101000 4"
b100100 &
b100100 V
b100100 -"
b100100 8"
b110100000010110000000000001010 K
b110100000010110000000000001010 [
b10100 .
b10100 w
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b1010 @
b1010 m
b1010 p
b1001100 1
b1001100 l
b1001100 5"
=======
0"
bx1x1x 5
bx1x1x i
bx1x1x L"
b11 6
b11 S
b11 K"
b101 Q
b1011 $
b1011 j
b1011 P"
b100000 +"
b0x0x0 3
b0x0x0 ("
b0x0x0 ="
b1011 .
b1011 w
b1011 A
b1011 c
b1011 M"
b1011 F
b1011 f
b1011 h
b1011 A"
b1001100 %
b1001100 k
b1001100 ?"
b100100 O
b100100 b
b100100 >"
b1010 D
b1010 s
b1010 &"
b0x0x0 H
b0x0x0 t
b0x0x0 :"
b101000 '
b101000 7"
b101000 8"
b0 (
b0 Y
b0 ."
b101000 2
b101000 U
b101000 X
b101000 5"
b100100 &
b100100 V
b100100 /"
b100100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#2600
1!
#2700
<<<<<<< HEAD
0"
b1010 5
b1010 i
b1010 K"
b11 6
b11 S
b11 J"
b0 9
b0 `
b0 *"
0L
b10 M
b10 G"
b10100 v
18
b1011 $
b1011 j
b1011 O"
b101000 #
b101000 ?"
b101000 E"
b1010 R
b1010 /
b1010 C"
b1010 I"
0N"
b101 Q
1B"
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 F"
b101100 '
b101100 6"
b101100 7"
b10101100000010000000000000000000 (
b10101100000010000000000000000000 Y
b10101100000010000000000000000000 ."
b0 @
b0 m
b0 p
b1011 B
b1011 o
b1011 0"
b101100 1
b101100 l
b101100 5"
b1011 A
b1011 c
b1011 L"
b1010 C
b1010 g
b1010 A"
b1010 D"
b1011 F
b1011 f
b1011 h
b1011 @"
b1010100 %
b1010100 k
b1010100 >"
b101100 O
b101100 b
b101100 ="
b1011 .
b1011 w
b0 K
b0 [
b101100 P
b101100 Z
b101100 \
b101100 2
b101100 U
b101100 X
b101100 4"
b101000 &
b101000 V
b101000 -"
b101000 8"
=======
b100000 +"
b1010 9
b1010 `
b1010 *"
07
b1 x
1<
b11 M
b11 H"
b0x |
x=
bx0111 v
x8
b1000 ]
b0 4
b0 _
b0 -"
b0 ,"
b1000 %"
b101011 G"
b1011 @
b1011 m
b1011 p
b1011 B
b1011 o
b1011 1"
bx1x1x E
bx1x1x n
bx1x1x q
bx1x1x 0"
0I
b1001100 1
b1001100 l
b1001100 6"
b10101100000010000000000000000000 K
b10101100000010000000000000000000 [
b101100 P
b101100 Z
b101100 \
b101100 '
b101100 7"
b101100 8"
b10101100000010000000000000000000 (
b10101100000010000000000000000000 Y
b10101100000010000000000000000000 ."
b101100 2
b101100 U
b101100 X
b101100 5"
b101000 &
b101000 V
b101000 /"
b101000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#2800
1!
#2900
<<<<<<< HEAD
1"
b1000 9
b1000 `
b1000 *"
07
1L
b1 x
1<
b11 M
b11 G"
b0x |
x=
bx0111 v
x8
b111 6
b111 S
b111 J"
b0 5
b0 i
b0 K"
b0 (
b0 Y
b0 ."
b1000 ]
b1000 %"
b101011 F"
1N"
b10 Q
0B"
b0 $
b0 j
b0 O"
b101100 %
b101100 k
b101100 >"
b0 #
b0 ?"
b0 E"
b0 R
b0 /
b0 C"
b0 I"
b110000 '
b110000 6"
b110000 7"
b110000 2
b110000 U
b110000 X
b110000 4"
b101100 &
b101100 V
b101100 -"
b101100 8"
b10101100000010000000000000000000 K
b10101100000010000000000000000000 [
b10100 .
b10100 w
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b1011 @
b1011 m
b1011 p
b1010 E
b1010 n
b1010 q
b1010 /"
0I
b1010100 1
b1010100 l
b1010100 5"
=======
x"
b0 6
b0 S
b0 K"
bx 5
bx i
bx L"
xO"
b11 Q
b1000 $
b1000 j
b1000 P"
b0 #
b0 @"
b0 F"
b0 R
b0 /
b0 D"
b0 J"
b100000 +"
bx1x1x 3
bx1x1x ("
bx1x1x ="
b0x +
b0x }
b0x ~
b1 -
b1 y
b1 z
bx0111 .
bx0111 w
b1000 A
b1000 c
b1000 M"
b0 C
b0 g
b0 B"
b0 E"
b1010 F
b1010 f
b1010 h
b1010 A"
b101100 %
b101100 k
b101100 ?"
b101100 O
b101100 b
b101100 >"
b1011 D
b1011 s
b1011 &"
bx1x1x H
bx1x1x t
bx1x1x :"
b110000 '
b110000 7"
b110000 8"
b0 (
b0 Y
b0 ."
b110000 2
b110000 U
b110000 X
b110000 5"
b101100 &
b101100 V
b101100 /"
b101100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#3000
1!
#3100
<<<<<<< HEAD
bx 3
bx ("
bx <"
b0 6
b0 S
b0 J"
b0 9
b0 `
b0 *"
=======
b100000 +"
bx 9
bx `
bx *"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
17
0L
b0 x
0<
b10 M
<<<<<<< HEAD
b10 G"
=======
b10 H"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b10 |
0=
b10100 v
18
<<<<<<< HEAD
x;"
0'"
12"
b0xxxx $
b0xxxx j
b0xxxx O"
xN"
b11 Q
1B"
b0 ]
b0 %"
b0 F"
b110100 '
b110100 6"
b110100 7"
b0x )
b0x #"
b0 @
b0 m
b0 p
b1000 B
b1000 o
b1000 0"
b0 E
b0 n
b0 q
b0 /"
1I
b110100 1
b110100 l
b110100 5"
=======
13"
b0 ]
b0 %"
b0 G"
b1000 @
b1000 m
b1000 p
b1010 B
b1010 o
b1010 1"
bx E
bx n
bx q
bx 0"
xI
b101100 1
b101100 l
b101100 6"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b1 ,
b1 {
b0x *
b0x !"
b0x ""
<<<<<<< HEAD
b1000 A
b1000 c
b1000 L"
b1000 F
b1000 f
b1000 h
b1000 @"
b110100 %
b110100 k
b110100 >"
b110100 O
b110100 b
b110100 ="
bx0111 .
bx0111 w
b1 -
b1 y
b1 z
b0x +
b0x }
b0x ~
=======
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 K
b0 [
b110100 P
b110100 Z
b110100 \
<<<<<<< HEAD
b110100 2
b110100 U
b110100 X
b110100 4"
b110000 &
b110000 V
b110000 -"
b110000 8"
=======
b110100 '
b110100 7"
b110100 8"
b110100 2
b110100 U
b110100 X
b110100 5"
b110000 &
b110000 V
b110000 /"
b110000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#3200
1!
#3300
b0 $
b0 j
<<<<<<< HEAD
b0 O"
b111 6
b111 S
b111 J"
b111000 '
b111000 6"
b111000 7"
b10001100000011000000000000000000 (
b10001100000011000000000000000000 Y
b10001100000011000000000000000000 ."
1N"
b10 Q
0B"
b111000 2
b111000 U
b111000 X
b111000 4"
b110100 &
b110100 V
b110100 -"
b110100 8"
=======
b0 P"
b111 6
b111 S
b111 K"
bx /
bx D"
bx J"
1O"
b10 Q
0C"
x<"
0'"
b100000 +"
bx 3
bx ("
bx ="
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b10 +
b10 }
b10 ~
b0 -
b0 y
b0 z
b10100 .
b10100 w
b0 A
b0 c
<<<<<<< HEAD
b0 L"
b0 F
b0 f
b0 h
b0 @"
b0xxxx @
b0xxxx m
b0xxxx p
=======
b0 M"
bx F
bx f
bx h
bx A"
b110100 %
b110100 k
b110100 ?"
b110100 O
b110100 b
b110100 >"
b0x )
b0x #"
b1000 D
b1000 s
b1000 &"
bx H
bx t
bx :"
b111000 '
b111000 7"
b111000 8"
b111000 2
b111000 U
b111000 X
b111000 5"
b110100 &
b110100 V
b110100 /"
b110100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#3400
1!
#3500
<<<<<<< HEAD
bx :
bx a
bx )"
b0 3
b0 ("
b0 <"
b1100 9
b1100 `
b1100 *"
1L
b11 M
b11 G"
b11 |
1=
b10 x
1>
b111 v
08
0;"
1'"
02"
b1100 ]
b1100 %"
b100011 F"
b111100 '
b111100 6"
b111100 7"
b0 (
b0 Y
b0 ."
b10 )
b10 #"
b0 @
b0 m
b0 p
b0 B
b0 o
b0 0"
b111100 1
b111100 l
b111100 5"
=======
03"
b0 @
b0 m
b0 p
bx B
bx o
bx 1"
b110100 1
b110100 l
b110100 6"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 ,
b0 {
b10 *
b10 !"
b10 ""
<<<<<<< HEAD
b111100 %
b111100 k
b111100 >"
b111100 O
b111100 b
b111100 ="
b10001100000011000000000000000000 K
b10001100000011000000000000000000 [
b111100 P
b111100 Z
b111100 \
b111100 2
b111100 U
b111100 X
b111100 4"
b111000 &
b111000 V
b111000 -"
b111000 8"
=======
b111100 P
b111100 Z
b111100 \
b111100 '
b111100 7"
b111100 8"
b111100 2
b111100 U
b111100 X
b111100 5"
b111000 &
b111000 V
b111000 /"
b111000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#3600
1!
#3700
<<<<<<< HEAD
x"
b0 9
b0 `
b0 *"
b0 :
b0 a
b0 )"
0L
b10 M
b10 G"
b10 |
0=
b0 x
0>
b10100 v
18
b1100 $
b1100 j
b1100 O"
b0 6
b0 S
b0 J"
bx 5
bx i
bx K"
b1000000 '
b1000000 6"
b1000000 7"
b0 ]
b0 %"
b0 F"
0N"
b11 Q
1B"
b0 /
b0 C"
b0 I"
b1000000 2
b1000000 U
b1000000 X
b1000000 4"
b111100 &
b111100 V
b111100 -"
b111100 8"
b0 K
b0 [
=======
0<"
1'"
b100000 +"
b111100 %
b111100 k
b111100 ?"
b111100 O
b111100 b
b111100 >"
b10 )
b10 #"
b0 D
b0 s
b0 &"
b1000000 '
b1000000 7"
b1000000 8"
b1000000 2
b1000000 U
b1000000 X
b1000000 5"
b111100 &
b111100 V
b111100 /"
b111100 9"
0!
#3800
1!
#3900
b100000 +"
b1100 9
b1100 `
b1100 *"
1L
b11 M
b11 H"
b11 |
1=
b10 x
1>
b111 v
08
b1100 ]
b1100 %"
b100011 G"
b111100 1
b111100 l
b111100 6"
b10001100000011000000000000000000 K
b10001100000011000000000000000000 [
b1000100 P
b1000100 Z
b1000100 \
b1000100 '
b1000100 7"
b1000100 8"
b10001100000011000000000000000000 (
b10001100000011000000000000000000 Y
b10001100000011000000000000000000 ."
b1000100 2
b1000100 U
b1000100 X
b1000100 5"
b1000000 &
b1000000 V
b1000000 /"
b1000000 9"
0!
#4000
1!
#4100
x"
b1100 $
b1100 j
b1100 P"
b0 6
b0 S
b0 K"
bx 5
bx i
bx L"
0O"
b11 Q
1C"
b0 /
b0 D"
b0 J"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b11 +
b11 }
b11 ~
b10 -
b10 y
b10 z
b111 .
b111 w
b1100 A
b1100 c
<<<<<<< HEAD
b1100 L"
b1100 F
b1100 f
b1100 h
b1100 @"
bx J
bx e
bx H"
0!
#3800
1!
#3900
1"
b111 6
b111 S
b111 J"
bx 3
bx ("
bx <"
b0 $
b0 j
b0 O"
b0 5
b0 i
b0 K"
1N"
b10 Q
0B"
b1000100 '
b1000100 6"
b1000100 7"
b10000000000001111111111110000 (
b10000000000001111111111110000 Y
b10000000000001111111111110000 ."
b1100 D
b1100 s
b1100 &"
bx H
bx t
bx 9"
b1100 @
b1100 m
b1100 p
bx E
bx n
bx q
bx /"
xI
b1000100 1
b1000100 l
b1000100 5"
b0 A
b0 c
b0 L"
b0 F
b0 f
b0 h
b0 @"
b0 J
b0 e
b0 H"
b1000100 %
b1000100 k
b1000100 >"
b1000100 O
b1000100 b
b1000100 ="
b10100 .
b10100 w
b0 -
b0 y
b0 z
b10 +
b10 }
b10 ~
b1000100 P
b1000100 Z
b1000100 \
b1000100 2
b1000100 U
b1000100 X
b1000100 4"
b1000000 &
b1000000 V
b1000000 -"
b1000000 8"
0!
#4000
1!
#4100
07
b100 M
b100 G"
b0x |
x=
b100 x
1G
bx1000 v
x8
b1001000 '
b1001000 6"
b1001000 7"
b0 (
b0 Y
b0 ."
b11111 ^
b11111111111111111111111111110000 4
b11111111111111111111111111110000 _
b11111111111111111111111111110000 ,"
b1111111111110000 +"
b100 F"
b1001000 2
b1001000 U
b1001000 X
b1001000 4"
b1000100 &
b1000100 V
b1000100 -"
b1000100 8"
b10000000000001111111111110000 K
b10000000000001111111111110000 [
b0 @
b0 m
b0 p
b0 E
b0 n
b0 q
b0 /"
1I
=======
b1100 M"
b1100 F
b1100 f
b1100 h
b1100 A"
b1000100 %
b1000100 k
b1000100 ?"
b1000100 O
b1000100 b
b1000100 >"
b1001000 '
b1001000 7"
b1001000 8"
b0 (
b0 Y
b0 ."
b1001000 2
b1001000 U
b1001000 X
b1001000 5"
b1000100 &
b1000100 V
b1000100 /"
b1000100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#4200
1!
#4300
<<<<<<< HEAD
1;
b1 6
b1 S
b1 J"
17
b10 M
b10 G"
b10 |
0=
b0 x
0G
b10100 v
18
x;"
0'"
1W
b0xxxx $
b0xxxx j
b0xxxx O"
b11111111111111111111111111000000 #
b11111111111111111111111111000000 ?"
b11111111111111111111111111000000 E"
b110000 R
xN"
b100 Q
b0 ^
b0 4
b0 _
b0 ,"
b0 +"
b0 F"
b1001100 '
b1001100 6"
b1001100 7"
b0 D
b0 s
b0 &"
b0 H
b0 t
b0 9"
b0x )
b0x #"
b1001100 1
b1001100 l
b1001100 5"
b100 ,
b100 {
b0x *
b0x !"
b0x ""
b11111 ?
b11111 d
b11111 M"
b11111111111111111111111111110000 C
b11111111111111111111111111110000 g
b11111111111111111111111111110000 A"
b11111111111111111111111111110000 D"
b1100 %
b1100 k
b1100 >"
b1001100 O
b1001100 b
b1001100 ="
bx1000 .
bx1000 w
b100 -
b100 y
b100 z
b0x +
b0x }
b0x ~
=======
b100000 +"
bx 9
bx `
bx *"
0L
b10 M
b10 H"
b10 |
0=
b0 x
0>
b10100 v
18
12"
b0 ]
b0 %"
b0 G"
b1100 @
b1100 m
b1100 p
b1100 B
b1100 o
b1100 1"
b1000100 1
b1000100 l
b1000100 6"
b10 ,
b10 {
b11 *
b11 !"
b11 ""
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 K
b0 [
b1001100 P
b1001100 Z
b1001100 \
<<<<<<< HEAD
b1001100 2
b1001100 U
b1001100 X
b1001100 4"
b1001000 &
b1001000 V
b1001000 -"
b1001000 8"
=======
b1001100 '
b1001100 7"
b1001100 8"
b1001100 2
b1001100 U
b1001100 X
b1001100 5"
b1001000 &
b1001000 V
b1001000 /"
b1001000 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#4400
1!
#4500
<<<<<<< HEAD
b0 $
b0 j
b0 O"
b111 6
b111 S
b111 J"
1N"
b10 Q
b1001100 %
b1001100 k
b1001100 >"
b0 #
b0 ?"
b0 E"
b0 R
b1100 '
b1100 6"
b1100 7"
b1010000 2
b1010000 U
b1010000 X
b1010000 4"
b1001100 &
b1001100 V
b1001100 -"
b1001100 8"
=======
b111 6
b111 S
b111 K"
bx /
bx D"
bx J"
1O"
b10 Q
0C"
b0 $
b0 j
b0 P"
1<"
b100000 +"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b10 +
b10 }
b10 ~
b0 -
b0 y
b0 z
b10100 .
b10100 w
<<<<<<< HEAD
b0 ?
b0 d
b0 M"
b0 C
b0 g
b0 A"
b0 D"
b0xxxx @
b0xxxx m
b0xxxx p
b1100 1
b1100 l
b1100 5"
=======
b0 A
b0 c
b0 M"
bx F
bx f
bx h
bx A"
b1001100 %
b1001100 k
b1001100 ?"
b1001100 O
b1001100 b
b1001100 >"
b11 )
b11 #"
b1100 D
b1100 s
b1100 &"
b1010000 '
b1010000 7"
b1010000 8"
b10000000000001111111111110000 (
b10000000000001111111111110000 Y
b10000000000001111111111110000 ."
b1010000 2
b1010000 U
b1010000 X
b1010000 5"
b1001100 &
b1001100 V
b1001100 /"
b1001100 9"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
0!
#4600
1!
#4700
<<<<<<< HEAD
bx 9
bx `
bx *"
bx :
bx a
bx )"
b0 3
b0 ("
b0 <"
0;
0;"
1'"
0W
b10000 '
b10000 6"
b10000 7"
b10 )
b10 #"
b0 @
b0 m
b0 p
b10000 1
b10000 l
b10000 5"
=======
02"
b0 @
b0 m
b0 p
bx B
bx o
bx 1"
b1001100 1
b1001100 l
b1001100 6"
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
b0 ,
b0 {
b10 *
b10 !"
b10 ""
<<<<<<< HEAD
b10000 %
b10000 k
b10000 >"
b10000 O
b10000 b
b10000 ="
b10000 P
b10000 Z
b10000 \
b10000 2
b10000 U
b10000 X
b10000 4"
b1100 &
b1100 V
b1100 -"
b1100 8"
0!
#4800
1!
#4900
x"
bx 5
bx i
bx K"
b10100 '
b10100 6"
b10100 7"
b101000000010010000000000001010 (
b101000000010010000000000001010 Y
b101000000010010000000000001010 ."
bx /
bx C"
bx I"
b10100 2
b10100 U
b10100 X
b10100 4"
b10000 &
b10000 V
b10000 -"
b10000 8"
bx F
bx f
bx h
bx @"
bx J
bx e
bx H"
0!
#5000
1!
#5100
b1001 9
b1001 `
b1001 *"
b0 :
b0 a
b0 )"
1L
b1 M
b1 G"
b11 v
08
bx 3
bx ("
bx <"
b1001 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1001 %"
b1010 F"
b11000 '
b11000 6"
b11000 7"
b0 (
b0 Y
b0 ."
bx H
bx t
bx 9"
bx B
bx o
bx 0"
bx E
bx n
bx q
bx /"
xI
b11000 1
b11000 l
b11000 5"
b11000 %
b11000 k
b11000 >"
b11000 O
b11000 b
b11000 ="
b101000000010010000000000001010 K
b101000000010010000000000001010 [
b11000 P
b11000 Z
b11000 \
b11000 2
b11000 U
b11000 X
b11000 4"
b10100 &
b10100 V
b10100 -"
b10100 8"
0!
#5200
1!
#5300
0"
bx 9
bx `
bx *"
bx :
bx a
bx )"
0L
b10 M
b10 G"
b10100 v
18
b1001 $
b1001 j
b1001 O"
b100 6
b100 S
b100 J"
b1 5
b1 i
b1 K"
b11100 '
b11100 6"
b11100 7"
b110000000010100000000000001010 (
b110000000010100000000000001010 Y
b110000000010100000000000001010 ."
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 F"
0N"
b1 Q
1B"
b1000000 %
b1000000 k
b1000000 >"
b101000 #
b101000 ?"
b101000 E"
b1010 R
b1010 /
b1010 C"
b1010 I"
b11100 2
b11100 U
b11100 X
b11100 4"
b11000 &
b11000 V
b11000 -"
b11000 8"
b0 K
b0 [
b11 .
b11 w
b1001 A
b1001 c
b1001 L"
b1010 C
b1010 g
b1010 A"
b1010 D"
b1001 F
b1001 f
b1001 h
b1001 @"
b0 J
b0 e
b0 H"
0!
#5400
1!
#5500
x"
b111 6
b111 S
b111 J"
1L
b111 M
b111 G"
b1111 v
08
b1010 9
b1010 `
b1010 *"
b1 3
b1 ("
b1 <"
b0 $
b0 j
b0 O"
b0 #
b0 ?"
b0 E"
b0 R
bx /
bx C"
bx I"
bx 5
bx i
bx K"
1N"
b10 Q
0B"
b1010 ]
b1010 4
b1010 _
b1010 ,"
b1010 +"
b1010 %"
b1100 F"
b100000 '
b100000 6"
b100000 7"
b0 (
b0 Y
b0 ."
b1001 D
b1001 s
b1001 &"
b1 H
b1 t
b1 9"
b1001 @
b1001 m
b1001 p
b1 E
b1 n
b1 q
b1 /"
0I
b1001000 1
b1001000 l
b1001000 5"
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
bx F
bx f
bx h
bx @"
bx J
bx e
bx H"
b100000 %
b100000 k
b100000 >"
b100000 O
b100000 b
b100000 ="
b10100 .
b10100 w
b110000000010100000000000001010 K
b110000000010100000000000001010 [
b100000 P
b100000 Z
b100000 \
b100000 2
b100000 U
b100000 X
b100000 4"
b11100 &
b11100 V
b11100 -"
b11100 8"
0!
=======
b1010100 P
b1010100 Z
b1010100 \
b1010100 '
b1010100 7"
b1010100 8"
b0 (
b0 Y
b0 ."
b1010100 2
b1010100 U
b1010100 X
b1010100 5"
b1010000 &
b1010000 V
b1010000 /"
b1010000 9"
0!
#4800
1!
#4900
0<"
b100000 +"
b1010100 %
b1010100 k
b1010100 ?"
b1010100 O
b1010100 b
b1010100 >"
b10 )
b10 #"
b0 D
b0 s
b0 &"
b1011000 '
b1011000 7"
b1011000 8"
b1011000 2
b1011000 U
b1011000 X
b1011000 5"
b1010100 &
b1010100 V
b1010100 /"
b1010100 9"
0!
#5000
1!
>>>>>>> eb2153fb66b6109461c755d656a8a9c72c8cf764
