
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.34

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency state[1]$_DFF_P_/CK ^
  -0.07 target latency rx_data[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     8   16.45    0.02    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    2.91    0.01    0.09    0.16 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         net24 (net)
                  0.01    0.00    0.16 v _361_/A (INV_X1)
     1    1.74    0.01    0.01    0.17 ^ _361_/ZN (INV_X1)
                                         _146_ (net)
                  0.01    0.00    0.17 ^ _362_/B1 (OAI21_X1)
     1    1.25    0.01    0.01    0.18 v _362_/ZN (OAI21_X1)
                                         _031_ (net)
                  0.01    0.00    0.18 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     8   16.45    0.02    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    10   16.63    0.02    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    4.43    0.01    0.12    0.19 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.19 ^ _386_/A (HA_X1)
     1    1.65    0.01    0.03    0.22 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.22 ^ _235_/A (CLKBUF_X2)
     4   10.84    0.02    0.04    0.26 ^ _235_/Z (CLKBUF_X2)
                                         _053_ (net)
                  0.02    0.00    0.26 ^ _236_/A (INV_X1)
     1    6.01    0.01    0.02    0.28 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.28 v _237_/A3 (NOR3_X4)
     4   13.33    0.04    0.06    0.34 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.34 ^ _249_/A (INV_X1)
     3   10.38    0.02    0.03    0.37 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.37 v _389_/B (HA_X1)
     1    2.24    0.01    0.04    0.41 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.41 v _257_/A4 (OR4_X2)
     3   10.33    0.02    0.12    0.53 v _257_/ZN (OR4_X2)
                                         _069_ (net)
                  0.02    0.00    0.53 v _356_/B1 (OAI221_X2)
     1    4.28    0.04    0.05    0.58 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.58 ^ _357_/A (BUF_X4)
     8   18.45    0.01    0.03    0.61 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.62 ^ _370_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.67 v _370_/Z (MUX2_X1)
                                         _152_ (net)
                  0.01    0.00    0.67 v _371_/A2 (AND2_X1)
     1    1.36    0.01    0.03    0.70 v _371_/ZN (AND2_X1)
                                         _034_ (net)
                  0.01    0.00    0.70 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.70   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.04    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   15.98    0.02    0.04    1.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    10   16.63    0.02    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    4.43    0.01    0.12    0.19 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.19 ^ _386_/A (HA_X1)
     1    1.65    0.01    0.03    0.22 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.22 ^ _235_/A (CLKBUF_X2)
     4   10.84    0.02    0.04    0.26 ^ _235_/Z (CLKBUF_X2)
                                         _053_ (net)
                  0.02    0.00    0.26 ^ _236_/A (INV_X1)
     1    6.01    0.01    0.02    0.28 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.28 v _237_/A3 (NOR3_X4)
     4   13.33    0.04    0.06    0.34 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.34 ^ _249_/A (INV_X1)
     3   10.38    0.02    0.03    0.37 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.37 v _389_/B (HA_X1)
     1    2.24    0.01    0.04    0.41 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.41 v _257_/A4 (OR4_X2)
     3   10.33    0.02    0.12    0.53 v _257_/ZN (OR4_X2)
                                         _069_ (net)
                  0.02    0.00    0.53 v _356_/B1 (OAI221_X2)
     1    4.28    0.04    0.05    0.58 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.58 ^ _357_/A (BUF_X4)
     8   18.45    0.01    0.03    0.61 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.62 ^ _370_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.67 v _370_/Z (MUX2_X1)
                                         _152_ (net)
                  0.01    0.00    0.67 v _371_/A2 (AND2_X1)
     1    1.36    0.01    0.03    0.70 v _371_/ZN (AND2_X1)
                                         _034_ (net)
                  0.01    0.00    0.70 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.70   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.04    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.30    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   15.98    0.02    0.04    1.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13990388810634613

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7047

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.538189888000488

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8154

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.19 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.22 ^ _386_/CO (HA_X1)
   0.04    0.26 ^ _235_/Z (CLKBUF_X2)
   0.02    0.28 v _236_/ZN (INV_X1)
   0.06    0.34 ^ _237_/ZN (NOR3_X4)
   0.03    0.37 v _249_/ZN (INV_X1)
   0.04    0.41 v _389_/CO (HA_X1)
   0.12    0.53 v _257_/ZN (OR4_X2)
   0.05    0.58 ^ _356_/ZN (OAI221_X2)
   0.03    0.61 ^ _357_/Z (BUF_X4)
   0.06    0.67 v _370_/Z (MUX2_X1)
   0.03    0.70 v _371_/ZN (AND2_X1)
   0.00    0.70 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.70   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.09    0.16 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
   0.01    0.17 ^ _361_/ZN (INV_X1)
   0.01    0.18 v _362_/ZN (OAI21_X1)
   0.00    0.18 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0726

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0722

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7028

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3357

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
47.766079

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.60e-04   4.74e-06   3.02e-06   2.67e-04  53.3%
Combinational          3.91e-05   3.24e-05   5.91e-06   7.74e-05  15.4%
Clock                  6.61e-05   9.04e-05   2.68e-07   1.57e-04  31.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.65e-04   1.27e-04   9.19e-06   5.01e-04 100.0%
                          72.7%      25.4%       1.8%
