

================================================================
== Vitis HLS Report for 'edot_Pipeline_edot'
================================================================
* Date:           Fri Jan  9 14:22:58 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- edot    |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_5_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_n_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_5" [./basic_helper.hpp:269]   --->   Operation 15 'read' 'n_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 16 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 17 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln273 = br void %VITIS_LOOP_278_1" [./basic_helper.hpp:273]   --->   Operation 19 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 20 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:273]   --->   Operation 21 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln273 = add i31 %i_load, i31 1" [./basic_helper.hpp:273]   --->   Operation 22 'add' 'add_ln273' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i31 %i_load" [./basic_helper.hpp:269]   --->   Operation 23 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.66ns)   --->   "%icmp_ln273 = icmp_slt  i32 %zext_ln269, i32 %n_5_read" [./basic_helper.hpp:273]   --->   Operation 24 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.end11.loopexit.exitStub, void %VITIS_LOOP_278_1.split" [./basic_helper.hpp:273]   --->   Operation 25 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln273 = muxlogic i31 %add_ln273"   --->   Operation 26 'muxlogic' 'muxLogicData_to_store_ln273' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln273 = muxlogic i31 %i"   --->   Operation 27 'muxlogic' 'muxLogicAddr_to_store_ln273' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.40ns)   --->   "%store_ln273 = store i31 %add_ln273, i31 %i" [./basic_helper.hpp:273]   --->   Operation 28 'store' 'store_ln273' <Predicate = (icmp_ln273)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 29 [1/1] (0.38ns) (share mux size 2)   --->   "%muxLogicCE_to_dualInfeasConstr_axpyfifo_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_dualInfeasConstr_axpyfifo_read' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.75ns) (share mux size 2)   --->   "%dualInfeasConstr_axpyfifo_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_axpyfifo" [./basic_helper.hpp:275]   --->   Operation 30 'read' 'dualInfeasConstr_axpyfifo_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i512 %dualInfeasConstr_axpyfifo_read" [./basic_helper.hpp:275]   --->   Operation 31 'trunc' 'trunc_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln275_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 64, i32 127" [./basic_helper.hpp:275]   --->   Operation 32 'partselect' 'trunc_ln275_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln275_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 128, i32 191" [./basic_helper.hpp:275]   --->   Operation 33 'partselect' 'trunc_ln275_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln275_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 192, i32 255" [./basic_helper.hpp:275]   --->   Operation 34 'partselect' 'trunc_ln275_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln275_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 256, i32 319" [./basic_helper.hpp:275]   --->   Operation 35 'partselect' 'trunc_ln275_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln275_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 320, i32 383" [./basic_helper.hpp:275]   --->   Operation 36 'partselect' 'trunc_ln275_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln275_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 384, i32 447" [./basic_helper.hpp:275]   --->   Operation 37 'partselect' 'trunc_ln275_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln275_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 448, i32 511" [./basic_helper.hpp:275]   --->   Operation 38 'partselect' 'trunc_ln275_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln275 = bitcast i64 %trunc_ln275" [./basic_helper.hpp:275]   --->   Operation 39 'bitcast' 'bitcast_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln275_1 = bitcast i64 %trunc_ln275_s" [./basic_helper.hpp:275]   --->   Operation 40 'bitcast' 'bitcast_ln275_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln275_2 = bitcast i64 %trunc_ln275_1" [./basic_helper.hpp:275]   --->   Operation 41 'bitcast' 'bitcast_ln275_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln275_3 = bitcast i64 %trunc_ln275_2" [./basic_helper.hpp:275]   --->   Operation 42 'bitcast' 'bitcast_ln275_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln275_4 = bitcast i64 %trunc_ln275_3" [./basic_helper.hpp:275]   --->   Operation 43 'bitcast' 'bitcast_ln275_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln275_5 = bitcast i64 %trunc_ln275_4" [./basic_helper.hpp:275]   --->   Operation 44 'bitcast' 'bitcast_ln275_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln275_6 = bitcast i64 %trunc_ln275_5" [./basic_helper.hpp:275]   --->   Operation 45 'bitcast' 'bitcast_ln275_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln275_7 = bitcast i64 %trunc_ln275_6" [./basic_helper.hpp:275]   --->   Operation 46 'bitcast' 'bitcast_ln275_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale_fifo_read = muxlogic"   --->   Operation 47 'muxlogic' 'muxLogicCE_to_colScale_fifo_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.75ns)   --->   "%colScale_fifo_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %colScale_fifo" [./basic_helper.hpp:276]   --->   Operation 48 'read' 'colScale_fifo_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i512 %colScale_fifo_read" [./basic_helper.hpp:276]   --->   Operation 49 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln276_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 64, i32 127" [./basic_helper.hpp:276]   --->   Operation 50 'partselect' 'trunc_ln276_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln276_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 128, i32 191" [./basic_helper.hpp:276]   --->   Operation 51 'partselect' 'trunc_ln276_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln276_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 192, i32 255" [./basic_helper.hpp:276]   --->   Operation 52 'partselect' 'trunc_ln276_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln276_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 256, i32 319" [./basic_helper.hpp:276]   --->   Operation 53 'partselect' 'trunc_ln276_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln276_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 320, i32 383" [./basic_helper.hpp:276]   --->   Operation 54 'partselect' 'trunc_ln276_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln276_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 384, i32 447" [./basic_helper.hpp:276]   --->   Operation 55 'partselect' 'trunc_ln276_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln276_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %colScale_fifo_read, i32 448, i32 511" [./basic_helper.hpp:276]   --->   Operation 56 'partselect' 'trunc_ln276_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i64 %trunc_ln276" [./basic_helper.hpp:276]   --->   Operation 57 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln276_1 = bitcast i64 %trunc_ln276_s" [./basic_helper.hpp:276]   --->   Operation 58 'bitcast' 'bitcast_ln276_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln276_2 = bitcast i64 %trunc_ln276_1" [./basic_helper.hpp:276]   --->   Operation 59 'bitcast' 'bitcast_ln276_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln276_3 = bitcast i64 %trunc_ln276_2" [./basic_helper.hpp:276]   --->   Operation 60 'bitcast' 'bitcast_ln276_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln276_4 = bitcast i64 %trunc_ln276_3" [./basic_helper.hpp:276]   --->   Operation 61 'bitcast' 'bitcast_ln276_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln276_5 = bitcast i64 %trunc_ln276_4" [./basic_helper.hpp:276]   --->   Operation 62 'bitcast' 'bitcast_ln276_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln276_6 = bitcast i64 %trunc_ln276_5" [./basic_helper.hpp:276]   --->   Operation 63 'bitcast' 'bitcast_ln276_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln276_7 = bitcast i64 %trunc_ln276_6" [./basic_helper.hpp:276]   --->   Operation 64 'bitcast' 'bitcast_ln276_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul = muxlogic i64 %bitcast_ln275"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 66 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul = muxlogic i64 %bitcast_ln276"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 67 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1 = muxlogic i64 %bitcast_ln275_1"   --->   Operation 67 'muxlogic' 'muxLogicI0_to_mul_1' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 68 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1 = muxlogic i64 %bitcast_ln276_1"   --->   Operation 68 'muxlogic' 'muxLogicI1_to_mul_1' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 69 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2 = muxlogic i64 %bitcast_ln275_2"   --->   Operation 69 'muxlogic' 'muxLogicI0_to_mul_2' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 70 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2 = muxlogic i64 %bitcast_ln276_2"   --->   Operation 70 'muxlogic' 'muxLogicI1_to_mul_2' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 71 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3 = muxlogic i64 %bitcast_ln275_3"   --->   Operation 71 'muxlogic' 'muxLogicI0_to_mul_3' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 72 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3 = muxlogic i64 %bitcast_ln276_3"   --->   Operation 72 'muxlogic' 'muxLogicI1_to_mul_3' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 73 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4 = muxlogic i64 %bitcast_ln275_4"   --->   Operation 73 'muxlogic' 'muxLogicI0_to_mul_4' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 74 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4 = muxlogic i64 %bitcast_ln276_4"   --->   Operation 74 'muxlogic' 'muxLogicI1_to_mul_4' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 75 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5 = muxlogic i64 %bitcast_ln275_5"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_mul_5' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 76 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5 = muxlogic i64 %bitcast_ln276_5"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_mul_5' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 77 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6 = muxlogic i64 %bitcast_ln275_6"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul_6' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 78 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6 = muxlogic i64 %bitcast_ln276_6"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul_6' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 79 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7 = muxlogic i64 %bitcast_ln275_7"   --->   Operation 79 'muxlogic' 'muxLogicI0_to_mul_7' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 80 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7 = muxlogic i64 %bitcast_ln276_7"   --->   Operation 80 'muxlogic' 'muxLogicI1_to_mul_7' <Predicate = true> <Delay = 0.76>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 81 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul = muxlogic i64 %bitcast_ln275"   --->   Operation 81 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul = muxlogic i64 %bitcast_ln276"   --->   Operation 82 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [5/5] (1.84ns)   --->   "%mul = dmul i64 %bitcast_ln275, i64 %bitcast_ln276" [./basic_helper.hpp:280]   --->   Operation 83 'dmul' 'mul' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1 = muxlogic i64 %bitcast_ln275_1"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1 = muxlogic i64 %bitcast_ln276_1"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [5/5] (1.84ns)   --->   "%mul_1 = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1" [./basic_helper.hpp:280]   --->   Operation 86 'dmul' 'mul_1' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2 = muxlogic i64 %bitcast_ln275_2"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_mul_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2 = muxlogic i64 %bitcast_ln276_2"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_mul_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [5/5] (1.84ns)   --->   "%mul_2 = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2" [./basic_helper.hpp:280]   --->   Operation 89 'dmul' 'mul_2' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3 = muxlogic i64 %bitcast_ln275_3"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_mul_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3 = muxlogic i64 %bitcast_ln276_3"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_mul_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [5/5] (1.84ns)   --->   "%mul_3 = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3" [./basic_helper.hpp:280]   --->   Operation 92 'dmul' 'mul_3' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4 = muxlogic i64 %bitcast_ln275_4"   --->   Operation 93 'muxlogic' 'muxLogicI0_to_mul_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4 = muxlogic i64 %bitcast_ln276_4"   --->   Operation 94 'muxlogic' 'muxLogicI1_to_mul_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [5/5] (1.84ns)   --->   "%mul_4 = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4" [./basic_helper.hpp:280]   --->   Operation 95 'dmul' 'mul_4' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5 = muxlogic i64 %bitcast_ln275_5"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_mul_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5 = muxlogic i64 %bitcast_ln276_5"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_mul_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [5/5] (1.84ns)   --->   "%mul_5 = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5" [./basic_helper.hpp:280]   --->   Operation 98 'dmul' 'mul_5' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6 = muxlogic i64 %bitcast_ln275_6"   --->   Operation 99 'muxlogic' 'muxLogicI0_to_mul_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6 = muxlogic i64 %bitcast_ln276_6"   --->   Operation 100 'muxlogic' 'muxLogicI1_to_mul_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [5/5] (1.84ns)   --->   "%mul_6 = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6" [./basic_helper.hpp:280]   --->   Operation 101 'dmul' 'mul_6' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7 = muxlogic i64 %bitcast_ln275_7"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_mul_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7 = muxlogic i64 %bitcast_ln276_7"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_mul_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [5/5] (1.84ns)   --->   "%mul_7 = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7" [./basic_helper.hpp:280]   --->   Operation 104 'dmul' 'mul_7' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 105 [4/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln275, i64 %bitcast_ln276" [./basic_helper.hpp:280]   --->   Operation 105 'dmul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [4/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1" [./basic_helper.hpp:280]   --->   Operation 106 'dmul' 'mul_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [4/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2" [./basic_helper.hpp:280]   --->   Operation 107 'dmul' 'mul_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [4/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3" [./basic_helper.hpp:280]   --->   Operation 108 'dmul' 'mul_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [4/5] (2.15ns)   --->   "%mul_4 = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4" [./basic_helper.hpp:280]   --->   Operation 109 'dmul' 'mul_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [4/5] (2.15ns)   --->   "%mul_5 = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5" [./basic_helper.hpp:280]   --->   Operation 110 'dmul' 'mul_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [4/5] (2.15ns)   --->   "%mul_6 = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6" [./basic_helper.hpp:280]   --->   Operation 111 'dmul' 'mul_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [4/5] (2.15ns)   --->   "%mul_7 = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7" [./basic_helper.hpp:280]   --->   Operation 112 'dmul' 'mul_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 113 [3/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln275, i64 %bitcast_ln276" [./basic_helper.hpp:280]   --->   Operation 113 'dmul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [3/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1" [./basic_helper.hpp:280]   --->   Operation 114 'dmul' 'mul_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [3/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2" [./basic_helper.hpp:280]   --->   Operation 115 'dmul' 'mul_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3" [./basic_helper.hpp:280]   --->   Operation 116 'dmul' 'mul_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [3/5] (2.15ns)   --->   "%mul_4 = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4" [./basic_helper.hpp:280]   --->   Operation 117 'dmul' 'mul_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [3/5] (2.15ns)   --->   "%mul_5 = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5" [./basic_helper.hpp:280]   --->   Operation 118 'dmul' 'mul_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [3/5] (2.15ns)   --->   "%mul_6 = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6" [./basic_helper.hpp:280]   --->   Operation 119 'dmul' 'mul_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [3/5] (2.15ns)   --->   "%mul_7 = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7" [./basic_helper.hpp:280]   --->   Operation 120 'dmul' 'mul_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 121 [2/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln275, i64 %bitcast_ln276" [./basic_helper.hpp:280]   --->   Operation 121 'dmul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1" [./basic_helper.hpp:280]   --->   Operation 122 'dmul' 'mul_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2" [./basic_helper.hpp:280]   --->   Operation 123 'dmul' 'mul_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3" [./basic_helper.hpp:280]   --->   Operation 124 'dmul' 'mul_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [2/5] (2.15ns)   --->   "%mul_4 = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4" [./basic_helper.hpp:280]   --->   Operation 125 'dmul' 'mul_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [2/5] (2.15ns)   --->   "%mul_5 = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5" [./basic_helper.hpp:280]   --->   Operation 126 'dmul' 'mul_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [2/5] (2.15ns)   --->   "%mul_6 = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6" [./basic_helper.hpp:280]   --->   Operation 127 'dmul' 'mul_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [2/5] (2.15ns)   --->   "%mul_7 = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7" [./basic_helper.hpp:280]   --->   Operation 128 'dmul' 'mul_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = (!icmp_ln273)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:274]   --->   Operation 129 'specpipeline' 'specpipeline_ln274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [./basic_helper.hpp:273]   --->   Operation 130 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/5] (0.09ns)   --->   "%mul = dmul i64 %bitcast_ln275, i64 %bitcast_ln276" [./basic_helper.hpp:280]   --->   Operation 131 'dmul' 'mul' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/5] (0.09ns)   --->   "%mul_1 = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1" [./basic_helper.hpp:280]   --->   Operation 132 'dmul' 'mul_1' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/5] (0.09ns)   --->   "%mul_2 = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2" [./basic_helper.hpp:280]   --->   Operation 133 'dmul' 'mul_2' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/5] (0.09ns)   --->   "%mul_3 = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3" [./basic_helper.hpp:280]   --->   Operation 134 'dmul' 'mul_3' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/5] (0.09ns)   --->   "%mul_4 = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4" [./basic_helper.hpp:280]   --->   Operation 135 'dmul' 'mul_4' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/5] (0.09ns)   --->   "%mul_5 = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5" [./basic_helper.hpp:280]   --->   Operation 136 'dmul' 'mul_5' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/5] (0.09ns)   --->   "%mul_6 = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6" [./basic_helper.hpp:280]   --->   Operation 137 'dmul' 'mul_6' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/5] (0.09ns)   --->   "%mul_7 = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7" [./basic_helper.hpp:280]   --->   Operation 138 'dmul' 'mul_7' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i64 %mul" [./basic_helper.hpp:282]   --->   Operation 139 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i64 %mul_1" [./basic_helper.hpp:282]   --->   Operation 140 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln282_2 = bitcast i64 %mul_2" [./basic_helper.hpp:282]   --->   Operation 141 'bitcast' 'bitcast_ln282_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln282_3 = bitcast i64 %mul_3" [./basic_helper.hpp:282]   --->   Operation 142 'bitcast' 'bitcast_ln282_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln282_4 = bitcast i64 %mul_4" [./basic_helper.hpp:282]   --->   Operation 143 'bitcast' 'bitcast_ln282_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln282_5 = bitcast i64 %mul_5" [./basic_helper.hpp:282]   --->   Operation 144 'bitcast' 'bitcast_ln282_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln282_6 = bitcast i64 %mul_6" [./basic_helper.hpp:282]   --->   Operation 145 'bitcast' 'bitcast_ln282_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln282_7 = bitcast i64 %mul_7" [./basic_helper.hpp:282]   --->   Operation 146 'bitcast' 'bitcast_ln282_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln282_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln282_7, i64 %bitcast_ln282_6, i64 %bitcast_ln282_5, i64 %bitcast_ln282_4, i64 %bitcast_ln282_3, i64 %bitcast_ln282_2, i64 %bitcast_ln282_1, i64 %bitcast_ln282" [./basic_helper.hpp:282]   --->   Operation 147 'bitconcatenate' 'or_ln282_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln282 = muxlogic i512 %or_ln282_s"   --->   Operation 148 'muxlogic' 'muxLogicData_to_write_ln282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.91ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %temp, i512 %or_ln282_s" [./basic_helper.hpp:282]   --->   Operation 149 'write' 'write_ln282' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln273 = br void %VITIS_LOOP_278_1" [./basic_helper.hpp:273]   --->   Operation 150 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasConstr_axpyfifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colScale_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                            (alloca        ) [ 01000000]
specinterface_ln0                            (specinterface ) [ 00000000]
specinterface_ln0                            (specinterface ) [ 00000000]
specinterface_ln0                            (specinterface ) [ 00000000]
muxLogicCE_to_n_5_read                       (muxlogic      ) [ 00000000]
n_5_read                                     (read          ) [ 00000000]
muxLogicData_to_store_ln0                    (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln0                    (muxlogic      ) [ 00000000]
store_ln0                                    (store         ) [ 00000000]
br_ln273                                     (br            ) [ 00000000]
MuxLogicAddr_to_i_load                       (muxlogic      ) [ 00000000]
i_load                                       (load          ) [ 00000000]
add_ln273                                    (add           ) [ 00000000]
zext_ln269                                   (zext          ) [ 00000000]
icmp_ln273                                   (icmp          ) [ 01111110]
br_ln273                                     (br            ) [ 00000000]
muxLogicData_to_store_ln273                  (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln273                  (muxlogic      ) [ 00000000]
store_ln273                                  (store         ) [ 00000000]
muxLogicCE_to_dualInfeasConstr_axpyfifo_read (muxlogic      ) [ 00000000]
dualInfeasConstr_axpyfifo_read               (read          ) [ 00000000]
trunc_ln275                                  (trunc         ) [ 00000000]
trunc_ln275_s                                (partselect    ) [ 00000000]
trunc_ln275_1                                (partselect    ) [ 00000000]
trunc_ln275_2                                (partselect    ) [ 00000000]
trunc_ln275_3                                (partselect    ) [ 00000000]
trunc_ln275_4                                (partselect    ) [ 00000000]
trunc_ln275_5                                (partselect    ) [ 00000000]
trunc_ln275_6                                (partselect    ) [ 00000000]
bitcast_ln275                                (bitcast       ) [ 01011111]
bitcast_ln275_1                              (bitcast       ) [ 01011111]
bitcast_ln275_2                              (bitcast       ) [ 01011111]
bitcast_ln275_3                              (bitcast       ) [ 01011111]
bitcast_ln275_4                              (bitcast       ) [ 01011111]
bitcast_ln275_5                              (bitcast       ) [ 01011111]
bitcast_ln275_6                              (bitcast       ) [ 01011111]
bitcast_ln275_7                              (bitcast       ) [ 01011111]
muxLogicCE_to_colScale_fifo_read             (muxlogic      ) [ 00000000]
colScale_fifo_read                           (read          ) [ 00000000]
trunc_ln276                                  (trunc         ) [ 00000000]
trunc_ln276_s                                (partselect    ) [ 00000000]
trunc_ln276_1                                (partselect    ) [ 00000000]
trunc_ln276_2                                (partselect    ) [ 00000000]
trunc_ln276_3                                (partselect    ) [ 00000000]
trunc_ln276_4                                (partselect    ) [ 00000000]
trunc_ln276_5                                (partselect    ) [ 00000000]
trunc_ln276_6                                (partselect    ) [ 00000000]
bitcast_ln276                                (bitcast       ) [ 01011111]
bitcast_ln276_1                              (bitcast       ) [ 01011111]
bitcast_ln276_2                              (bitcast       ) [ 01011111]
bitcast_ln276_3                              (bitcast       ) [ 01011111]
bitcast_ln276_4                              (bitcast       ) [ 01011111]
bitcast_ln276_5                              (bitcast       ) [ 01011111]
bitcast_ln276_6                              (bitcast       ) [ 01011111]
bitcast_ln276_7                              (bitcast       ) [ 01011111]
muxLogicI0_to_mul                            (muxlogic      ) [ 00000000]
muxLogicI1_to_mul                            (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_1                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_1                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_2                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_2                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_3                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_3                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_4                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_4                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_5                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_5                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_6                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_6                          (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_7                          (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_7                          (muxlogic      ) [ 00000000]
specpipeline_ln274                           (specpipeline  ) [ 00000000]
specloopname_ln273                           (specloopname  ) [ 00000000]
mul                                          (dmul          ) [ 00000000]
mul_1                                        (dmul          ) [ 00000000]
mul_2                                        (dmul          ) [ 00000000]
mul_3                                        (dmul          ) [ 00000000]
mul_4                                        (dmul          ) [ 00000000]
mul_5                                        (dmul          ) [ 00000000]
mul_6                                        (dmul          ) [ 00000000]
mul_7                                        (dmul          ) [ 00000000]
bitcast_ln282                                (bitcast       ) [ 00000000]
bitcast_ln282_1                              (bitcast       ) [ 00000000]
bitcast_ln282_2                              (bitcast       ) [ 00000000]
bitcast_ln282_3                              (bitcast       ) [ 00000000]
bitcast_ln282_4                              (bitcast       ) [ 00000000]
bitcast_ln282_5                              (bitcast       ) [ 00000000]
bitcast_ln282_6                              (bitcast       ) [ 00000000]
bitcast_ln282_7                              (bitcast       ) [ 00000000]
or_ln282_s                                   (bitconcatenate) [ 00000000]
muxLogicData_to_write_ln282                  (muxlogic      ) [ 00000000]
write_ln282                                  (write         ) [ 00000000]
br_ln273                                     (br            ) [ 00000000]
ret_ln0                                      (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dualInfeasConstr_axpyfifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_axpyfifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="colScale_fifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale_fifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="n_5_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_5_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dualInfeasConstr_axpyfifo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="512" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dualInfeasConstr_axpyfifo_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="colScale_fifo_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="512" slack="0"/>
<pin id="86" dir="0" index="1" bw="512" slack="0"/>
<pin id="87" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale_fifo_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln282_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="512" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln282/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="1"/>
<pin id="99" dir="0" index="1" bw="64" slack="1"/>
<pin id="100" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="0" index="1" bw="64" slack="1"/>
<pin id="104" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="0" index="1" bw="64" slack="1"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_2/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_3/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_4/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="64" slack="1"/>
<pin id="120" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_5/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="0" index="1" bw="64" slack="1"/>
<pin id="124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_6/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_7/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="muxLogicCE_to_n_5_read_fu_129">
<pin_list>
<pin id="130" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_5_read/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="muxLogicData_to_store_ln0_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="muxLogicAddr_to_store_ln0_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="MuxLogicAddr_to_i_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln273_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln273/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln269_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln273_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="muxLogicData_to_store_ln273_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln273/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="muxLogicAddr_to_store_ln273_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln273/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln273_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="muxLogicCE_to_dualInfeasConstr_axpyfifo_read_fu_177">
<pin_list>
<pin id="178" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dualInfeasConstr_axpyfifo_read/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln275_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="512" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln275/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln275_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="512" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_s/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln275_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="512" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="0" index="3" bw="9" slack="0"/>
<pin id="198" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln275_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="512" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="0" index="3" bw="9" slack="0"/>
<pin id="208" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln275_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="512" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="0" index="3" bw="10" slack="0"/>
<pin id="218" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_3/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln275_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="512" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="0" index="3" bw="10" slack="0"/>
<pin id="228" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_4/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln275_5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="512" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="0" index="3" bw="10" slack="0"/>
<pin id="238" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_5/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln275_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="0" index="3" bw="10" slack="0"/>
<pin id="248" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln275_6/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="bitcast_ln275_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bitcast_ln275_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bitcast_ln275_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln275_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln275_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln275_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_5/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln275_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_6/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln275_7_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln275_7/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="muxLogicCE_to_colScale_fifo_read_fu_285">
<pin_list>
<pin id="286" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colScale_fifo_read/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln276_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln276_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="512" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="0" index="3" bw="8" slack="0"/>
<pin id="296" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_s/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln276_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="512" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="0" index="3" bw="9" slack="0"/>
<pin id="306" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln276_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="512" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="0" index="3" bw="9" slack="0"/>
<pin id="316" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_2/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln276_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="512" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="0" index="3" bw="10" slack="0"/>
<pin id="326" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_3/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln276_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="512" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="0" index="3" bw="10" slack="0"/>
<pin id="336" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_4/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln276_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="512" slack="0"/>
<pin id="344" dir="0" index="2" bw="10" slack="0"/>
<pin id="345" dir="0" index="3" bw="10" slack="0"/>
<pin id="346" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_5/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln276_6_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="512" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="0" index="3" bw="10" slack="0"/>
<pin id="356" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln276_6/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln276_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bitcast_ln276_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bitcast_ln276_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln276_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="bitcast_ln276_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_4/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="bitcast_ln276_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_5/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bitcast_ln276_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_6/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="bitcast_ln276_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_7/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_3/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_4/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_4/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_5/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_5/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_6/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_6/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_7/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_7/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="bitcast_ln282_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="bitcast_ln282_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_1/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln282_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_2/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="bitcast_ln282_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_3/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="bitcast_ln282_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_4/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="bitcast_ln282_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_5/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bitcast_ln282_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_6/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bitcast_ln282_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_7/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln282_s_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="512" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="0" index="2" bw="64" slack="0"/>
<pin id="493" dir="0" index="3" bw="64" slack="0"/>
<pin id="494" dir="0" index="4" bw="64" slack="0"/>
<pin id="495" dir="0" index="5" bw="64" slack="0"/>
<pin id="496" dir="0" index="6" bw="64" slack="0"/>
<pin id="497" dir="0" index="7" bw="64" slack="0"/>
<pin id="498" dir="0" index="8" bw="64" slack="0"/>
<pin id="499" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln282_s/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="muxLogicData_to_write_ln282_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="0"/>
<pin id="512" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln282/7 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="31" slack="0"/>
<pin id="516" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="524" class="1005" name="icmp_ln273_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="5"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln273 "/>
</bind>
</comp>

<comp id="528" class="1005" name="bitcast_ln275_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275 "/>
</bind>
</comp>

<comp id="534" class="1005" name="bitcast_ln275_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="bitcast_ln275_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="bitcast_ln275_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="bitcast_ln275_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_4 "/>
</bind>
</comp>

<comp id="558" class="1005" name="bitcast_ln275_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_5 "/>
</bind>
</comp>

<comp id="564" class="1005" name="bitcast_ln275_6_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="bitcast_ln275_7_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln275_7 "/>
</bind>
</comp>

<comp id="576" class="1005" name="bitcast_ln276_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276 "/>
</bind>
</comp>

<comp id="582" class="1005" name="bitcast_ln276_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="bitcast_ln276_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="bitcast_ln276_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="bitcast_ln276_4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="bitcast_ln276_5_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="bitcast_ln276_6_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_6 "/>
</bind>
</comp>

<comp id="618" class="1005" name="bitcast_ln276_7_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln276_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="72" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="149" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="149" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="78" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="78" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="78" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="78" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="78" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="78" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="179" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="183" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="193" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="203" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="213" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="223" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="233" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="243" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="84" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="84" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="84" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="84" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="84" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="84" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="84" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="84" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="287" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="291" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="301" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="311" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="321" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="331" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="341" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="351" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="253" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="361" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="257" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="365" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="261" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="369" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="265" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="373" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="269" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="377" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="273" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="381" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="277" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="385" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="281" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="389" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="97" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="101" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="105" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="109" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="113" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="117" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="121" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="125" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="502"><net_src comp="481" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="503"><net_src comp="477" pin="1"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="473" pin="1"/><net_sink comp="489" pin=4"/></net>

<net id="505"><net_src comp="469" pin="1"/><net_sink comp="489" pin=5"/></net>

<net id="506"><net_src comp="465" pin="1"/><net_sink comp="489" pin=6"/></net>

<net id="507"><net_src comp="461" pin="1"/><net_sink comp="489" pin=7"/></net>

<net id="508"><net_src comp="457" pin="1"/><net_sink comp="489" pin=8"/></net>

<net id="509"><net_src comp="489" pin="9"/><net_sink comp="90" pin=2"/></net>

<net id="513"><net_src comp="489" pin="9"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="68" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="527"><net_src comp="159" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="253" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="537"><net_src comp="257" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="543"><net_src comp="261" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="549"><net_src comp="265" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="555"><net_src comp="269" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="561"><net_src comp="273" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="567"><net_src comp="277" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="573"><net_src comp="281" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="579"><net_src comp="361" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="585"><net_src comp="365" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="591"><net_src comp="369" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="597"><net_src comp="373" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="603"><net_src comp="377" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="609"><net_src comp="381" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="615"><net_src comp="385" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="621"><net_src comp="389" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {7 }
 - Input state : 
	Port: edot_Pipeline_edot : n_5 | {1 }
	Port: edot_Pipeline_edot : dualInfeasConstr_axpyfifo | {2 }
	Port: edot_Pipeline_edot : colScale_fifo | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		add_ln273 : 2
		zext_ln269 : 2
		icmp_ln273 : 3
		br_ln273 : 4
		muxLogicData_to_store_ln273 : 3
		muxLogicAddr_to_store_ln273 : 1
		store_ln273 : 3
	State 2
		bitcast_ln275 : 1
		bitcast_ln275_1 : 1
		bitcast_ln275_2 : 1
		bitcast_ln275_3 : 1
		bitcast_ln275_4 : 1
		bitcast_ln275_5 : 1
		bitcast_ln275_6 : 1
		bitcast_ln275_7 : 1
		bitcast_ln276 : 1
		bitcast_ln276_1 : 1
		bitcast_ln276_2 : 1
		bitcast_ln276_3 : 1
		bitcast_ln276_4 : 1
		bitcast_ln276_5 : 1
		bitcast_ln276_6 : 1
		bitcast_ln276_7 : 1
		muxLogicI0_to_mul : 2
		muxLogicI1_to_mul : 2
		muxLogicI0_to_mul_1 : 2
		muxLogicI1_to_mul_1 : 2
		muxLogicI0_to_mul_2 : 2
		muxLogicI1_to_mul_2 : 2
		muxLogicI0_to_mul_3 : 2
		muxLogicI1_to_mul_3 : 2
		muxLogicI0_to_mul_4 : 2
		muxLogicI1_to_mul_4 : 2
		muxLogicI0_to_mul_5 : 2
		muxLogicI1_to_mul_5 : 2
		muxLogicI0_to_mul_6 : 2
		muxLogicI1_to_mul_6 : 2
		muxLogicI0_to_mul_7 : 2
		muxLogicI1_to_mul_7 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		bitcast_ln282 : 1
		bitcast_ln282_1 : 1
		bitcast_ln282_2 : 1
		bitcast_ln282_3 : 1
		bitcast_ln282_4 : 1
		bitcast_ln282_5 : 1
		bitcast_ln282_6 : 1
		bitcast_ln282_7 : 1
		or_ln282_s : 2
		muxLogicData_to_write_ln282 : 3
		write_ln282 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_97                      |    6    |   174   |   215   |
|          |                      grp_fu_101                     |    6    |   174   |   215   |
|          |                      grp_fu_105                     |    6    |   174   |   215   |
|   dmul   |                      grp_fu_109                     |    6    |   174   |   215   |
|          |                      grp_fu_113                     |    6    |   174   |   215   |
|          |                      grp_fu_117                     |    6    |   174   |   215   |
|          |                      grp_fu_121                     |    6    |   174   |   215   |
|          |                      grp_fu_125                     |    6    |   174   |   215   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    add   |                   add_ln273_fu_149                  |    0    |    0    |    31   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln273_fu_159                  |    0    |    0    |    16   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 n_5_read_read_fu_72                 |    0    |    0    |    0    |
|   read   |      dualInfeasConstr_axpyfifo_read_read_fu_78      |    0    |    0    |    0    |
|          |            colScale_fifo_read_read_fu_84            |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   write  |               write_ln282_write_fu_90               |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |            muxLogicCE_to_n_5_read_fu_129            |    0    |    0    |    0    |
|          |           muxLogicData_to_store_ln0_fu_131          |    0    |    0    |    0    |
|          |           muxLogicAddr_to_store_ln0_fu_135          |    0    |    0    |    0    |
|          |            MuxLogicAddr_to_i_load_fu_143            |    0    |    0    |    0    |
|          |          muxLogicData_to_store_ln273_fu_165         |    0    |    0    |    0    |
|          |          muxLogicAddr_to_store_ln273_fu_169         |    0    |    0    |    0    |
|          | muxLogicCE_to_dualInfeasConstr_axpyfifo_read_fu_177 |    0    |    0    |    0    |
|          |       muxLogicCE_to_colScale_fifo_read_fu_285       |    0    |    0    |    0    |
|          |                      grp_fu_393                     |    0    |    0    |    0    |
|          |                      grp_fu_397                     |    0    |    0    |    0    |
|          |                      grp_fu_401                     |    0    |    0    |    0    |
|          |                      grp_fu_405                     |    0    |    0    |    0    |
| muxlogic |                      grp_fu_409                     |    0    |    0    |    0    |
|          |                      grp_fu_413                     |    0    |    0    |    0    |
|          |                      grp_fu_417                     |    0    |    0    |    0    |
|          |                      grp_fu_421                     |    0    |    0    |    0    |
|          |                      grp_fu_425                     |    0    |    0    |    0    |
|          |                      grp_fu_429                     |    0    |    0    |    0    |
|          |                      grp_fu_433                     |    0    |    0    |    0    |
|          |                      grp_fu_437                     |    0    |    0    |    0    |
|          |                      grp_fu_441                     |    0    |    0    |    0    |
|          |                      grp_fu_445                     |    0    |    0    |    0    |
|          |                      grp_fu_449                     |    0    |    0    |    0    |
|          |                      grp_fu_453                     |    0    |    0    |    0    |
|          |          muxLogicData_to_write_ln282_fu_510         |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   zext   |                  zext_ln269_fu_155                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   trunc  |                  trunc_ln275_fu_179                 |    0    |    0    |    0    |
|          |                  trunc_ln276_fu_287                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 trunc_ln275_s_fu_183                |    0    |    0    |    0    |
|          |                 trunc_ln275_1_fu_193                |    0    |    0    |    0    |
|          |                 trunc_ln275_2_fu_203                |    0    |    0    |    0    |
|          |                 trunc_ln275_3_fu_213                |    0    |    0    |    0    |
|          |                 trunc_ln275_4_fu_223                |    0    |    0    |    0    |
|          |                 trunc_ln275_5_fu_233                |    0    |    0    |    0    |
|partselect|                 trunc_ln275_6_fu_243                |    0    |    0    |    0    |
|          |                 trunc_ln276_s_fu_291                |    0    |    0    |    0    |
|          |                 trunc_ln276_1_fu_301                |    0    |    0    |    0    |
|          |                 trunc_ln276_2_fu_311                |    0    |    0    |    0    |
|          |                 trunc_ln276_3_fu_321                |    0    |    0    |    0    |
|          |                 trunc_ln276_4_fu_331                |    0    |    0    |    0    |
|          |                 trunc_ln276_5_fu_341                |    0    |    0    |    0    |
|          |                 trunc_ln276_6_fu_351                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                  or_ln282_s_fu_489                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |    48   |   1392  |   1767  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln275_1_reg_534|   64   |
|bitcast_ln275_2_reg_540|   64   |
|bitcast_ln275_3_reg_546|   64   |
|bitcast_ln275_4_reg_552|   64   |
|bitcast_ln275_5_reg_558|   64   |
|bitcast_ln275_6_reg_564|   64   |
|bitcast_ln275_7_reg_570|   64   |
| bitcast_ln275_reg_528 |   64   |
|bitcast_ln276_1_reg_582|   64   |
|bitcast_ln276_2_reg_588|   64   |
|bitcast_ln276_3_reg_594|   64   |
|bitcast_ln276_4_reg_600|   64   |
|bitcast_ln276_5_reg_606|   64   |
|bitcast_ln276_6_reg_612|   64   |
|bitcast_ln276_7_reg_618|   64   |
| bitcast_ln276_reg_576 |   64   |
|       i_reg_514       |   31   |
|   icmp_ln273_reg_524  |    1   |
+-----------------------+--------+
|         Total         |  1056  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_393 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_397 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_401 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_405 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_409 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_413 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_417 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_421 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_425 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_429 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_433 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_437 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_441 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_445 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_449 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_453 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  2048  ||  7.312  ||    0    ||   1024  |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  1392  |  1767  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |  1024  |
|  Register |    -   |    -   |  1056  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    7   |  2448  |  2791  |
+-----------+--------+--------+--------+--------+
