#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  2 15:31:25 2020
# Process ID: 2400
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11260 C:\GitHub\ReconHardware\FPGA_Files\Projects_Testing\imageFilterIP-master\imageFilterIP-master\dma_handle\dma_handle.xpr
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/vivado.log
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/dma_handle.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle'
INFO: [Project 1-313] Project file moved from 'C:/Users/monke/Downloads/imageFilterIP-master/imageFilterIP-master/dma_handle' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/GitHub/ReconHardware/FPGA_Files/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/GitHub/Xilinx/Vivado/2020.1/data/boards/board_files'; using path 'C:/Xilinx/Vivado/2020.1/data/boards/board_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.531 ; gain = 732.828
open_bd_design {C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/dma_handle.srcs/sources_1/bd/dma_FIFO/dma_FIFO.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Successfully read diagram <dma_FIFO> from BD file <C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/imageFilterIP-master/imageFilterIP-master/dma_handle/dma_handle.srcs/sources_1/bd/dma_FIFO/dma_FIFO.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1674.168 ; gain = 75.445
update_compile_order -fileset sources_1
set_property location {2 545 106} [get_bd_cells axis_data_fifo_0]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 19:40:36 2020...
