<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\ALUCPU.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\RegFile.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\SignExtendSelector.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\bus.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\buttonModule.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\config.vh<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\constants.vh<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\control_alu.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\control_branch.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\control_bypass_ex.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\control_main.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\control_stall_id.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\cpu.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\i2c.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\i2capi.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\mem_read_selector.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\mem_write_selector.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\memory.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\screen.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\screenVGA\VGAMod.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\screenVGA\gowin_dpb\gowin_dpb.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\screenVGA\gowin_osc\gowin_osc.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\screenVGA\gowin_sp\gowin_sp.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\seven_segment.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\signExtend.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\soc.v<br>
C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\textEngine.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct  2 13:38:51 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.783s, Peak memory usage = 410.285MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 410.285MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 410.285MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.187s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 14s, Peak memory usage = 410.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.21s, Peak memory usage = 410.285MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.257s, Peak memory usage = 410.285MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 15s, Peak memory usage = 410.285MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1671</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1434</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4382</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>356</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1898</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2128</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>188</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>188</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4576(4388 LUT, 188 ALU) / 8640</td>
<td>53%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1671 / 6693</td>
<td>25%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1671 / 6693</td>
<td>25%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>7 / 26</td>
<td>27%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>29.492(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1681</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s8/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s3/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2124_s3/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s3/I1</td>
</tr>
<tr>
<td>10.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_1/ALUInB_0_s3/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s7/I0</td>
</tr>
<tr>
<td>12.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/ALUInB_0_s7/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_0_s/I1</td>
</tr>
<tr>
<td>14.506</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_0_s/COUT</td>
</tr>
<tr>
<td>14.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/CIN</td>
</tr>
<tr>
<td>14.563</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>14.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>14.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.734</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.791</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.848</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.905</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.962</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.209</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>17.169</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s19/I2</td>
</tr>
<tr>
<td>17.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s19/F</td>
</tr>
<tr>
<td>18.951</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s18/I1</td>
</tr>
<tr>
<td>20.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s18/F</td>
</tr>
<tr>
<td>21.010</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s15/I3</td>
</tr>
<tr>
<td>21.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s15/F</td>
</tr>
<tr>
<td>22.596</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s8/I3</td>
</tr>
<tr>
<td>23.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s3/I3</td>
</tr>
<tr>
<td>24.808</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2033_s3/F</td>
</tr>
<tr>
<td>25.768</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s16/I0</td>
</tr>
<tr>
<td>26.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s16/F</td>
</tr>
<tr>
<td>27.760</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s10/I3</td>
</tr>
<tr>
<td>28.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2125_s10/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s4/I0</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>31.338</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n355_s4/I0</td>
</tr>
<tr>
<td>32.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>mem/n355_s4/F</td>
</tr>
<tr>
<td>33.330</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s/I2</td>
</tr>
<tr>
<td>34.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bu/screen_wen_Z_s/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/WREA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>37.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>37.644</td>
<td>-0.089</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.452, 49.509%; route: 16.320, 49.112%; tC2Q: 0.458, 1.379%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1681</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s8/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s3/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2124_s3/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s3/I1</td>
</tr>
<tr>
<td>10.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_1/ALUInB_0_s3/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s7/I0</td>
</tr>
<tr>
<td>12.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/ALUInB_0_s7/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_0_s/I1</td>
</tr>
<tr>
<td>14.506</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_0_s/COUT</td>
</tr>
<tr>
<td>14.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/CIN</td>
</tr>
<tr>
<td>14.563</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>14.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>14.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.734</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.791</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.848</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.905</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.962</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.209</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/SUM</td>
</tr>
<tr>
<td>17.169</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s19/I2</td>
</tr>
<tr>
<td>17.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s19/F</td>
</tr>
<tr>
<td>18.951</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s18/I1</td>
</tr>
<tr>
<td>20.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s18/F</td>
</tr>
<tr>
<td>21.010</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s15/I3</td>
</tr>
<tr>
<td>21.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s15/F</td>
</tr>
<tr>
<td>22.596</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s8/I3</td>
</tr>
<tr>
<td>23.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2033_s3/I3</td>
</tr>
<tr>
<td>24.808</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2033_s3/F</td>
</tr>
<tr>
<td>25.768</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s16/I0</td>
</tr>
<tr>
<td>26.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s16/F</td>
</tr>
<tr>
<td>27.760</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2125_s10/I3</td>
</tr>
<tr>
<td>28.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2125_s10/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s4/I0</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>31.338</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n355_s4/I0</td>
</tr>
<tr>
<td>32.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>mem/n355_s4/F</td>
</tr>
<tr>
<td>33.330</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s/I2</td>
</tr>
<tr>
<td>34.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bu/screen_wen_Z_s/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0/WREA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>37.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>37.644</td>
<td>-0.089</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.452, 49.509%; route: 16.320, 49.112%; tC2Q: 0.458, 1.379%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1681</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_10_s0/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>cpu_1/wRegData_10_s0/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInA_10_s3/I1</td>
</tr>
<tr>
<td>10.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInA_10_s3/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInA_10_s0/I0</td>
</tr>
<tr>
<td>12.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_1/ALUInA_10_s0/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n42_s6/I1</td>
</tr>
<tr>
<td>14.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n42_s6/F</td>
</tr>
<tr>
<td>15.520</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n42_s3/I1</td>
</tr>
<tr>
<td>16.619</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n42_s3/F</td>
</tr>
<tr>
<td>17.579</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_9_s28/I1</td>
</tr>
<tr>
<td>18.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_9_s28/F</td>
</tr>
<tr>
<td>19.638</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s8/I1</td>
</tr>
<tr>
<td>20.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s8/F</td>
</tr>
<tr>
<td>21.697</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s4/I0</td>
</tr>
<tr>
<td>22.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s4/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s2/I2</td>
</tr>
<tr>
<td>24.511</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s2/F</td>
</tr>
<tr>
<td>25.471</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>26.097</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>27.057</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s/I1</td>
</tr>
<tr>
<td>28.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>29.116</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/ADA[3]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>37.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>37.690</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.336, 48.968%; route: 13.440, 49.349%; tC2Q: 0.458, 1.683%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1681</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/wRegData_10_s0/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>cpu_1/wRegData_10_s0/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInA_10_s3/I1</td>
</tr>
<tr>
<td>10.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInA_10_s3/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInA_10_s0/I0</td>
</tr>
<tr>
<td>12.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_1/ALUInA_10_s0/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n42_s6/I1</td>
</tr>
<tr>
<td>14.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n42_s6/F</td>
</tr>
<tr>
<td>15.520</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n42_s3/I1</td>
</tr>
<tr>
<td>16.619</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n42_s3/F</td>
</tr>
<tr>
<td>17.579</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_9_s28/I1</td>
</tr>
<tr>
<td>18.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_9_s28/F</td>
</tr>
<tr>
<td>19.638</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s8/I1</td>
</tr>
<tr>
<td>20.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s8/F</td>
</tr>
<tr>
<td>21.697</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s4/I0</td>
</tr>
<tr>
<td>22.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s4/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s2/I2</td>
</tr>
<tr>
<td>24.511</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s2/F</td>
</tr>
<tr>
<td>25.471</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>26.097</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>27.057</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s/I1</td>
</tr>
<tr>
<td>28.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>29.116</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0/ADA[3]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>37.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>37.690</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.336, 48.968%; route: 13.440, 49.349%; tC2Q: 0.458, 1.683%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1681</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s8/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2124_s3/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2124_s3/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s3/I1</td>
</tr>
<tr>
<td>10.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu_1/ALUInB_0_s3/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s7/I0</td>
</tr>
<tr>
<td>12.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/ALUInB_0_s7/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n55_s5/I1</td>
</tr>
<tr>
<td>14.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n55_s5/F</td>
</tr>
<tr>
<td>15.520</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n53_s3/I1</td>
</tr>
<tr>
<td>16.619</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/cpu_alu/n53_s3/F</td>
</tr>
<tr>
<td>17.579</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2034_s13/I1</td>
</tr>
<tr>
<td>18.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n2034_s13/F</td>
</tr>
<tr>
<td>19.638</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s13/I1</td>
</tr>
<tr>
<td>20.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s13/F</td>
</tr>
<tr>
<td>21.697</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s10/I0</td>
</tr>
<tr>
<td>22.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s10/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s8/I1</td>
</tr>
<tr>
<td>24.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/data_addr_Z_4_s8/F</td>
</tr>
<tr>
<td>25.748</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_4_s7/I1</td>
</tr>
<tr>
<td>26.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu_1/data_addr_Z_4_s7/F</td>
</tr>
<tr>
<td>27.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/ADA[6]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>37.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>37.690</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.987, 50.094%; route: 12.480, 48.138%; tC2Q: 0.458, 1.768%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
