#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025a6f702720 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000025a6f7028b0_0 .var "clk", 0 0;
v0000025a6f6e8b30_0 .var "rst", 0 0;
    .scope S_0000025a6f702720;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a6f7028b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a6f6e8b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a6f6e8b30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000025a6f702720;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0000025a6f7028b0_0;
    %inv;
    %store/vec4 v0000025a6f7028b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a6f702720;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "test_fir.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025a6f702720 {0 0 0};
    %vpi_call 2 18 "$display", "Hello, Verilog simulation is working!" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test_fir.v";
