Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 32bdf94ebb6748d0b76bf00bad8cf5ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scroller_behav xil_defaultlib.tb_scroller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRNG_3bit
Compiling module xil_defaultlib.PRNG_7bit_v3
Compiling module xil_defaultlib.Block_Gen_v2
Compiling module xil_defaultlib.tb_scroller
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scroller_behav
