[2025-09-17 19:12:21] START suite=cs trace=cloud9_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2298166 heartbeat IPC: 4.351 cumulative IPC: 4.351 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4452274 heartbeat IPC: 4.642 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4452274 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4452274 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15092073 heartbeat IPC: 0.9399 cumulative IPC: 0.9399 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 25945849 heartbeat IPC: 0.9213 cumulative IPC: 0.9305 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 36952853 heartbeat IPC: 0.9085 cumulative IPC: 0.9231 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 48066592 heartbeat IPC: 0.8998 cumulative IPC: 0.9171 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 59224172 heartbeat IPC: 0.8963 cumulative IPC: 0.9129 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 70364365 heartbeat IPC: 0.8977 cumulative IPC: 0.9103 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 81526268 heartbeat IPC: 0.8959 cumulative IPC: 0.9082 (Simulation time: 00 hr 08 min 30 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 92672816 heartbeat IPC: 0.8971 cumulative IPC: 0.9068 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 103293554 heartbeat IPC: 0.9416 cumulative IPC: 0.9106 (Simulation time: 00 hr 10 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 109539135 cumulative IPC: 0.9129 (Simulation time: 00 hr 11 min 36 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 109539135 cumulative IPC: 0.9129 (Simulation time: 00 hr 11 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9129 instructions: 100000004 cycles: 109539135
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.635 Average ROB Occupancy at Mispredict: 759.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6317
BRANCH_INDIRECT: 7e-05
BRANCH_CONDITIONAL: 0.00324
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 19330
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 157.51111
REPLAY_LOAD: 89.346664
NON_REPLAY_LOAD: 36.94

== Total ==
ADDR_TRANS: 7088
REPLAY_LOAD: 6701
NON_REPLAY_LOAD: 5541

== Counts ==
ADDR_TRANS: 45
REPLAY_LOAD: 75
NON_REPLAY_LOAD: 150

cpu0->cpu0_STLB TOTAL        ACCESS:      87987 HIT:      86144 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      87987 HIT:      86144 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 266.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     421358 HIT:     230972 MISS:     190386 MSHR_MERGE:       2495
cpu0->cpu0_L2C LOAD         ACCESS:     174661 HIT:      36435 MISS:     138226 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:       4175 HIT:       1748 MISS:       2427 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     127483 HIT:      81365 MISS:      46118 MSHR_MERGE:       2491
cpu0->cpu0_L2C WRITE        ACCESS:     111376 HIT:     111331 MISS:         45 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3663 HIT:         93 MISS:       3570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      92525 ISSUED:      92525 USEFUL:      39305 USELESS:        636
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12413306 HIT:   12413259 MISS:         47 MSHR_MERGE:         14
cpu0->cpu0_L1I LOAD         ACCESS:   12413306 HIT:   12413259 MISS:         47 MSHR_MERGE:         14
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19215585 HIT:   18954179 MISS:     261406 MSHR_MERGE:      43982
cpu0->cpu0_L1D LOAD         ACCESS:   12856455 HIT:   12643672 MISS:     212783 MSHR_MERGE:      38155
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     277178 HIT:     241994 MISS:      35184 MSHR_MERGE:        226
cpu0->cpu0_L1D WRITE        ACCESS:    6077975 HIT:    6068213 MISS:       9762 MSHR_MERGE:       5587
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3977 HIT:        300 MISS:       3677 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:     277180 ISSUED:     277178 USEFUL:      34321 USELESS:        640
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10584491 HIT:   10584472 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB LOAD         ACCESS:   10584491 HIT:   10584472 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 146.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18822770 HIT:   18728840 MISS:      93930 MSHR_MERGE:       5959
cpu0->cpu0_DTLB LOAD         ACCESS:   18822770 HIT:   18728840 MISS:      93930 MSHR_MERGE:       5959
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.5 cycles
cpu0->LLC TOTAL        ACCESS:     288158 HIT:     163659 MISS:     124499 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     138222 HIT:      48353 MISS:      89869 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2427 HIT:        503 MISS:       1924 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43627 HIT:      13933 MISS:      29694 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     100312 HIT:     100257 MISS:         55 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3570 HIT:        613 MISS:       2957 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        221
  ROW_BUFFER_MISS:     124222
  AVG DBUS CONGESTED CYCLE: 5.491
Channel 0 WQ ROW_BUFFER_HIT:       3655
  ROW_BUFFER_MISS:      63290
  FULL:          0
Channel 0 REFRESHES ISSUED:       9128

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        27060        14095        24134        23332
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            1          106          505
  STLB miss resolved @ L2C                0            6            2           41          160
  STLB miss resolved @ LLC                0           13            3          182          609
  STLB miss resolved @ MEM                0           18           11          596         2707

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 13            0            0            0            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                1            0            0            0            0
  STLB miss resolved @ MEM                2            0            0            1            7
[2025-09-17 19:23:58] END   suite=cs trace=cloud9_phase4_core3 (rc=0)
