# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/ferroelectric:@/tmp/.ICE-unix/2079,unix/ferroelectric:/tmp/.ICE-unix/2079
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
CONDA_EXE=/home/ferroelectric/anaconda3/bin/conda
_CE_M=
RDI_APPROOT=/home/ferroelectric/Xilinx_2020/Vitis/2020.1
RDI_JAVA_PLATFORM=
MAKE_TERMOUT=/dev/pts/10
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin
XILINX_VIVADO=/home/ferroelectric/Xilinx_2020/Vivado/2020.1
GNOME_SHELL_SESSION_MODE=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2020.1
RDI_INSTALLROOT=/home/ferroelectric/Xilinx_2020
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
DESKTOP_SESSION=ubuntu
SSH_AGENT_PID=2044
GTK_MODULES=gail:atk-bridge
DBUS_STARTER_BUS_TYPE=session
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o/Ubuntu:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o
PWD=/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files
LOGNAME=ferroelectric
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
CONDA_PREFIX=/home/ferroelectric/anaconda3
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
FAKETIME_SHARED=/faketime_sem_651812 /faketime_shm_651812
FAKETIME=-1y
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin
XILINX_DSP=
WINDOWPATH=2
LD_PRELOAD=/usr/$LIB/faketime/libfaketime.so.1
HOME=/home/ferroelectric
USERNAME=ferroelectric
IM_CONFIG_PHASE=1
SYNTH_COMMON=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6003
CONDA_PROMPT_MODIFIER=(base) 
PYDEVD_USE_FRAME_EVAL=NO
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/2a5c0547_c2a3_4d47_8d4a_8732de9aaa9f
CLICOLOR=1
RDI_PROG=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=5712da0cdb4c41e4abd63dc7a6f3179a
MANAGERPID=1866
RT_TCL_PATH=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/home/ferroelectric/Xilinx_2020/Vitis/2020.1
CUDA_VISIBLE_DEVICES=0
JPY_PARENT_PID=651813
KMP_DUPLICATE_LIB_OK=True
LESSCLOSE=/usr/bin/lesspipe %s %s
KMP_INIT_AT_FORK=FALSE
MAKEFLAGS=
XDG_SESSION_CLASS=user
TERM=xterm-color
_CE_CONDA=
LESSOPEN=| /usr/bin/lesspipe %s
USER=ferroelectric
GIT_PAGER=cat
MAKE_TERMERR=/dev/pts/10
XILINX_PLANAHEAD=/home/ferroelectric/Xilinx_2020/Vitis/2020.1
GNOME_TERMINAL_SERVICE=:1.826
CONDA_SHLVL=1
RDI_BASEROOT=/home/ferroelectric/Xilinx_2020/Vitis
RDI_TPS_ROOT=/home/ferroelectric/Xilinx_2020/Vivado/2020.1/tps/lnx64
RDI_JAVA_VERSION=9.0.4
RDI_DATADIR=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data
DISPLAY=:1
SHLVL=3
PAGER=cat
MAKELEVEL=1
QT_IM_MODULE=ibus
XIL_CHECK_TCL_DEBUG=False
DBUS_STARTER_ADDRESS=unix:path=/run/user/1000/bus,guid=2f378c91d979fd4ea83f8f9c6286a4a4
MPLBACKEND=module://matplotlib_inline.backend_inline
CONDA_PYTHON_EXE=/home/ferroelectric/anaconda3/bin/python
LD_LIBRARY_PATH=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o/Ubuntu:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o/Ubuntu:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o/Ubuntu:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/lib/lnx64.o:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
CONDA_DEFAULT_ENV=base
TCL_LIBRARY=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/tps/tcl/tcl8.5
JOURNAL_STREAM=8:67146
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
TF2_BEHAVIOR=1
PATH=/home/ferroelectric/Xilinx_2020/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/ferroelectric/Xilinx_2020/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/home/ferroelectric/Xilinx_2020/Vivado/2020.1/gnu/microblaze/lin/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/home/ferroelectric/Xilinx_2020/Vivado/2020.1/bin:/home/ferroelectric/anaconda3/bin:/home/ferroelectric/anaconda3/condabin:/home/ferroelectric/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/home/ferroelectric/Xilinx_2020/Vitis/2020.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus,guid=2f378c91d979fd4ea83f8f9c6286a4a4
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/tps/isl
XILINX_VITIS=/home/ferroelectric/Xilinx_2020/Vitis/2020.1
OLDPWD=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin
_=/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43833
XILINX_CD_SESSION=23a21fbf-e144-49b9-972b-459a50ded9d5
XILINX_RS_PORT=45317
XILINX_RS_SESSION=d325f9b2-f2b0-4ec8-a28d-a190d2071e19


V++ command line:
------------------------------------------
/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u250_xdma_201830_2 --link ../xo_files/myproject_kernel.xo -omyproject_kernel.xclbin --user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip 

FINAL PROGRAM OPTIONS
--input_files ../xo_files/myproject_kernel.xo
--link
--optimize 0
--output myproject_kernel.xclbin
--platform xilinx_u250_xdma_201830_2
--report_level 0
--target hw
--user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u250_xdma_201830_2 
--link 
../xo_files/myproject_kernel.xo 
-omyproject_kernel.xclbin 
--user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Jun 2021 10:47:30
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 29 Jun 2021 10:47:30
output: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml
------------------------------------------
step: running system_link
timestamp: 29 Jun 2021 10:47:30
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/system_link --xo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int --temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 29 Jun 2021 10:47:38
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/cf2sw -sdsl /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/sdsl.dat -rtd /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/cf2sw.rtd -xclbin /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.xml -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 29 Jun 2021 10:47:39
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 29 Jun 2021 10:47:40
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/vpl -t hw -f xilinx_u250_xdma_201830_2 --remote_ip_cache /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache --user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip --output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int --log_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link --report_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link --config /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/vplConfig.ini -k /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link --no-info --iprepo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 --messageDb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link/vpl.pb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files
misc=BinaryName=myproject_kernel
[connectivity]
nk=krnl_rtl:1:krnl_rtl_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=myproject_kernel
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files
--config /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/vplConfig.ini
--connectivity.nk krnl_rtl:1:krnl_rtl_1
--input_file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/dr.bd.tcl
--iprepo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0
--kernels /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/kernel_info.dat
--log_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link
--messageDb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int
--platform xilinx_u250_xdma_201830_2
--remote_ip_cache /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache
--report_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link
--target hw
--temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link
--user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u250_xdma_201830_2 
--remote_ip_cache /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache 
--user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip 
--output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int 
--log_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link 
--report_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link 
--config /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/vplConfig.ini 
-k /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link 
--no-info 
--iprepo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 
--messageDb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link/vpl.pb 
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files 
advanced.misc BinaryName=myproject_kernel 
connectivity.nk krnl_rtl:1:krnl_rtl_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 29 Jun 2021 10:47:52
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 29 June 2021 10:47:59
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 29 June 2021 10:47:59
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:333
   timestamp: 29 June 2021 10:47:59
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:503
   timestamp: 29 June 2021 10:47:59
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:566
   timestamp: 29 June 2021 10:47:59
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked.dcp
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:599
   timestamp: 29 June 2021 10:48:00
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:605
   timestamp: 29 June 2021 10:48:00
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:607
   timestamp: 29 June 2021 10:48:00
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:618
   timestamp: 29 June 2021 10:48:00
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1349
   timestamp: 29 June 2021 10:48:01
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1359
   timestamp: 29 June 2021 10:48:04
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 29 June 2021 10:48:04
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:190
   timestamp: 29 June 2021 10:48:21
   -----------------------
   VPL internal step: report locked IPs
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1935
   timestamp: 29 June 2021 10:48:45
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 29 June 2021 10:48:45
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:226
   timestamp: 29 June 2021 10:48:45
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 29 June 2021 10:48:46
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:276
   timestamp: 29 June 2021 10:48:46
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:288
   timestamp: 29 June 2021 10:48:46
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1162
   timestamp: 29 June 2021 10:48:46
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:298
   timestamp: 29 June 2021 10:48:46
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:302
   timestamp: 29 June 2021 10:48:46
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:327
   timestamp: 29 June 2021 10:48:46
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1224
   timestamp: 29 June 2021 10:49:55
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1402
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1406
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2988
   timestamp: 29 June 2021 10:50:01
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2456
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:362
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:374
   timestamp: 29 June 2021 10:50:01
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:417
   timestamp: 29 June 2021 10:50:05
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:465
   timestamp: 29 June 2021 10:50:05
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:3703
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1749
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_0_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_0_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_1_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_2_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_1_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_2_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_3_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_3_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_rtl_1_0_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_22_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_10_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_24_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_23_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_18_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_7_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_7_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_19_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_8_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_8_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_9_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_9_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_21_synth_1
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 29 June 2021 11:07:09
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:533
   timestamp: 29 June 2021 11:07:09
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:688
   timestamp: 29 June 2021 13:10:35
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:802
   timestamp: 29 June 2021 13:10:35
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 29 Jun 2021 13:10:36
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 29 Jun 2021 13:10:36
cmd: cf2sw -a /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/address_map.xml -sdsl /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/sdsl.dat -xclbin /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.rtd -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 29 Jun 2021 13:10:37
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 29 Jun 2021 13:10:37
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 29 Jun 2021 13:10:37
cmd: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/xclbinutil --quiet --force --info /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin.info --input /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 29 Jun 2021 13:10:38
cmd: /home/ferroelectric/Xilinx_2020/Vivado/2020.1/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 29 Jun 2021 13:10:38
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 29 Jun 2021 13:10:38
output: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 29 Jun 2021 13:10:38
