
---------- Begin Simulation Statistics ----------
final_tick                                24007715000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188843                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686136                       # Number of bytes of host memory used
host_op_rate                                   268089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.95                       # Real time elapsed on the host
host_tick_rate                              453365143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14196459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024008                       # Number of seconds simulated
sim_ticks                                 24007715000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.526047                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561727                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564402                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561046                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              126                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2302                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14196459                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.400771                       # CPI: cycles per instruction
system.cpu.discardedOps                          2864                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4891215                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075630                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166832                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7979232                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.416533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         24007715                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650229     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073895     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357721     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196459                       # Class of committed instruction
system.cpu.tickCycles                        16028483                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        58157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        124629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        67416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          123                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       135211                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            123                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58035                       # Transaction distribution
system.membus.trans_dist::CleanEvict              122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66218                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31873792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31873792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66472                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151226250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1053189000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           252                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          708                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                203006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     34340608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34438144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58280                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14856960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125920     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    155      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126075                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          669043000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         607891995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2268000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1262                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1318                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data                1262                       # number of overall hits
system.l2.overall_hits::total                    1318                       # number of overall hits
system.l2.demand_misses::.cpu.inst                196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              66281                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               196                       # number of overall misses
system.l2.overall_misses::.cpu.data             66281                       # number of overall misses
system.l2.overall_misses::total                 66477                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8215191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8237993000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8215191000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8237993000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.981316                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.981316                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116336.734694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123944.886166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123922.454383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116336.734694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123944.886166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123922.454383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               58035                       # number of writebacks
system.l2.writebacks::total                     58035                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         66276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        66276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6889166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6908048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6889166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6908048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.981242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.981242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980485                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96336.734694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103946.617177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103924.178602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96336.734694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103946.617177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103924.178602                       # average overall mshr miss latency
system.l2.replacements                          58280                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66600                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66600                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          122                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           66218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               66218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8207495000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8207495000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         66835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123946.585521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123946.585521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        66218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          66218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6883135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6883135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103946.585521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103946.585521                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116336.734694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116336.734694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96336.734694                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96336.734694                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122158.730159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122158.730159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103982.758621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103982.758621                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6080.111211                       # Cycle average of tags in use
system.l2.tags.total_refs                      135174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     66472                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.033548                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        56.896065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6023.215146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.735256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.742201                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4597                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1147904                       # Number of tag accesses
system.l2.tags.data_accesses                  1147904                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16966656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17016832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14856960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14856960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58035                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58035                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2089995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         706716820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             708806815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2089995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2089995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      618841068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            618841068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      618841068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2089995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        706716820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1327647883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    232140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    265104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549290500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             221229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       66472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58035                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   232140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7006547500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1329440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11991947500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26351.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45101.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  208525                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               232140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   66372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    645.923596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   513.825882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.051637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1295      2.62%      2.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1037      2.10%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18488     37.47%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          264      0.54%     42.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3022      6.12%     48.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          519      1.05%     49.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2025      4.10%     54.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          274      0.56%     54.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22419     45.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.807927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.007986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    270.403610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11655     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.911555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.906982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.413173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              512      4.39%      4.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11142     95.58%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17016832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14854976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17016832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14856960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       708.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    708.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    618.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24007577000                       # Total gap between requests
system.mem_ctrls.avgGap                     192821.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16966656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14854976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2089994.820415020920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 706716819.988907814026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618758428.280242443085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       265104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       232140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29367000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11962580500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 402096499500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37457.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45124.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1732129.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            175879620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             93482235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           947478000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          604084500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1894935120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4554253260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5383801920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13653914655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.730288                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13809625250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    801580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9396509750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176429400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93774450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           950962320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          607524480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1894935120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4547656650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5389356960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13660639380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.010394                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13824020500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    801580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9382114500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1735245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1735245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1735245                       # number of overall hits
system.cpu.icache.overall_hits::total         1735245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25556000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25556000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25556000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25556000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101412.698413                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101412.698413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101412.698413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101412.698413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          129                       # number of writebacks
system.cpu.icache.writebacks::total               129                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25052000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25052000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99412.698413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99412.698413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99412.698413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99412.698413                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1735245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1735245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25556000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25556000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101412.698413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101412.698413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99412.698413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99412.698413                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.947182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1735497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               252                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6886.892857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.947182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3471246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3471246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6259737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6259737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6259781                       # number of overall hits
system.cpu.dcache.overall_hits::total         6259781                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       133029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         133029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       133042                       # number of overall misses
system.cpu.dcache.overall_misses::total        133042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17480907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17480907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17480907000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17480907000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392823                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 131406.738380                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 131406.738380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 131393.898167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 131393.898167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66600                       # number of writebacks
system.cpu.dcache.writebacks::total             66600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        67536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67543                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8443731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8443731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8444417000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8444417000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125025.630775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125025.630775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125022.829901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125022.829901                       # average overall mshr miss latency
system.cpu.dcache.replacements                  67287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35559.607293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35559.607293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32456.490728                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32456.490728                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4225280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4225280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       132316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       132316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17455553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17455553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 131923.221681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 131923.221681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        65481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        66835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        66835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8420979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8420979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125996.543727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125996.543727                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.122807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.122807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        98000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        98000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.652737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6327364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.679049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.652737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12853269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12853269                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24007715000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
