/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [13:0] celloutsig_0_1z;
  reg [18:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  reg [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[5] : celloutsig_1_1z;
  assign celloutsig_0_26z = celloutsig_0_25z ? celloutsig_0_11z : celloutsig_0_18z;
  assign celloutsig_0_10z = ~celloutsig_0_3z;
  assign celloutsig_0_13z = ~celloutsig_0_8z[3];
  assign celloutsig_0_18z = ~celloutsig_0_17z;
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_5z[3]) & celloutsig_1_7z[3]);
  assign celloutsig_1_10z = ~((in_data[182] | celloutsig_1_1z) & celloutsig_1_0z[12]);
  assign celloutsig_0_25z = ~((celloutsig_0_23z | celloutsig_0_17z) & celloutsig_0_3z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[0] ^ celloutsig_1_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z ^ celloutsig_1_7z[9]);
  assign celloutsig_0_12z = ~(celloutsig_0_3z ^ celloutsig_0_10z);
  assign celloutsig_0_17z = ~(celloutsig_0_15z ^ celloutsig_0_0z[3]);
  assign celloutsig_0_28z = ~(celloutsig_0_11z ^ celloutsig_0_9z[3]);
  assign celloutsig_1_4z = { celloutsig_1_3z[8:3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } == celloutsig_1_3z[10:2];
  assign celloutsig_0_11z = { in_data[5:2], celloutsig_0_5z } == { celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_20z[16:10] == celloutsig_0_21z[8:2];
  assign celloutsig_1_19z = { celloutsig_1_0z[18:7], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_11z } <= { celloutsig_1_7z[15:1], 1'h0, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_23z = celloutsig_0_8z <= { celloutsig_0_1z[8:6], celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_1z[9:0], celloutsig_0_2z } && { in_data[24:11], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[20:15] && celloutsig_0_1z[7:2];
  assign celloutsig_0_5z = { celloutsig_0_1z[10:0], celloutsig_0_0z, celloutsig_0_4z } < { in_data[90:89], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_16z = celloutsig_1_8z & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = celloutsig_1_8z & ~(in_data[107]);
  assign celloutsig_1_1z = in_data[138:116] !== in_data[185:163];
  assign celloutsig_0_3z = { celloutsig_0_2z[7:4], celloutsig_0_0z, celloutsig_0_2z } !== { celloutsig_0_1z[10:7], celloutsig_0_1z };
  assign celloutsig_0_15z = & in_data[72:65];
  assign celloutsig_1_11z = ~^ { in_data[135], celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:0] >> { celloutsig_0_8z[3:1], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[184:175], celloutsig_1_2z, celloutsig_1_2z } << { celloutsig_1_0z[19:9], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[178:174] << { celloutsig_1_3z[11:8], celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:0] << { celloutsig_0_1z[4:2], celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_1z[12:1] << { celloutsig_0_2z[4:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_20z[3:1], celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_23z } << { celloutsig_0_2z[5:4], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z[3] };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[35:31];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[15:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_20z = 19'h00000;
    else if (celloutsig_1_18z) celloutsig_0_20z = { in_data[42:39], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z[3], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_18z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_2z = celloutsig_0_1z[10:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 23'h000000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[146:124];
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_6z & in_data[103]));
  assign celloutsig_0_19z = ~((in_data[67] & celloutsig_0_9z[2]) | (celloutsig_0_8z[2] & celloutsig_0_6z));
  assign celloutsig_0_27z = ~((celloutsig_0_8z[3] & celloutsig_0_8z[3]) | (celloutsig_0_5z & celloutsig_0_4z));
  assign { out_data[38:37], out_data[39], out_data[35:32], out_data[49:40] } = { celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z } ^ { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_1z[0], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_1z[10:1] };
  assign celloutsig_1_7z[15:1] = in_data[114:100] ^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[36], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_30z };
endmodule
