<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>CLKDIVG</title></head>
<body class="markdown-body">
<h1>CLKDIVG</h1>
<hr />
<h2>Information</h2>
<p><strong>Type:</strong> CLKDIVG<br />
<strong>Vendor:</strong> GOWIN Semiconductor<br />
<strong>Summary:</strong> Gowin FPGA provides a clock division module (CLKDIVG), which is used for clock division. The division factors supported by GW2AN-18X include 2, 3.5, 4, 5, other devices include 2, 3.5, 4, 5 and 8. The function of CLKDIVG is the same as CLKDIV, but the position is different.<br />
<strong>Devices:</strong> GW1N-2, GW1NR-2, GW2AN-18X, GW1N-1P5  </p>
<h2>Options</h2>
<h3>Division Factor</h3>
<ul>
<li>Allows you to select a division factor.  </li>
</ul>
<h3>Calibration</h3>
<ul>
<li>Selecting this option will produces the calib port in the generated module, which is used to calibrate the clock signal.  </li>
</ul>
</body>
</html>
