

================================================================
== Vivado HLS Report for 'softmax_QuantAct_1_c'
================================================================
* Date:           Fri Jan 13 09:14:52 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.682|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   14|  32774|   14|  32774|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   11|  32771|         5|          1|          1| 8 ~ 32768 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      4|        0|     210|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|     16|      722|     356|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     126|    -|
|Register         |        0|      -|      430|      32|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|     20|     1152|     724|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      1|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |kernel_4_mul_32ns_64s_95_2_1_U775  |kernel_4_mul_32ns_64s_95_2_1  |        0|      8|  361|  178|    0|
    |kernel_4_mul_32ns_64s_95_2_1_U776  |kernel_4_mul_32ns_64s_95_2_1  |        0|      8|  361|  178|    0|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                              |        0|     16|  722|  356|    0|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_202_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln1835_fu_213_p2              |     +    |      0|  0|  71|          64|           1|
    |add_ln68_2_fu_298_p2              |     +    |      0|  0|  23|           1|          16|
    |add_ln68_fu_287_p2                |     +    |      0|  0|  23|           1|          16|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1835_fu_208_p2             |   icmp   |      0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln791_1_fu_303_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln791_fu_292_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 210|         171|         168|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |in_iter_c_V_V_blk_n      |   9|          2|    1|          2|
    |in_iter_r_V_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_185   |   9|          2|   64|        128|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |out_iter_c_V_V_blk_n     |   9|          2|    1|          2|
    |out_iter_r_V_V_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   75|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |bound_reg_328            |  64|   0|   64|          0|
    |icmp_ln1835_reg_333      |   1|   0|    1|          0|
    |indvar_flatten_reg_185   |  64|   0|   64|          0|
    |p_Result_27_1_reg_347    |  64|   0|   64|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_15_reg_373           |   1|   0|    1|          0|
    |tmp_V_49_reg_318         |  32|   0|   32|          0|
    |tmp_V_reg_323            |  32|   0|   32|          0|
    |tmp_reg_362              |   1|   0|    1|          0|
    |trunc_ln5_reg_367        |  16|   0|   16|          0|
    |trunc_ln647_reg_342      |  64|   0|   64|          0|
    |trunc_ln798_1_reg_378    |  16|   0|   16|          0|
    |icmp_ln1835_reg_333      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 430|  32|  367|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_start               |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_done                | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_idle                | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_ready               | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_out              | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_write            | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|in_iter_r_V_V_dout     |  in |   32|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_r_V_V_empty_n  |  in |    1|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_r_V_V_read     | out |    1|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_c_V_V_dout     |  in |   32|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_iter_c_V_V_empty_n  |  in |    1|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_iter_c_V_V_read     | out |    1|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_V_V_dout            |  in |  128|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_iter_r_V_V_din     | out |   32|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_r_V_V_full_n  |  in |    1|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_r_V_V_write   | out |    1|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_c_V_V_din     | out |   32|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_iter_c_V_V_full_n  |  in |    1|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_iter_c_V_V_write   | out |    1|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_V_V_din            | out |   32|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n         |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write          | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

