{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551867283668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867283668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:14:43 2019 " "Processing started: Wed Mar 06 18:14:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867283668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551867283668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551867283668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551867284084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dvf.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dvf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVF " "Found entity 1: DVF" {  } { { "source/dvf.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dvf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ds18b20.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ds18b20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20 " "Found entity 1: ds18b20" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data dht11.v(3) " "Verilog HDL Declaration information at dht11.v(3): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867284136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 esp8266_encode.v(45) " "Verilog HDL Expression warning at esp8266_encode.v(45): truncated literal to match 20 bits" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1551867284138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266_encode.v(4) " "Verilog HDL Declaration information at esp8266_encode.v(4): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867284139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266_encode.v(5) " "Verilog HDL Declaration information at esp8266_encode.v(5): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867284139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_encode " "Found entity 1: esp8266_encode" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_decode " "Found entity 1: esp8266_decode" {  } { { "source/esp8266_decode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551867284147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284153 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(8) " "Verilog Module Declaration warning at top.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867284155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/receivemessage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/receivemessage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveMessage_control " "Found entity 1: ReceiveMessage_control" {  } { { "source/ReceiveMessage_control.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ReceiveMessage_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867284158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867284158 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data1 packed dht11.v(10) " "Verilog HDL Port Declaration warning at dht11.v(10): data type declaration for \"data1\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1551867284160 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data1 dht11.v(4) " "HDL info at dht11.v(4): see declaration for object \"data1\"" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867284160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551867284663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(116) " "Verilog HDL assignment warning at top.v(116): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284666 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(117) " "Verilog HDL assignment warning at top.v(117): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284666 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(118) " "Verilog HDL assignment warning at top.v(118): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284666 "|top"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top.v(137) " "Verilog HDL warning at top.v(137): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 137 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1551867284667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(153) " "Verilog HDL assignment warning at top.v(153): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(154) " "Verilog HDL assignment warning at top.v(154): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(155) " "Verilog HDL assignment warning at top.v(155): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(156) " "Verilog HDL assignment warning at top.v(156): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284668 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(157) " "Verilog HDL assignment warning at top.v(157): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284668 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:CLK_UART " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:CLK_UART\"" {  } { { "source/top.v" "CLK_UART" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_encode esp8266_encode:encode " "Elaborating entity \"esp8266_encode\" for hierarchy \"esp8266_encode:encode\"" {  } { { "source/top.v" "encode" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:module_rx_esp8266 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:module_rx_esp8266\"" {  } { { "source/top.v" "module_rx_esp8266" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_decode esp8266_decode:decode " "Elaborating entity \"esp8266_decode\" for hierarchy \"esp8266_decode:decode\"" {  } { { "source/top.v" "decode" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 esp8266_decode.v(41) " "Verilog HDL assignment warning at esp8266_decode.v(41): truncated value with size 32 to match size of target (4)" {  } { { "source/esp8266_decode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_decode.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284709 "|top|esp8266_decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveMessage_control ReceiveMessage_control:UU " "Elaborating entity \"ReceiveMessage_control\" for hierarchy \"ReceiveMessage_control:UU\"" {  } { { "source/top.v" "UU" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ReceiveMessage_control.v(14) " "Verilog HDL assignment warning at ReceiveMessage_control.v(14): truncated value with size 32 to match size of target (13)" {  } { { "source/ReceiveMessage_control.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ReceiveMessage_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284712 "|top|ReceiveMessage_control:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVF DVF:dvf " "Elaborating entity \"DVF\" for hierarchy \"DVF:dvf\"" {  } { { "source/top.v" "dvf" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:DHT11 " "Elaborating entity \"dht11\" for hierarchy \"dht11:DHT11\"" {  } { { "source/top.v" "DHT11" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_begin dht11.v(9) " "Verilog HDL or VHDL warning at dht11.v(9): object \"read_begin\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867284718 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_done dht11.v(11) " "Verilog HDL or VHDL warning at dht11.v(11): object \"read_done\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867284718 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht11.v(202) " "Verilog HDL assignment warning at dht11.v(202): truncated value with size 32 to match size of target (6)" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284718 "|top|dht11:DHT11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20 ds18b20:ds18b20 " "Elaborating entity \"ds18b20\" for hierarchy \"ds18b20:ds18b20\"" {  } { { "source/top.v" "ds18b20" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag_CmdSET ds18b20.v(435) " "Verilog HDL or VHDL warning at ds18b20.v(435): object \"Flag_CmdSET\" assigned a value but never read" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867284722 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(59) " "Verilog HDL assignment warning at ds18b20.v(59): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(92) " "Verilog HDL assignment warning at ds18b20.v(92): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(113) " "Verilog HDL assignment warning at ds18b20.v(113): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(135) " "Verilog HDL assignment warning at ds18b20.v(135): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(148) " "Verilog HDL assignment warning at ds18b20.v(148): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(245) " "Verilog HDL assignment warning at ds18b20.v(245): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(258) " "Verilog HDL assignment warning at ds18b20.v(258): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(272) " "Verilog HDL assignment warning at ds18b20.v(272): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(286) " "Verilog HDL assignment warning at ds18b20.v(286): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "indcmd ds18b20.v(189) " "Verilog HDL Function Declaration warning at ds18b20.v(189): variable \"indcmd\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 189 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(190) " "Verilog HDL assignment warning at ds18b20.v(190): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "indcmd Write_DS18B20 ds18b20.v(171) " "Verilog HDL warning at ds18b20.v(171): variable indcmd in static task or function Write_DS18B20 may have unintended latch behavior" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 171 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ds18b20.v(481) " "Verilog HDL assignment warning at ds18b20.v(481): truncated value with size 32 to match size of target (16)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(494) " "Verilog HDL assignment warning at ds18b20.v(494): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(388) " "Verilog HDL assignment warning at ds18b20.v(388): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(402) " "Verilog HDL assignment warning at ds18b20.v(402): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(415) " "Verilog HDL assignment warning at ds18b20.v(415): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(328) " "Verilog HDL assignment warning at ds18b20.v(328): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(342) " "Verilog HDL assignment warning at ds18b20.v(342): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 ds18b20.v(33) " "Verilog HDL assignment warning at ds18b20.v(33): truncated value with size 16 to match size of target (12)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867284723 "|top|ds18b20:ds18b20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867284725 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ds18b20:ds18b20\|temp " "RAM logic \"ds18b20:ds18b20\|temp\" is uninferred due to inappropriate RAM size" {  } { { "source/ds18b20.v" "temp" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 307 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1551867285233 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1551867285233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "source/top.v" "Mult4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "source/top.v" "Mod7" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "source/top.v" "Div4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "source/top.v" "Mod6" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "source/top.v" "Div3" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "source/top.v" "Mod3" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "source/top.v" "Mod5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "source/top.v" "Div2" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "source/top.v" "Mod4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "source/top.v" "Div1" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "source/top.v" "Mod0" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/top.v" "Div0" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "source/top.v" "Mod9" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "source/top.v" "Mod8" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "source/top.v" "Div6" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "source/top.v" "Mod1" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "source/top.v" "Mod2" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "source/top.v" "Div5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285686 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1551867285686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult4 " "Instantiated megafunction \"lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285732 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867285732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867285868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867285868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867285932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867285932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|altshift:external_latency_ffs lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867285979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867285980 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867285980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mcm " "Found entity 1: lpm_divide_mcm" {  } { { "db/lpm_divide_mcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_mcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286221 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286340 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jcm " "Found entity 1: lpm_divide_jcm" {  } { { "db/lpm_divide_jcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_jcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_4af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286470 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286582 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_37f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_37f " "Found entity 1: alt_u_div_37f" {  } { { "db/alt_u_div_37f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_37f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286698 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286826 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_57f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867286933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867286933 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867286933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867286987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867286987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287052 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287159 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287262 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod9 " "Elaborated megafunction instantiation \"lpm_divide:Mod9\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod9 " "Instantiated megafunction \"lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287275 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287418 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867287532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867287532 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867287532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867287586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867287586 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1551867288164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551867289935 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551867289935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1551867290116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1551867291624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.map.smsg " "Generated suppressed messages file D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1551867291782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551867292006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867292006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_esp8266 " "No output dependent on input pin \"rx_esp8266\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867292186 "|top|rx_esp8266"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_PC " "No output dependent on input pin \"rx_PC\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867292186 "|top|rx_PC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551867292186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3084 " "Implemented 3084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551867292186 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551867292186 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551867292186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3065 " "Implemented 3065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551867292186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551867292186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:14:52 2019 " "Processing ended: Wed Mar 06 18:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551867292217 ""}
