// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CONV_HH_
#define _CONV_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mac_muladd_7nbkb.h"
#include "CONV_IBRAM.h"
#include "CONV_OBRAM.h"
#include "CONV_WBRAM.h"

namespace ap_rtl {

struct CONV : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_img_address0;
    sc_out< sc_logic > input_img_ce0;
    sc_in< sc_lv<8> > input_img_q0;
    sc_out< sc_lv<5> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<8> > kernel_q0;
    sc_in< sc_lv<8> > kernel_offset;
    sc_in< sc_lv<8> > bias;
    sc_out< sc_lv<14> > output_img_address0;
    sc_out< sc_logic > output_img_ce0;
    sc_out< sc_logic > output_img_we0;
    sc_out< sc_lv<8> > output_img_d0;


    // Module declarations
    CONV(sc_module_name name);
    SC_HAS_PROCESS(CONV);

    ~CONV();

    sc_trace_file* mVcdFile;

    CONV_IBRAM* IBRAM_U;
    CONV_OBRAM* OBRAM_U;
    CONV_WBRAM* WBRAM_U;
    CNN_mac_muladd_7nbkb<1,1,7,8,7,14>* CNN_mac_muladd_7nbkb_U1;
    CNN_mac_muladd_7nbkb<1,1,7,8,7,14>* CNN_mac_muladd_7nbkb_U2;
    CNN_mac_muladd_7nbkb<1,1,7,8,7,14>* CNN_mac_muladd_7nbkb_U3;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten_reg_228;
    sc_signal< sc_lv<7> > i_reg_239;
    sc_signal< sc_lv<7> > j_reg_250;
    sc_signal< sc_lv<4> > indvar_flatten6_reg_261;
    sc_signal< sc_lv<2> > m_reg_272;
    sc_signal< sc_lv<2> > n_reg_283;
    sc_signal< sc_lv<17> > indvar_flatten1_reg_294;
    sc_signal< sc_lv<16> > indvar_flatten2_reg_305;
    sc_signal< sc_lv<14> > indvar_flatten3_reg_316;
    sc_signal< sc_lv<7> > j_1_reg_327;
    sc_signal< sc_lv<2> > m_1_reg_338;
    sc_signal< sc_lv<2> > n_1_reg_349;
    sc_signal< sc_lv<7> > i_1_reg_360;
    sc_signal< sc_lv<14> > k_reg_371;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_382_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1162;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1162_pp0_iter1_reg;
    sc_signal< sc_lv<14> > indvar_flatten_next_fu_388_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<7> > j_mid2_fu_406_p3;
    sc_signal< sc_lv<7> > j_mid2_reg_1171;
    sc_signal< sc_lv<7> > tmp_3_mid2_v_v_fu_414_p3;
    sc_signal< sc_lv<7> > tmp_3_mid2_v_v_reg_1176;
    sc_signal< sc_lv<7> > j_2_fu_422_p2;
    sc_signal< sc_lv<14> > grp_fu_1134_p3;
    sc_signal< sc_lv<14> > tmp_4_reg_1193;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<6> > tmp_fu_445_p1;
    sc_signal< sc_lv<6> > tmp_reg_1198;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_470_p2;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1203;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > indvar_flatten_next7_fu_476_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<2> > tmp_7_mid2_v_fu_532_p3;
    sc_signal< sc_lv<2> > tmp_7_mid2_v_reg_1212;
    sc_signal< sc_lv<5> > tmp_11_cast_fu_540_p1;
    sc_signal< sc_lv<5> > tmp_11_cast_reg_1219;
    sc_signal< sc_lv<2> > n_2_fu_564_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_600_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1234;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter4;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1234_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1234_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1234_pp2_iter3_reg;
    sc_signal< sc_lv<17> > indvar_flatten_next3_fu_606_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_612_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1243;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1243_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten15_m_fu_642_p2;
    sc_signal< sc_lv<1> > exitcond_flatten15_m_reg_1252;
    sc_signal< sc_lv<1> > exitcond_flatten15_m_reg_1252_pp2_iter1_reg;
    sc_signal< sc_lv<1> > tmp_32_fu_648_p2;
    sc_signal< sc_lv<1> > tmp_32_reg_1260;
    sc_signal< sc_lv<1> > exitcond1_mid1_fu_666_p2;
    sc_signal< sc_lv<1> > exitcond1_mid1_reg_1266;
    sc_signal< sc_lv<7> > j_1_mid2_fu_684_p3;
    sc_signal< sc_lv<7> > j_1_mid2_reg_1273;
    sc_signal< sc_lv<7> > j_1_mid2_reg_1273_pp2_iter1_reg;
    sc_signal< sc_lv<7> > j_3_fu_692_p2;
    sc_signal< sc_lv<14> > indvar_flatten_next1_fu_704_p3;
    sc_signal< sc_lv<16> > indvar_flatten_next2_fu_718_p3;
    sc_signal< sc_lv<6> > tmp_16_fu_760_p2;
    sc_signal< sc_lv<6> > tmp_16_reg_1294;
    sc_signal< sc_lv<1> > tmp_18_fu_772_p2;
    sc_signal< sc_lv<1> > tmp_18_reg_1299;
    sc_signal< sc_lv<2> > m_3_fu_794_p2;
    sc_signal< sc_lv<2> > m_3_reg_1304;
    sc_signal< sc_lv<2> > tmp_8_cast_mid2_fu_807_p3;
    sc_signal< sc_lv<2> > tmp_8_cast_mid2_reg_1311;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<2> > n_3_fu_829_p2;
    sc_signal< sc_lv<2> > n_3_reg_1319;
    sc_signal< sc_lv<2> > tmp_17_cast_mid2_fu_842_p3;
    sc_signal< sc_lv<2> > tmp_17_cast_mid2_reg_1325;
    sc_signal< sc_lv<7> > tmp_20_mid2_fu_879_p3;
    sc_signal< sc_lv<7> > tmp_20_mid2_reg_1331;
    sc_signal< sc_lv<7> > i_1_mid2_fu_899_p3;
    sc_signal< sc_lv<14> > tmp_27_fu_909_p2;
    sc_signal< sc_lv<14> > tmp_27_reg_1341;
    sc_signal< sc_lv<14> > tmp_27_reg_1341_pp2_iter2_reg;
    sc_signal< sc_lv<1> > tmp_18_mid2_fu_1010_p3;
    sc_signal< sc_lv<1> > tmp_18_mid2_reg_1351;
    sc_signal< sc_lv<1> > tmp_18_mid2_reg_1351_pp2_iter3_reg;
    sc_signal< sc_lv<8> > temp_reg_1361;
    sc_signal< sc_lv<14> > OBRAM_addr_1_reg_1367;
    sc_signal< sc_lv<7> > tmp_21_fu_1073_p1;
    sc_signal< sc_lv<7> > tmp_21_reg_1373;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > exitcond_fu_1076_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1378;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state15_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_1378_pp3_iter1_reg;
    sc_signal< sc_lv<14> > k_1_fu_1082_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<64> > tmp_13_fu_1088_p1;
    sc_signal< sc_lv<64> > tmp_13_reg_1387;
    sc_signal< sc_lv<64> > tmp_13_reg_1387_pp3_iter1_reg;
    sc_signal< sc_lv<7> > x_assign_1_fu_1113_p3;
    sc_signal< sc_lv<7> > x_assign_1_reg_1397;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter1_state10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state15;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<14> > IBRAM_address0;
    sc_signal< sc_logic > IBRAM_ce0;
    sc_signal< sc_logic > IBRAM_we0;
    sc_signal< sc_lv<8> > IBRAM_q0;
    sc_signal< sc_lv<14> > OBRAM_address0;
    sc_signal< sc_logic > OBRAM_ce0;
    sc_signal< sc_lv<8> > OBRAM_q0;
    sc_signal< sc_logic > OBRAM_ce1;
    sc_signal< sc_logic > OBRAM_we1;
    sc_signal< sc_lv<8> > OBRAM_d1;
    sc_signal< sc_lv<4> > WBRAM_address0;
    sc_signal< sc_logic > WBRAM_ce0;
    sc_signal< sc_logic > WBRAM_we0;
    sc_signal< sc_lv<8> > WBRAM_q0;
    sc_signal< sc_lv<7> > ap_phi_mux_i_phi_fu_243_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_m_phi_fu_276_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_m_1_phi_fu_342_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_n_1_phi_fu_353_p4;
    sc_signal< sc_lv<64> > tmp_1_fu_437_p1;
    sc_signal< sc_lv<64> > tmp_4_cast_fu_441_p1;
    sc_signal< sc_lv<64> > sum_cast_fu_559_p1;
    sc_signal< sc_lv<64> > tmp_30_cast_fu_595_p1;
    sc_signal< sc_lv<64> > tmp_19_cast_mid2_v_fu_992_p3;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1029_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_1057_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond1_fu_400_p2;
    sc_signal< sc_lv<7> > i_2_fu_394_p2;
    sc_signal< sc_lv<14> > grp_fu_1125_p3;
    sc_signal< sc_lv<4> > p_shl_fu_452_p3;
    sc_signal< sc_lv<5> > p_shl_cast_fu_460_p1;
    sc_signal< sc_lv<5> > tmp_5_cast7_fu_448_p1;
    sc_signal< sc_lv<1> > exitcond2_fu_488_p2;
    sc_signal< sc_lv<2> > m_2_fu_482_p2;
    sc_signal< sc_lv<4> > p_shl_mid1_fu_506_p3;
    sc_signal< sc_lv<5> > p_shl_cast_mid1_fu_514_p1;
    sc_signal< sc_lv<5> > tmp_5_cast7_mid1_fu_502_p1;
    sc_signal< sc_lv<5> > tmp_6_mid1_fu_518_p2;
    sc_signal< sc_lv<5> > tmp_6_fu_464_p2;
    sc_signal< sc_lv<2> > n_mid2_fu_494_p3;
    sc_signal< sc_lv<5> > tmp_6_mid2_fu_524_p3;
    sc_signal< sc_lv<5> > tmp_8_fu_544_p2;
    sc_signal< sc_lv<6> > tmp_13_cast_fu_550_p1;
    sc_signal< sc_lv<6> > sum_fu_554_p2;
    sc_signal< sc_lv<4> > tmp_7_fu_573_p3;
    sc_signal< sc_lv<5> > p_shl1_cast_fu_580_p1;
    sc_signal< sc_lv<5> > tmp_7_mid2_cast_fu_570_p1;
    sc_signal< sc_lv<5> > tmp_2_fu_584_p2;
    sc_signal< sc_lv<5> > tmp_10_fu_590_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_624_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_618_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_636_p2;
    sc_signal< sc_lv<1> > exitcond_flatten15_n_fu_654_p2;
    sc_signal< sc_lv<1> > exitcond1_mid_fu_630_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_1_fu_660_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_672_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_678_p2;
    sc_signal< sc_lv<14> > indvar_flatten13_op_fu_698_p2;
    sc_signal< sc_lv<16> > indvar_flatten34_op_fu_712_p2;
    sc_signal< sc_lv<4> > tmp_11_fu_734_p3;
    sc_signal< sc_lv<5> > p_shl2_cast_fu_742_p1;
    sc_signal< sc_lv<5> > tmp_8_cast1_fu_730_p1;
    sc_signal< sc_lv<5> > tmp_14_fu_746_p2;
    sc_signal< sc_lv<6> > tmp_32_cast_fu_752_p1;
    sc_signal< sc_lv<6> > tmp_16_cast_fu_756_p1;
    sc_signal< sc_lv<2> > tmp_17_fu_766_p2;
    sc_signal< sc_lv<7> > tmp_8_cast_fu_726_p1;
    sc_signal< sc_lv<7> > tmp_20_fu_788_p0;
    sc_signal< sc_lv<7> > tmp_8_mid1_cast1_fu_818_p1;
    sc_signal< sc_lv<7> > tmp_19_fu_782_p2;
    sc_signal< sc_lv<2> > n_1_mid_fu_800_p3;
    sc_signal< sc_lv<7> > tmp_8_cast_mid2_cast_fu_814_p1;
    sc_signal< sc_lv<7> > tmp_20_mid_fu_822_p3;
    sc_signal< sc_lv<14> > tmp_20_fu_788_p2;
    sc_signal< sc_lv<7> > i_1_mid_fu_835_p3;
    sc_signal< sc_lv<7> > i_3_fu_863_p2;
    sc_signal< sc_lv<7> > tmp_19_mid1_fu_873_p2;
    sc_signal< sc_lv<7> > tmp_20_mid4_fu_849_p3;
    sc_signal< sc_lv<7> > tmp_21_mid1_fu_886_p0;
    sc_signal< sc_lv<14> > tmp_21_mid1_fu_886_p2;
    sc_signal< sc_lv<14> > tmp_21_mid_fu_856_p3;
    sc_signal< sc_lv<14> > tmp_26_cast2_fu_906_p1;
    sc_signal< sc_lv<14> > tmp_21_mid2_fu_892_p3;
    sc_signal< sc_lv<4> > tmp_24_fu_918_p3;
    sc_signal< sc_lv<5> > p_shl3_cast_fu_925_p1;
    sc_signal< sc_lv<5> > tmp_8_mid1_cast_fu_915_p1;
    sc_signal< sc_lv<5> > tmp_26_fu_929_p2;
    sc_signal< sc_lv<4> > tmp_30_fu_942_p3;
    sc_signal< sc_lv<64> > p_shl4_fu_949_p1;
    sc_signal< sc_lv<64> > tmp_8_mid2_cast_fu_939_p1;
    sc_signal< sc_lv<6> > tmp_35_cast_fu_935_p1;
    sc_signal< sc_lv<6> > tmp_19_cast_mid255_v_fu_959_p3;
    sc_signal< sc_lv<1> > tmp_18_mid_fu_969_p2;
    sc_signal< sc_lv<64> > tmp_31_fu_953_p2;
    sc_signal< sc_lv<64> > tmp_16_mid1_fu_983_p1;
    sc_signal< sc_lv<64> > tmp_33_fu_986_p2;
    sc_signal< sc_lv<64> > tmp_19_cast_mid255_v_1_fu_965_p1;
    sc_signal< sc_lv<2> > tmp_17_mid1_fu_1000_p2;
    sc_signal< sc_lv<1> > tmp_18_mid1_fu_1004_p2;
    sc_signal< sc_lv<1> > tmp_18_mid3_fu_974_p3;
    sc_signal< sc_lv<7> > tmp_17_cast_mid2_cas_fu_980_p1;
    sc_signal< sc_lv<7> > tmp_23_fu_1020_p2;
    sc_signal< sc_lv<14> > grp_fu_1142_p3;
    sc_signal< sc_lv<8> > tmp_25_fu_1041_p0;
    sc_signal< sc_lv<8> > tmp_25_fu_1041_p1;
    sc_signal< sc_lv<16> > tmp_25_fu_1041_p2;
    sc_signal< sc_lv<8> > tmp_29_fu_1061_p2;
    sc_signal< sc_lv<7> > tmp_38_fu_1093_p1;
    sc_signal< sc_lv<8> > x_assign_fu_1097_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_1107_p2;
    sc_signal< sc_lv<7> > x_assign_cast_fu_1102_p2;
    sc_signal< sc_lv<7> > grp_fu_1125_p0;
    sc_signal< sc_lv<8> > grp_fu_1125_p1;
    sc_signal< sc_lv<7> > grp_fu_1125_p2;
    sc_signal< sc_lv<14> > tmp_9_cast_fu_434_p1;
    sc_signal< sc_lv<7> > grp_fu_1134_p0;
    sc_signal< sc_lv<8> > grp_fu_1134_p1;
    sc_signal< sc_lv<7> > grp_fu_1134_p2;
    sc_signal< sc_lv<7> > grp_fu_1142_p0;
    sc_signal< sc_lv<8> > grp_fu_1142_p1;
    sc_signal< sc_lv<7> > grp_fu_1142_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<14> > grp_fu_1125_p00;
    sc_signal< sc_lv<14> > grp_fu_1134_p00;
    sc_signal< sc_lv<14> > grp_fu_1142_p00;
    sc_signal< sc_lv<14> > grp_fu_1142_p20;
    sc_signal< sc_lv<14> > tmp_20_fu_788_p00;
    sc_signal< sc_lv<14> > tmp_21_mid1_fu_886_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state14;
    static const sc_lv<9> ap_ST_fsm_pp3_stage0;
    static const sc_lv<9> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<14> ap_const_lv14_2710;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<17> ap_const_lv17_151A4;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<16> ap_const_lv16_708C;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<14> ap_const_lv14_2584;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<14> ap_const_lv14_62;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<14> ap_const_lv14_64;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_IBRAM_address0();
    void thread_IBRAM_ce0();
    void thread_IBRAM_we0();
    void thread_OBRAM_address0();
    void thread_OBRAM_ce0();
    void thread_OBRAM_ce1();
    void thread_OBRAM_d1();
    void thread_OBRAM_we1();
    void thread_WBRAM_address0();
    void thread_WBRAM_ce0();
    void thread_WBRAM_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp2_stage0_iter1();
    void thread_ap_block_state11_pp2_stage0_iter2();
    void thread_ap_block_state12_pp2_stage0_iter3();
    void thread_ap_block_state13_pp2_stage0_iter4();
    void thread_ap_block_state15_pp3_stage0_iter0();
    void thread_ap_block_state16_pp3_stage0_iter1();
    void thread_ap_block_state17_pp3_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state9_pp2_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_condition_pp2_exit_iter1_state10();
    void thread_ap_condition_pp3_exit_iter0_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i_phi_fu_243_p4();
    void thread_ap_phi_mux_m_1_phi_fu_342_p4();
    void thread_ap_phi_mux_m_phi_fu_276_p4();
    void thread_ap_phi_mux_n_1_phi_fu_353_p4();
    void thread_ap_ready();
    void thread_exitcond1_fu_400_p2();
    void thread_exitcond1_mid1_fu_666_p2();
    void thread_exitcond1_mid_fu_630_p2();
    void thread_exitcond2_fu_488_p2();
    void thread_exitcond3_fu_624_p2();
    void thread_exitcond_flatten15_m_fu_642_p2();
    void thread_exitcond_flatten15_n_fu_654_p2();
    void thread_exitcond_flatten1_fu_612_p2();
    void thread_exitcond_flatten2_fu_636_p2();
    void thread_exitcond_flatten3_fu_600_p2();
    void thread_exitcond_flatten8_fu_470_p2();
    void thread_exitcond_flatten_fu_382_p2();
    void thread_exitcond_fu_1076_p2();
    void thread_grp_fu_1125_p0();
    void thread_grp_fu_1125_p00();
    void thread_grp_fu_1125_p1();
    void thread_grp_fu_1125_p2();
    void thread_grp_fu_1134_p0();
    void thread_grp_fu_1134_p00();
    void thread_grp_fu_1134_p1();
    void thread_grp_fu_1134_p2();
    void thread_grp_fu_1142_p0();
    void thread_grp_fu_1142_p00();
    void thread_grp_fu_1142_p1();
    void thread_grp_fu_1142_p2();
    void thread_grp_fu_1142_p20();
    void thread_i_1_mid2_fu_899_p3();
    void thread_i_1_mid_fu_835_p3();
    void thread_i_2_fu_394_p2();
    void thread_i_3_fu_863_p2();
    void thread_indvar_flatten13_op_fu_698_p2();
    void thread_indvar_flatten34_op_fu_712_p2();
    void thread_indvar_flatten_next1_fu_704_p3();
    void thread_indvar_flatten_next2_fu_718_p3();
    void thread_indvar_flatten_next3_fu_606_p2();
    void thread_indvar_flatten_next7_fu_476_p2();
    void thread_indvar_flatten_next_fu_388_p2();
    void thread_input_img_address0();
    void thread_input_img_ce0();
    void thread_j_1_mid2_fu_684_p3();
    void thread_j_2_fu_422_p2();
    void thread_j_3_fu_692_p2();
    void thread_j_mid2_fu_406_p3();
    void thread_k_1_fu_1082_p2();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_m_2_fu_482_p2();
    void thread_m_3_fu_794_p2();
    void thread_n_1_mid_fu_800_p3();
    void thread_n_2_fu_564_p2();
    void thread_n_3_fu_829_p2();
    void thread_n_mid2_fu_494_p3();
    void thread_not_exitcond_flatten_1_fu_660_p2();
    void thread_not_exitcond_flatten_fu_618_p2();
    void thread_output_img_address0();
    void thread_output_img_ce0();
    void thread_output_img_d0();
    void thread_output_img_we0();
    void thread_p_shl1_cast_fu_580_p1();
    void thread_p_shl2_cast_fu_742_p1();
    void thread_p_shl3_cast_fu_925_p1();
    void thread_p_shl4_fu_949_p1();
    void thread_p_shl_cast_fu_460_p1();
    void thread_p_shl_cast_mid1_fu_514_p1();
    void thread_p_shl_fu_452_p3();
    void thread_p_shl_mid1_fu_506_p3();
    void thread_sum_cast_fu_559_p1();
    void thread_sum_fu_554_p2();
    void thread_tmp_10_fu_590_p2();
    void thread_tmp_11_cast_fu_540_p1();
    void thread_tmp_11_fu_734_p3();
    void thread_tmp_13_cast_fu_550_p1();
    void thread_tmp_13_fu_1088_p1();
    void thread_tmp_14_fu_746_p2();
    void thread_tmp_15_fu_1107_p2();
    void thread_tmp_16_cast_fu_756_p1();
    void thread_tmp_16_fu_760_p2();
    void thread_tmp_16_mid1_fu_983_p1();
    void thread_tmp_17_cast_mid2_cas_fu_980_p1();
    void thread_tmp_17_cast_mid2_fu_842_p3();
    void thread_tmp_17_fu_766_p2();
    void thread_tmp_17_mid1_fu_1000_p2();
    void thread_tmp_18_fu_772_p2();
    void thread_tmp_18_mid1_fu_1004_p2();
    void thread_tmp_18_mid2_fu_1010_p3();
    void thread_tmp_18_mid3_fu_974_p3();
    void thread_tmp_18_mid_fu_969_p2();
    void thread_tmp_19_cast_mid255_v_1_fu_965_p1();
    void thread_tmp_19_cast_mid255_v_fu_959_p3();
    void thread_tmp_19_cast_mid2_v_fu_992_p3();
    void thread_tmp_19_fu_782_p2();
    void thread_tmp_19_mid1_fu_873_p2();
    void thread_tmp_1_fu_437_p1();
    void thread_tmp_20_fu_788_p0();
    void thread_tmp_20_fu_788_p00();
    void thread_tmp_20_fu_788_p2();
    void thread_tmp_20_mid2_fu_879_p3();
    void thread_tmp_20_mid4_fu_849_p3();
    void thread_tmp_20_mid_fu_822_p3();
    void thread_tmp_21_fu_1073_p1();
    void thread_tmp_21_mid1_fu_886_p0();
    void thread_tmp_21_mid1_fu_886_p00();
    void thread_tmp_21_mid1_fu_886_p2();
    void thread_tmp_21_mid2_fu_892_p3();
    void thread_tmp_21_mid_fu_856_p3();
    void thread_tmp_23_fu_1020_p2();
    void thread_tmp_24_fu_918_p3();
    void thread_tmp_25_fu_1041_p0();
    void thread_tmp_25_fu_1041_p1();
    void thread_tmp_25_fu_1041_p2();
    void thread_tmp_26_cast2_fu_906_p1();
    void thread_tmp_26_fu_929_p2();
    void thread_tmp_27_fu_909_p2();
    void thread_tmp_28_fu_1057_p1();
    void thread_tmp_29_fu_1061_p2();
    void thread_tmp_2_fu_584_p2();
    void thread_tmp_30_cast_fu_595_p1();
    void thread_tmp_30_fu_942_p3();
    void thread_tmp_31_fu_953_p2();
    void thread_tmp_32_cast_fu_752_p1();
    void thread_tmp_32_fu_648_p2();
    void thread_tmp_33_fu_986_p2();
    void thread_tmp_34_fu_672_p2();
    void thread_tmp_35_cast_fu_935_p1();
    void thread_tmp_35_fu_678_p2();
    void thread_tmp_38_fu_1093_p1();
    void thread_tmp_3_mid2_v_v_fu_414_p3();
    void thread_tmp_43_cast_fu_1029_p1();
    void thread_tmp_4_cast_fu_441_p1();
    void thread_tmp_5_cast7_fu_448_p1();
    void thread_tmp_5_cast7_mid1_fu_502_p1();
    void thread_tmp_6_fu_464_p2();
    void thread_tmp_6_mid1_fu_518_p2();
    void thread_tmp_6_mid2_fu_524_p3();
    void thread_tmp_7_fu_573_p3();
    void thread_tmp_7_mid2_cast_fu_570_p1();
    void thread_tmp_7_mid2_v_fu_532_p3();
    void thread_tmp_8_cast1_fu_730_p1();
    void thread_tmp_8_cast_fu_726_p1();
    void thread_tmp_8_cast_mid2_cast_fu_814_p1();
    void thread_tmp_8_cast_mid2_fu_807_p3();
    void thread_tmp_8_fu_544_p2();
    void thread_tmp_8_mid1_cast1_fu_818_p1();
    void thread_tmp_8_mid1_cast_fu_915_p1();
    void thread_tmp_8_mid2_cast_fu_939_p1();
    void thread_tmp_9_cast_fu_434_p1();
    void thread_tmp_fu_445_p1();
    void thread_x_assign_1_fu_1113_p3();
    void thread_x_assign_cast_fu_1102_p2();
    void thread_x_assign_fu_1097_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
