Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May 29 15:12:46 2024
| Host         : Laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file buildup_wrapper_control_sets_placed.rpt
| Design       : buildup_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           22 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            8 |
| Yes          | Yes                   | No                     |              39 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                     Enable Signal                     |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  buildup_i/spi_sub_0/U0/MISO_reg_i_2_n_0                     |                                                       |                                                |                1 |              1 |         1.00 |
|  buildup_i/spi_sub_0/U0/next_state                           |                                                       |                                                |                2 |              5 |         2.50 |
|  buildup_i/clock_divider_0/U0/clk_div                        |                                                       | buildup_i/synchronizer_9/U0/Q                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | buildup_i/block_encoder_tilt/U0/Rising_edge_b/U0/E[0] | buildup_i/synchronizer_9/U0/Q                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                                               | buildup_i/block_encoder_pan/U0/Rising_edge_b/U0/E[0]  | buildup_i/synchronizer_9/U0/Q                  |                4 |              9 |         2.25 |
|  buildup_i/spi_sub_0/U0/FSM_onehot_current_state_reg_n_0_[3] |                                                       |                                                |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                               | buildup_i/spi_sub_0/U0/bit_counter[19]_i_2_n_0        | buildup_i/spi_sub_0/U0/bit_counter[19]_i_1_n_0 |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG                                               | buildup_i/spi_sub_0/U0/bit_counter[19]_i_2_n_0        | buildup_i/spi_sub_0/U0/shift_reg[19]_i_1_n_0   |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                               |                                                       | buildup_i/synchronizer_9/U0/Q                  |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               |                                                       |                                                |               13 |             45 |         3.46 |
+--------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


