# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_code.srcs/sources_1/new/final_code.vhd" \
"../../../../final_code_tb.vhd" \

# Do not sort compile order
nosort
