INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/ip/data_rom/sim/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/ip/ins_rom/sim/ins_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/RegFile/RegFile.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pc_src_src, assumed default net type wire [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
