{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636266616738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636266616742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 07 13:30:16 2021 " "Processing started: Sun Nov 07 13:30:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636266616742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266616742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_simple_processor_with_fucking_ROM_or_something -c A_simple_processor_with_fucking_ROM_or_something " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_simple_processor_with_fucking_ROM_or_something -c A_simple_processor_with_fucking_ROM_or_something" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266616742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636266617000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636266617000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_simple_processor_with_fucking_rom_or_something.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_simple_processor_with_fucking_rom_or_something.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_simple_processor_with_fucking_ROM_or_something " "Found entity 1: A_simple_processor_with_fucking_ROM_or_something" {  } { { "A_simple_processor_with_fucking_ROM_or_something.bdf" "" { Schematic "D:/My_design/LAB_09/part_2/A_simple_processor_with_fucking_ROM_or_something.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266624843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "counter.v" "" { Text "D:/My_design/LAB_09/part_2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266624844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "D:/My_design/LAB_09/part_2/inst_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266624845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_simple_processor_with_fucking_ROM_or_something " "Elaborating entity \"A_simple_processor_with_fucking_ROM_or_something\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636266624865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a_simple_processor.v 2 2 " "Using design file a_simple_processor.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a_simple_processor " "Found entity 1: a_simple_processor" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266624880 ""} { "Info" "ISGN_ENTITY_NAME" "2 regn " "Found entity 2: regn" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266624880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636266624880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_simple_processor a_simple_processor:inst " "Elaborating entity \"a_simple_processor\" for hierarchy \"a_simple_processor:inst\"" {  } { { "A_simple_processor_with_fucking_ROM_or_something.bdf" "inst" { Schematic "D:/My_design/LAB_09/part_2/A_simple_processor_with_fucking_ROM_or_something.bdf" { { 176 800 992 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266624881 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN a_simple_processor.v(72) " "Verilog HDL Always Construct warning at a_simple_processor.v(72): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624883 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 a_simple_processor.v(75) " "Verilog HDL Always Construct warning at a_simple_processor.v(75): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624883 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 a_simple_processor.v(76) " "Verilog HDL Always Construct warning at a_simple_processor.v(76): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624883 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 a_simple_processor.v(77) " "Verilog HDL Always Construct warning at a_simple_processor.v(77): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624883 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 a_simple_processor.v(78) " "Verilog HDL Always Construct warning at a_simple_processor.v(78): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624883 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 a_simple_processor.v(79) " "Verilog HDL Always Construct warning at a_simple_processor.v(79): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 a_simple_processor.v(80) " "Verilog HDL Always Construct warning at a_simple_processor.v(80): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 a_simple_processor.v(81) " "Verilog HDL Always Construct warning at a_simple_processor.v(81): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 a_simple_processor.v(82) " "Verilog HDL Always Construct warning at a_simple_processor.v(82): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 a_simple_processor.v(86) " "Verilog HDL Always Construct warning at a_simple_processor.v(86): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 a_simple_processor.v(87) " "Verilog HDL Always Construct warning at a_simple_processor.v(87): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 a_simple_processor.v(88) " "Verilog HDL Always Construct warning at a_simple_processor.v(88): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 a_simple_processor.v(89) " "Verilog HDL Always Construct warning at a_simple_processor.v(89): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 a_simple_processor.v(90) " "Verilog HDL Always Construct warning at a_simple_processor.v(90): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 a_simple_processor.v(91) " "Verilog HDL Always Construct warning at a_simple_processor.v(91): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 a_simple_processor.v(92) " "Verilog HDL Always Construct warning at a_simple_processor.v(92): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 a_simple_processor.v(93) " "Verilog HDL Always Construct warning at a_simple_processor.v(93): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624884 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry a_simple_processor.v(101) " "Verilog HDL Always Construct warning at a_simple_processor.v(101): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624885 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN a_simple_processor.v(117) " "Verilog HDL Always Construct warning at a_simple_processor.v(117): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624885 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx a_simple_processor.v(133) " "Verilog HDL Always Construct warning at a_simple_processor.v(133): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx a_simple_processor.v(139) " "Verilog HDL Always Construct warning at a_simple_processor.v(139): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry a_simple_processor.v(159) " "Verilog HDL Always Construct warning at a_simple_processor.v(159): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry a_simple_processor.v(164) " "Verilog HDL Always Construct warning at a_simple_processor.v(164): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA a_simple_processor.v(183) " "Verilog HDL Always Construct warning at a_simple_processor.v(183): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry a_simple_processor.v(183) " "Verilog HDL Always Construct warning at a_simple_processor.v(183): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624886 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA a_simple_processor.v(190) " "Verilog HDL Always Construct warning at a_simple_processor.v(190): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624887 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry a_simple_processor.v(190) " "Verilog HDL Always Construct warning at a_simple_processor.v(190): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636266624887 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWire a_simple_processor.v(63) " "Verilog HDL Always Construct warning at a_simple_processor.v(63): inferring latch(es) for variable \"BusWire\", which holds its previous value in one or more paths through the always construct" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636266624887 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rx a_simple_processor.v(63) " "Verilog HDL Always Construct warning at a_simple_processor.v(63): inferring latch(es) for variable \"Rx\", which holds its previous value in one or more paths through the always construct" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636266624887 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ry a_simple_processor.v(63) " "Verilog HDL Always Construct warning at a_simple_processor.v(63): inferring latch(es) for variable \"Ry\", which holds its previous value in one or more paths through the always construct" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636266624887 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[0\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[0\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624888 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[1\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[1\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[2\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[2\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[3\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[3\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[4\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[4\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[5\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[5\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[6\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[6\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[7\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[7\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[8\] a_simple_processor.v(63) " "Inferred latch for \"Ry\[8\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[0\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[0\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[1\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[1\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[2\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[2\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[3\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[3\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[4\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[4\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[5\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[5\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[6\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[6\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[7\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[7\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[8\] a_simple_processor.v(63) " "Inferred latch for \"Rx\[8\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[0\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[0\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624889 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[1\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[1\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[2\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[2\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[3\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[3\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[4\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[4\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[5\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[5\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[6\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[6\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[7\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[7\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[8\] a_simple_processor.v(63) " "Inferred latch for \"BusWire\[8\]\" at a_simple_processor.v(63)" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266624890 "|A_simple_processor_with_fucking_ROM_or_something|a_simple_processor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn a_simple_processor:inst\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"a_simple_processor:inst\|regn:reg_IR\"" {  } { { "a_simple_processor.v" "reg_IR" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266624899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:inst1 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:inst1\"" {  } { { "A_simple_processor_with_fucking_ROM_or_something.bdf" "inst1" { Schematic "D:/My_design/LAB_09/part_2/A_simple_processor_with_fucking_ROM_or_something.bdf" { { 208 536 752 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266624910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "D:/My_design/LAB_09/part_2/inst_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266625020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "D:/My_design/LAB_09/part_2/inst_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266625031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636266625032 ""}  } { { "inst_mem.v" "" { Text "D:/My_design/LAB_09/part_2/inst_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636266625032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7a1 " "Found entity 1: altsyncram_h7a1" {  } { { "db/altsyncram_h7a1.tdf" "" { Text "D:/My_design/LAB_09/part_2/db/altsyncram_h7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636266625089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266625089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7a1 inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_h7a1:auto_generated " "Elaborating entity \"altsyncram_h7a1\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_h7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266625089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module counter_module:inst5 " "Elaborating entity \"counter_module\" for hierarchy \"counter_module:inst5\"" {  } { { "A_simple_processor_with_fucking_ROM_or_something.bdf" "inst5" { Schematic "D:/My_design/LAB_09/part_2/A_simple_processor_with_fucking_ROM_or_something.bdf" { { 208 344 520 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266625109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(8) " "Verilog HDL assignment warning at counter.v(8): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "D:/My_design/LAB_09/part_2/counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636266625110 "|A_simple_processor_with_fucking_ROM_or_something|counter_module:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[8\] " "Latch a_simple_processor:inst\|BusWire\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[1\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[1\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[7\] " "Latch a_simple_processor:inst\|BusWire\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[0\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[0\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[6\] " "Latch a_simple_processor:inst\|BusWire\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[1\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[1\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[5\] " "Latch a_simple_processor:inst\|BusWire\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[0\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[0\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[4\] " "Latch a_simple_processor:inst\|BusWire\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[1\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[1\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[3\] " "Latch a_simple_processor:inst\|BusWire\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[0\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[0\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[2\] " "Latch a_simple_processor:inst\|BusWire\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[1\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[1\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[1\] " "Latch a_simple_processor:inst\|BusWire\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[0\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[0\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_simple_processor:inst\|BusWire\[0\] " "Latch a_simple_processor:inst\|BusWire\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_simple_processor:inst\|Ystep_Q\[1\] " "Ports D and ENA on the latch are fed by the same signal a_simple_processor:inst\|Ystep_Q\[1\]" {  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636266625520 ""}  } { { "a_simple_processor.v" "" { Text "D:/My_design/LAB_09/part_2/a_simple_processor.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636266625520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ystep_Q\[2\] GND " "Pin \"Ystep_Q\[2\]\" is stuck at GND" {  } { { "A_simple_processor_with_fucking_ROM_or_something.bdf" "" { Schematic "D:/My_design/LAB_09/part_2/A_simple_processor_with_fucking_ROM_or_something.bdf" { { 248 1056 1232 264 "Ystep_Q\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636266625544 "|A_simple_processor_with_fucking_ROM_or_something|Ystep_Q[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636266625544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636266625616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636266626109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636266626109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636266626154 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636266626154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636266626154 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636266626154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636266626154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636266626167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 07 13:30:26 2021 " "Processing ended: Sun Nov 07 13:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636266626167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636266626167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636266626167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636266626167 ""}
