<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5"><title>MengHui Chou</title><meta name="author" content="MengHui Chou"><link rel="shortcut icon" href="/img/favicon.png"><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.13.0/css/all.min.css"><meta name="generator" content="Hexo 6.0.0"></head><body><header id="page_header"><div class="header_wrap"><div id="blog_name"><a class="blog_title" id="site-name" href="/">MengHui Chou</a></div><button class="menus_icon"><div class="navicon"></div></button><ul class="menus_items"><li class="menus_item"><a class="site-page" href="/Experience"> Experience</a></li><li class="menus_item"><a class="site-page" href="/Projects"> Projects</a></li><li class="menus_item"><a class="site-page" href="/coursework"> Coursework</a></li></ul></div></header><main id="page_main"><div class="side-card sticky"><div class="card-wrap" itemscope itemtype="http://schema.org/Person"><div class="author-avatar"><img class="avatar-img" src="/images/profile.jpg" onerror="this.onerror=null;this.src='/img/profile.png'" alt="avatar"></div><div class="author-discrip"><h3>MengHui Chou</h3><p class="author-bio">Hi! I will be an CPU Performance Engineer at Qualcomm starting from Feburary!</p></div><div class="author-links"><button class="btn m-social-links">Links</button><ul class="social-icons"><li><a class="social-icon" href="https://github.com/menghuichou" target="_blank"><i class="fab fa-github" aria-hidden="true"></i></a></li><li><a class="social-icon" href="https://www.linkedin.com/in/menghui-chou" target="_blank"><i class="fab fa-linkedin" aria-hidden="true"></i></a></li><li><a class="social-icon" href="https://medium.com/@cmh890410" target="_blank"><i class="fab fa-medium" aria-hidden="true"></i></a></li></ul></div><a class="cv-links" href="/data/Resume.pdf" target="_blank"><i class="fas fa-file-pdf" aria-hidden="true"><span>My Resume/CV</span></i></a></div></div><div class="page" itemscope itemtype="http://schema.org/CreativeWork"><h2 class="page-title">Projects</h2><article><h3 id="Page-Outline"><a href="#Page-Outline" class="headerlink" title="Page Outline"></a>Page Outline</h3><ul>
<li><a href="#page-outline">Page Outline</a></li>
<li><a href="#zynq-7000-series-fpga-32-bit-risc-v-cpu">ZYNQ 7000-Series FPGA: 32-Bit RISC-V CPU</a></li>
<li><a href="#logicism-32-bit-risc-v-cpu">Logicism: 32-Bit RISC-V CPU</a></li>
<li><a href="#c-language-version-numpy">C-Language-Version NumPy</a></li>
<li><a href="#nmos-device-design">NMOS Device Design</a></li>
</ul>
<p></p>

<h3 id="ZYNQ-7000-Series-FPGA-32-Bit-RISC-V-CPU"><a href="#ZYNQ-7000-Series-FPGA-32-Bit-RISC-V-CPU" class="headerlink" title="ZYNQ 7000-Series FPGA: 32-Bit RISC-V CPU"></a>ZYNQ 7000-Series FPGA: 32-Bit RISC-V CPU</h3><hr>
<ul>
<li>Spring 2022, EECS151 Course Final Project</li>
</ul>
<p>A project using Verilog where Viraj Ramakrishnan and I built a 32-bit three-stage pipelined RISC-V CPU with synchronous read-and-write memory. This CPU features with 40 supported assembly instructions, BIOS memory, and memory mapped I/O for UART. It also achieves CPI 1.18 and clocks at 66.7 MHz.<br><img src="/images/eecs151_cpu.jpg" alt="EECS151 CPU"><br>The CPU above is one of our designs which was implemented with paralleled memory.</p>
<p>  </p>


<embed src="/data/eecs151_cpu.pdf#zoom=50" type="application/pdf" width="100%" height="600px" />

<p><a href="/data/eecs151_cpu.pdf">Click Here to View the Final Project Report in Full Window</a><br>More project specification can be found at <a target="_blank" rel="noopener" href="https://github.com/EECS150/project_skeleton_sp22">Spring 2022 EECS151LB FPGA Final Project’s Github</a>.</p>
<h3 id="Logicism-32-Bit-RISC-V-CPU"><a href="#Logicism-32-Bit-RISC-V-CPU" class="headerlink" title="Logicism: 32-Bit RISC-V CPU"></a>Logicism: 32-Bit RISC-V CPU</h3><hr>
<ul>
<li>Fall 2021, CS61C Course Project</li>
</ul>
<p>A project using Logicism where I built a 32-bit two-stage pipelined RISC-V CPU with synchronous read-and-write memory. This CPU streamlines compiling process of RISC-V programs by 37 supported assembly instructions such as add, sw, lw, and jal etc.. This streamlined CPU achieved 99.5% coverage rate with 7 circ. type files.</p>
<p>More project specification can be found at <a target="_blank" rel="noopener" href="https://inst.eecs.berkeley.edu/~cs61c/fa21/projects/proj3/">Fall 2021 CS61C Project 3: CS61CPU</a>.</p>
<h3 id="C-Language-Version-NumPy"><a href="#C-Language-Version-NumPy" class="headerlink" title="C-Language-Version NumPy"></a>C-Language-Version NumPy</h3><hr>
<ul>
<li>Fall 2021, CS61C Course Project</li>
</ul>
<p>A project using C language to build NumPy, a powerful python library that supports for large, multi-dimensional array and matric computation. The purpose of this project is to understand the features of C language such as fast and efficient memory management, portability, and extensibility. This library featured with matrix operations such as add, multiplication, and power, whose algorithms were optimized by SIMD, OpenMP, paralleling, and loop unrolling. The final product achived 878.5 speed-up rate in power of a matrix and 55.1 speed-up rate in matrix multiplication on CS61C Benchmark.<br><img src="/images/cs61c_numpy.png" alt="CS61C Benchmark"></p>
<p>More project specification can be found at <a target="_blank" rel="noopener" href="https://inst.eecs.berkeley.edu/~cs61c/fa21/projects/proj4/">Fall 2021 CS61C Project 4: Numc</a>.</p>
<h3 id="NMOS-Device-Design"><a href="#NMOS-Device-Design" class="headerlink" title="NMOS Device Design"></a>NMOS Device Design</h3><hr>
<ul>
<li>Fall 2021, EE130 Course Final Project</li>
</ul>
<p>A project using TCAD (Sentauras) to simulate the behavior of customized NMOS. The goal for this project is to let students be familiar with how a transistor is designed where we have to account for specification and tradeoffs. The given requirements were that all customized NMOSs should meet I_on (saturated current) &gt;= 400 uA per um channel width and I_off &lt;= 1nA per um channel width with given costrants. Fan Xia and I’s design achieved I_on 0.00409 A and I_off 3.158 * 10^-10 A, denoting I_on/I_off to be 1296123.50.<br><img src="/images/ee130_transistor.png" alt="EE130 Transistor"><br>Due to academic intergrity, the picture above is for demo only. For more details about our design, please reach me out :)</p>
</article></div></main><div class="nav-wrap"><div class="nav"><button class="site-nav"><div class="navicon"></div></button><ul class="nav_items"><li class="nav_item"><a class="nav-page" href="/Experience"> Experience</a></li><li class="nav_item"><a class="nav-page" href="/Projects"> Projects</a></li><li class="nav_item"><a class="nav-page" href="/coursework"> Coursework</a></li></ul></div><div class="cd-top"><i class="fa fa-arrow-up" aria-hidden="true"></i></div></div><footer id="page_footer"><div class="footer_wrap"><div class="copyright">&copy;2022 by MengHui Chou</div><div class="theme-info">Powered by <a target="_blank" href="https://hexo.io" rel="nofollow noopener">Hexo</a> & <a target="_blank" href="https://github.com/PhosphorW/hexo-theme-academia" rel="nofollow noopener">Academia Theme</a></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/jquery-pjax@latest/jquery.pjax.min.js"></script><script src="/js/main.js"></script></body></html>