overlay trace CPU_WR?
  cpu connection
  SOBY
  TUTU
  YULA


// from die
TUTU = and(TERA, TULO);
SOBY = nor(in.A15, TUTU);
CPU_INsomething = TUTU



yeah these totally don't match

// schematic

wire SOBY = nor(in.A15, in.CPU_WRQ); // schematic has a question mark?

bool TUTU = and(TERA, TULO);

bool YAZA = not(out.T1T2n);
bool YULA = and(YAZA, TUTU, out.CPU_RD);


















wire BAFU = not(in.CPU_WR);
wire BOGY = not(BAFU);
out.APU_WR = BOGY;

wire HAWU = nand(in.FF26, in.CPU_WRQ);
wire BOPY = nand(in.CPU_WRQ, in.FF26);



wire SOBY = nor(in.A15, in.CPU_WRQ); // schematic has a question mark?
wire SEPY = nand(in.ABUZ, SOBY);
wire SEPY = or(in.A15, in.CPU_WRQ);


bool TERA = not(TEPU_Q);
bool TULO = nor(in.A15, in.A14, in.A13, in.A12, in.A11, in.A10, in.A9, in.A8);
bool TUTU = and(TERA, TULO);
    
// these two cells are weirdly off by themselves next to wave ram
bool YAZA = not(out.T1T2n);



wire JURE = nand(KYDU, in.FF26);
wire ETUC = and(in.CPU_WRQ, in.FF26);
wire KAMU = nand(in.FF26, KAZO);




bool DOSA = and(in.CPU_WRQ, in.FF18);
bool AGYN = nand(in.APU_WR, in.FF16);
bool BORO = nand(in.APU_WR, in.FF11);
wire BYZA = and(in.APU_WR,  in.FF3X);
wire DEBY = and(in.CPU_WRQ, in.FF14);
wire CENU = and(in.APU_WR,  in.FF10); // schematic image cut off, this could be APU_WR or CPU_WR