<stg><name>LoopOracle</name>


<trans_list>

<trans id="910" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="15" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="20" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="26" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="30" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="40" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="41" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="42" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="45" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="51" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="53" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="56" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="57" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="66" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="67" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="68" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="69" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="70" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="71" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="72" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="74" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="75" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="76" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="77" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="78" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="79" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="80" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="81" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="82" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="91" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="92" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([19456 x float]* %DataInTr) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %CnnOut) nounwind, !map !15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @LoopOracle_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:3  %DataOutC1 = alloca [38250 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutC1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:4  %DataOutMP1 = alloca [4662 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutMP1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:5  %DataOutC2 = alloca [8928 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutC2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:6  %DataOutMP2 = alloca [1080 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutMP2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:7  %DataOutC3 = alloca [1904 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutC3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:8  %DataOutMP3 = alloca [192 x float], align 4

]]></Node>
<StgValue><ssdm name="DataOutMP3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:9  %dataOutView = alloca [192 x float], align 16

]]></Node>
<StgValue><ssdm name="dataOutView"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %out = phi i2 [ 0, %0 ], [ %out_1, %14 ]

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %14 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %next_mul = add i8 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond42 = icmp eq i2 %out, -2

]]></Node>
<StgValue><ssdm name="exitcond42"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %out_1 = add i2 %out, 1

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond42, label %.preheader72.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %out, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="3">
<![CDATA[
:3  %tmp_8_cast = zext i3 %tmp_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2">
<![CDATA[
:4  %tmp = trunc i2 %out to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %C1B_load_phi = select i1 %tmp, float 0x3FC38EF340000000, float 0x3F960418A0000000

]]></Node>
<StgValue><ssdm name="C1B_load_phi"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %m = phi i7 [ 0, %2 ], [ %m_1, %13 ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond46 = icmp eq i7 %m, -53

]]></Node>
<StgValue><ssdm name="exitcond46"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %m_1 = add i7 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond46, label %14, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="7">
<![CDATA[
:2  %tmp_2_cast = zext i7 %m to i8

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_s = add i8 %tmp_2_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="8">
<![CDATA[
:4  %tmp_31_cast = zext i8 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  %tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_s, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="16">
<![CDATA[
:6  %p_shl_cast = zext i16 %tmp_9 to i17

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_1 = sub i17 %p_shl_cast, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %n = phi i8 [ 0, %4 ], [ %n_1, %12 ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond45 = icmp eq i8 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond45"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %n_1 = add i8 %n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond45, label %13, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="8">
<![CDATA[
:2  %tmp_12_cast = zext i8 %n to i17

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp_11 = add i17 %tmp_1, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_119_cast = zext i17 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %DataOutC1_addr = getelementptr [38250 x float]* %DataOutC1, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="DataOutC1_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:6  store float %C1B_load_phi, float* %DataOutC1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_13 = phi float [ %C1B_load_phi, %6 ], [ %tmp_25, %11 ]

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i2 = phi i2 [ 0, %6 ], [ %i_3, %11 ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="2">
<![CDATA[
:2  %i2_cast = zext i2 %i2 to i7

]]></Node>
<StgValue><ssdm name="i2_cast"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond44 = icmp eq i2 %i2, -2

]]></Node>
<StgValue><ssdm name="exitcond44"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %i_3 = add i2 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond44, label %12, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_21 = add i7 %m, %i2_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="2">
<![CDATA[
:3  %tmp_23_cast = zext i2 %i2 to i4

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %tmp_35 = add i4 %tmp_23_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:5  %tmp_131_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_35, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_25 = phi float [ %tmp_13, %8 ], [ %tmp_44, %10 ]

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j1 = phi i2 [ 0, %8 ], [ %j_3, %10 ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="2">
<![CDATA[
:2  %j1_cast = zext i2 %j1 to i8

]]></Node>
<StgValue><ssdm name="j1_cast"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond43 = icmp eq i2 %j1, -2

]]></Node>
<StgValue><ssdm name="exitcond43"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %j_3 = add i2 %j1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond43, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_30 = add i8 %j1_cast, %n

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:2  %tmp_54 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp_21, i8 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_55 = zext i15 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %DataInTr_addr = getelementptr [19456 x float]* %DataInTr, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="DataInTr_addr"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="2">
<![CDATA[
:5  %tmp_32_cast = zext i2 %j1 to i5

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_58 = add i5 %tmp_131_cast, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
:7  %tmp_142_cast = zext i5 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C1W1_0_addr = getelementptr [8 x float]* @C1W1_0, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="C1W1_0_addr"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="15">
<![CDATA[
:9  %DataInTr_load = load float* %DataInTr_addr, align 4

]]></Node>
<StgValue><ssdm name="DataInTr_load"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
:10  %C1W1_0_load = load float* %C1W1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="C1W1_0_load"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="15">
<![CDATA[
:9  %DataInTr_load = load float* %DataInTr_addr, align 4

]]></Node>
<StgValue><ssdm name="DataInTr_load"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
:10  %C1W1_0_load = load float* %C1W1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="C1W1_0_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fmul float %DataInTr_load, %C1W1_0_load

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fmul float %DataInTr_load, %C1W1_0_load

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fmul float %DataInTr_load, %C1W1_0_load

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_44 = fadd float %tmp_41, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_44 = fadd float %tmp_41, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="192" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_44 = fadd float %tmp_41, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_44 = fadd float %tmp_41, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:13  store float %tmp_44, float* %DataOutC1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader72:0  %i1 = phi i2 [ %i, %.preheader72.loopexit ], [ 0, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader72:1  %phi_mul1 = phi i8 [ %next_mul1, %.preheader72.loopexit ], [ 0, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72:2  %next_mul1 = add i8 %phi_mul1, 75

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader72:3  %exitcond41 = icmp eq i2 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond41"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader72:4  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader72:5  %i = add i2 %i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:6  br i1 %exitcond41, label %.preheader69.preheader, label %.preheader71.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader71:0  %j2 = phi i7 [ %j, %.preheader71.loopexit ], [ 0, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader71:1  %exitcond40 = icmp eq i7 %j2, -53

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader71:3  %j = add i7 %j2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:4  br i1 %exitcond40, label %.preheader72.loopexit, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="7">
<![CDATA[
.preheader70.preheader:0  %tmp_4_cast = zext i7 %j2 to i8

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70.preheader:1  %tmp_2 = add i8 %tmp_4_cast, %phi_mul1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="8">
<![CDATA[
.preheader70.preheader:2  %tmp_116_cast = zext i8 %tmp_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader70.preheader:3  %tmp_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="16">
<![CDATA[
.preheader70.preheader:4  %p_shl1_cast = zext i16 %tmp_12 to i17

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader70.preheader:5  %tmp_4 = sub i17 %p_shl1_cast, %tmp_116_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:6  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.loopexit:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader70:0  %k = phi i8 [ %k_2, %._crit_edge ], [ 0, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70:1  %exitcond39 = icmp eq i8 %k, -1

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70:3  %k_2 = add i8 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:4  br i1 %exitcond39, label %.preheader71.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge:0  %tmp_17_cast = zext i8 %k to i17

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:1  %tmp_34 = add i17 %tmp_4, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge:2  %tmp_128_cast = zext i17 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %DataOutC1_addr_1 = getelementptr [38250 x float]* %DataOutC1, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="DataOutC1_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:4  %DataOutC1_load = load float* %DataOutC1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC1_load"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.loopexit:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:4  %DataOutC1_load = load float* %DataOutC1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC1_load"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_18 = fcmp ogt float %DataOutC1_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6  %tmp_24 = select i1 %tmp_18, float %DataOutC1_load, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
._crit_edge:7  store float %tmp_24, float* %DataOutC1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader69:0  %k3 = phi i2 [ %k_1, %.preheader69.loopexit ], [ 0, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader69:1  %phi_mul2 = phi i8 [ %next_mul3, %.preheader69.loopexit ], [ 0, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader69:2  %phi_mul3 = phi i7 [ %next_mul2, %.preheader69.loopexit ], [ 0, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8">
<![CDATA[
.preheader69:3  %phi_mul38_cast = zext i8 %phi_mul2 to i9

]]></Node>
<StgValue><ssdm name="phi_mul38_cast"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader69:4  %next_mul2 = add i7 %phi_mul3, 37

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69:5  %next_mul3 = add i8 %phi_mul2, 75

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader69:6  %exitcond38 = icmp eq i2 %k3, -2

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:7  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader69:8  %k_1 = add i2 %k3, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:9  br i1 %exitcond38, label %.preheader65.preheader, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader68:0  %i4 = phi i7 [ %i_2, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader68:1  %exitcond37 = icmp eq i7 %i4, -54

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 74, i64 74, i64 74) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader68:3  %i_2 = add i7 %i4, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:4  br i1 %exitcond37, label %.preheader69.loopexit, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:0  %tmp_27 = add i7 %phi_mul3, %i4

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="7">
<![CDATA[
.preheader67.preheader:1  %tmp_125_cast = zext i7 %tmp_27 to i14

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader67.preheader:2  %tmp_31 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_27, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="13">
<![CDATA[
.preheader67.preheader:3  %p_shl2_cast = zext i13 %tmp_31 to i14

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader67.preheader:4  %tmp_32 = sub i14 %p_shl2_cast, %tmp_125_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader67.preheader:5  %tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %i4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:6  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.loopexit:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader67:0  %j5 = phi i8 [ 0, %.preheader67.preheader ], [ %j_2, %.preheader67.loopexit ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader67:1  %exitcond36 = icmp eq i8 %j5, -2

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:2  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader67:3  %j_2 = add i8 %j5, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:4  br i1 %exitcond36, label %.preheader68.loopexit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_27_cast = zext i8 %j5 to i14

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_51 = add i14 %tmp_27_cast, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_139_cast = zext i14 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %DataOutMP1_addr = getelementptr [4662 x float]* %DataOutMP1, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="DataOutMP1_addr"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float 0xFFF0000000000000, float* %DataOutMP1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:5  %tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %j5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit55:0  %tmp_33 = phi float [ 0xFFF0000000000000, %15 ], [ %x_assign, %.loopexit55.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit55:1  %m6 = phi i2 [ 0, %15 ], [ %m_3, %.loopexit55.loopexit ]

]]></Node>
<StgValue><ssdm name="m6"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="2">
<![CDATA[
.loopexit55:2  %m6_cast = zext i2 %m6 to i8

]]></Node>
<StgValue><ssdm name="m6_cast"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit55:3  %exitcond35 = icmp eq i2 %m6, -2

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit55:4  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit55:5  %m_3 = add i2 %m6, 1

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit55:6  br i1 %exitcond35, label %.preheader67.loopexit, label %.preheader66.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader66.preheader:0  %tmp_38 = add i8 %m6_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8">
<![CDATA[
.preheader66.preheader:1  %tmp_39_cast = zext i8 %tmp_38 to i9

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader66.preheader:2  %tmp_83 = add i9 %phi_mul38_cast, %tmp_39_cast

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="9">
<![CDATA[
.preheader66.preheader:3  %tmp_154_cast = zext i9 %tmp_83 to i17

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.preheader66.preheader:4  %p_shl3_cast = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_83, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader66.preheader:5  %tmp_86 = sub i17 %p_shl3_cast, %tmp_154_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader66.preheader:6  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.loopexit:0  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader66:0  %x_assign = phi float [ %tmp_i, %16 ], [ %tmp_33, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader66:1  %n7 = phi i3 [ %n_3, %16 ], [ 0, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="n7"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="3">
<![CDATA[
.preheader66:2  %n7_cast = zext i3 %n7 to i10

]]></Node>
<StgValue><ssdm name="n7_cast"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader66:3  %exitcond34 = icmp eq i3 %n7, -4

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader66:4  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader66:5  %n_3 = add i3 %n7, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:6  br i1 %exitcond34, label %.loopexit55.loopexit, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_53 = add i10 %n7_cast, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="10">
<![CDATA[
:1  %tmp_54_cast = zext i10 %tmp_53 to i17

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_109 = add i17 %tmp_86, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="17">
<![CDATA[
:3  %tmp_165_cast = zext i17 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %DataOutC1_addr_2 = getelementptr [38250 x float]* %DataOutC1, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="DataOutC1_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
:5  %DataOutC1_load_1 = load float* %DataOutC1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC1_load_1"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.loopexit55.loopexit:0  br label %.loopexit55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="302" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
:5  %DataOutC1_load_1 = load float* %DataOutC1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC1_load_1"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_i = call fastcc float @"generic_fmax<float>"(float %x_assign, float %DataOutC1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %tmp_i, float* %DataOutMP1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader65:0  %out8 = phi i3 [ %out_2, %32 ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="out8"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader65:1  %exitcond33 = icmp eq i3 %out8, -4

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader65:3  %out_2 = add i3 %out8, 1

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:4  br i1 %exitcond33, label %.preheader64.preheader, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:2  %tmp_15 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %out8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="4">
<![CDATA[
:3  %tmp_121_cast = zext i4 %tmp_15 to i5

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:4  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %out8, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8">
<![CDATA[
:5  %p_shl4_cast = zext i8 %tmp_16 to i9

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:6  %tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %out8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="5">
<![CDATA[
:7  %p_shl5_cast = zext i5 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_22 = add i9 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="3">
<![CDATA[
:9  %tmp_23 = trunc i3 %out8 to i2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10  %tmp_i1 = icmp eq i2 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_1_i = select i1 %tmp_i1, float 0xBFD636E2E0000000, float 0xBFD8624DE0000000

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %tmp_2_i = icmp eq i2 %tmp_23, 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:13  %tmp_4_i = icmp eq i2 %tmp_23, -2

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_3_i = select i1 %tmp_4_i, float 0xBF932617C0000000, float 0xBFC2DABA00000000

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_26 = or i1 %tmp_4_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %merge_i = select i1 %tmp_26, float %tmp_3_i, float %tmp_1_i

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="330" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %m9 = phi i6 [ 0, %17 ], [ %m_2, %31 ]

]]></Node>
<StgValue><ssdm name="m9"/></StgValue>
</operation>

<operation id="331" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond32 = icmp eq i6 %m9, -28

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %m_2 = add i6 %m9, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond32, label %32, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="6">
<![CDATA[
:2  %tmp_16_cast = zext i6 %m9 to i9

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_46 = add i9 %tmp_16_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
:4  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_46, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:5  %tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_46, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="10">
<![CDATA[
:6  %p_shl7_cast = zext i10 %tmp_47 to i15

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_49 = sub i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str6, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %n2 = phi i6 [ 0, %19 ], [ %n_2, %30 ]

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond31 = icmp eq i6 %n2, -2

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62, i64 62, i64 62) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %n_2 = add i6 %n2, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond31, label %31, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="6">
<![CDATA[
:2  %tmp_37_cast = zext i6 %n2 to i15

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %tmp_80 = add i15 %tmp_49, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="15">
<![CDATA[
:4  %tmp_153_cast = zext i15 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %DataOutC2_addr = getelementptr [8928 x float]* %DataOutC2, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="DataOutC2_addr"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:6  store float %merge_i, float* %DataOutC2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_43 = phi float [ %merge_i, %21 ], [ %tmp_57, %29 ]

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i7 = phi i2 [ 0, %21 ], [ %i_5, %29 ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="2">
<![CDATA[
:2  %i7_cast = zext i2 %i7 to i6

]]></Node>
<StgValue><ssdm name="i7_cast"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond30 = icmp eq i2 %i7, -2

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %i_5 = add i2 %i7, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond30, label %30, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_50 = add i6 %i7_cast, %m9

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="6">
<![CDATA[
:3  %tmp_51_cast = zext i6 %tmp_50 to i7

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="2">
<![CDATA[
:4  %tmp_52 = zext i2 %i7 to i6

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_57 = phi float [ %tmp_43, %23 ], [ %tmp_66, %28 ]

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j7 = phi i2 [ 0, %23 ], [ %j_5, %28 ]

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="2">
<![CDATA[
:2  %j7_cast = zext i2 %j7 to i6

]]></Node>
<StgValue><ssdm name="j7_cast"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond29 = icmp eq i2 %j7, -2

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %j_5 = add i2 %j7, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond29, label %29, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_62 = add i6 %j7_cast, %n2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="6">
<![CDATA[
:3  %tmp_63_cast = zext i6 %tmp_62 to i14

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="2">
<![CDATA[
:4  %tmp_64_cast = zext i2 %j7 to i7

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_66 = phi float [ %tmp_57, %25 ], [ %tmp_74, %27 ]

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %in2 = phi i2 [ 0, %25 ], [ %in, %27 ]

]]></Node>
<StgValue><ssdm name="in2"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %phi_mul4 = phi i7 [ 0, %25 ], [ %next_mul4, %27 ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond28 = icmp eq i2 %in2, -2

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %in = add i2 %in2, 1

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond28, label %28, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="2">
<![CDATA[
:1  %tmp_72_cast = zext i2 %in2 to i5

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_131 = add i5 %tmp_72_cast, %tmp_121_cast

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:3  %tmp_132 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_131, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_133 = add i6 %tmp_52, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:5  %tmp_191_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_133, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_134 = add i7 %tmp_64_cast, %tmp_191_cast

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="7">
<![CDATA[
:7  %tmp_192_cast = zext i7 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C2W2_addr = getelementptr [32 x float]* @C2W2, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="C2W2_addr"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %next_mul4 = add i7 %phi_mul4, 37

]]></Node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_135 = add i7 %tmp_51_cast, %phi_mul4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="7">
<![CDATA[
:11  %tmp_194_cast = zext i7 %tmp_135 to i14

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:12  %tmp_136 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_135, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="13">
<![CDATA[
:13  %p_shl8_cast = zext i13 %tmp_136 to i14

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %tmp_137 = sub i14 %p_shl8_cast, %tmp_194_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:15  %tmp_138 = add i14 %tmp_63_cast, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="14">
<![CDATA[
:16  %tmp_197_cast = zext i14 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %DataOutMP1_addr_1 = getelementptr [4662 x float]* %DataOutMP1, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="DataOutMP1_addr_1"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="13">
<![CDATA[
:18  %DataOutMP1_load = load float* %DataOutMP1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP1_load"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
:19  %C2W2_load = load float* %C2W2_addr, align 4

]]></Node>
<StgValue><ssdm name="C2W2_load"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_76) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="419" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="13">
<![CDATA[
:18  %DataOutMP1_load = load float* %DataOutMP1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP1_load"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
:19  %C2W2_load = load float* %C2W2_addr, align 4

]]></Node>
<StgValue><ssdm name="C2W2_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="421" st_id="33" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_73 = fmul float %DataOutMP1_load, %C2W2_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="422" st_id="34" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_73 = fmul float %DataOutMP1_load, %C2W2_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="423" st_id="35" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_73 = fmul float %DataOutMP1_load, %C2W2_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="424" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_74 = fadd float %tmp_73, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="425" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_74 = fadd float %tmp_73, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="426" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_74 = fadd float %tmp_73, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="427" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_74 = fadd float %tmp_73, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:22  store float %tmp_74, float* %DataOutC2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader64:0  %i3 = phi i3 [ %i_1, %.preheader64.loopexit ], [ 0, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader64:1  %exitcond27 = icmp eq i3 %i3, -4

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader64:3  %i_1 = add i3 %i3, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:4  br i1 %exitcond27, label %.preheader61.preheader, label %.preheader63.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader63.preheader:0  %tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="8">
<![CDATA[
.preheader63.preheader:1  %p_shl9_cast = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader63.preheader:2  %tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="5">
<![CDATA[
.preheader63.preheader:3  %p_shl10_cast = zext i5 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader63.preheader:4  %tmp_42 = add i9 %p_shl10_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:5  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.preheader:0  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="443" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader63:0  %j3 = phi i6 [ 0, %.preheader63.preheader ], [ %j_1, %.preheader63.loopexit ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="444" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader63:1  %exitcond26 = icmp eq i6 %j3, -28

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:2  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader63:3  %j_1 = add i6 %j3, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:4  br i1 %exitcond26, label %.preheader64.loopexit, label %.preheader62.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="6">
<![CDATA[
.preheader62.preheader:0  %tmp_26_cast = zext i6 %j3 to i9

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader:1  %tmp_71 = add i9 %tmp_26_cast, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.preheader62.preheader:2  %p_shl11_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_71, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader62.preheader:3  %tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_71, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="10">
<![CDATA[
.preheader62.preheader:4  %p_shl12_cast = zext i10 %tmp_72 to i15

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader:5  %tmp_77 = sub i15 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.preheader:6  br label %.preheader62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.loopexit:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="456" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader62:0  %k5 = phi i6 [ %k_4, %._crit_edge73 ], [ 0, %.preheader62.preheader ]

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="457" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader62:1  %exitcond25 = icmp eq i6 %k5, -2

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="458" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62, i64 62, i64 62) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="459" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader62:3  %k_4 = add i6 %k5, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="460" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62:4  br i1 %exitcond25, label %.preheader63.loopexit, label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge73:0  %tmp_47_cast = zext i6 %k5 to i15

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="462" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge73:1  %tmp_108 = add i15 %tmp_77, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge73:2  %tmp_164_cast = zext i15 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73:3  %DataOutC2_addr_1 = getelementptr [8928 x float]* %DataOutC2, i64 0, i64 %tmp_164_cast

]]></Node>
<StgValue><ssdm name="DataOutC2_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge73:4  %DataOutC2_load = load float* %DataOutC2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC2_load"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.loopexit:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="467" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge73:4  %DataOutC2_load = load float* %DataOutC2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC2_load"/></StgValue>
</operation>

<operation id="468" st_id="44" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge73:5  %tmp_48 = fcmp ogt float %DataOutC2_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="469" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge73:6  %tmp_56 = select i1 %tmp_48, float %DataOutC2_load, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="470" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
._crit_edge73:7  store float %tmp_56, float* %DataOutC2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge73:8  br label %.preheader62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="472" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader61:0  %k4 = phi i3 [ %k_3, %.preheader61.loopexit ], [ 0, %.preheader61.preheader ]

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="473" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader61:1  %exitcond24 = icmp eq i3 %k4, -4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="474" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:2  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="475" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader61:3  %k_3 = add i3 %k4, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="476" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:4  br i1 %exitcond24, label %.preheader57.preheader, label %.preheader60.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader60.preheader:0  %tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="478" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8">
<![CDATA[
.preheader60.preheader:1  %p_shl15_cast = zext i8 %tmp_59 to i9

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="479" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader60.preheader:2  %tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="480" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="5">
<![CDATA[
.preheader60.preheader:3  %p_shl16_cast = zext i5 %tmp_63 to i9

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="481" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader60.preheader:4  %tmp_64 = add i9 %p_shl16_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="482" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader60.preheader:5  %tmp_67 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="483" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
.preheader60.preheader:6  %p_shl13_cast = zext i7 %tmp_67 to i8

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="484" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader60.preheader:7  %tmp_68 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="4">
<![CDATA[
.preheader60.preheader:8  %p_shl14_cast = zext i4 %tmp_68 to i8

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader60.preheader:9  %tmp_69 = add i8 %p_shl14_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader60.preheader:10  br label %.preheader60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="489" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader60:0  %i6 = phi i6 [ 0, %.preheader60.preheader ], [ %i_4, %.preheader60.loopexit ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader60:1  %exitcond23 = icmp eq i6 %i6, -29

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader60:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 35, i64 35, i64 35) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader60:3  %i_4 = add i6 %i6, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader60:4  br i1 %exitcond23, label %.preheader61.loopexit, label %.preheader59.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="6">
<![CDATA[
.preheader59.preheader:0  %tmp_35_cast = zext i6 %i6 to i8

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="495" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader59.preheader:1  %tmp_97 = add i8 %tmp_35_cast, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="496" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="8">
<![CDATA[
.preheader59.preheader:2  %tmp_161_cast = zext i8 %tmp_97 to i12

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader59.preheader:3  %p_shl17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_97, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader59.preheader:4  %tmp_104 = sub i12 %p_shl17_cast, %tmp_161_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader59.preheader:5  %tmp_36 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.preheader59.preheader:6  br label %.preheader59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.loopexit:0  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader59:0  %j6 = phi i6 [ 0, %.preheader59.preheader ], [ %j_4, %.preheader59.loopexit ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader59:1  %exitcond22 = icmp eq i6 %j6, -3

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader59:2  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 61, i64 61, i64 61) nounwind

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader59:3  %j_4 = add i6 %j6, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader59:4  br i1 %exitcond22, label %.preheader60.loopexit, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="6">
<![CDATA[
:0  %tmp_59_cast = zext i6 %j6 to i12

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_119 = add i12 %tmp_59_cast, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_172_cast = zext i12 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %DataOutMP2_addr = getelementptr [1080 x float]* %DataOutMP2, i64 0, i64 %tmp_172_cast

]]></Node>
<StgValue><ssdm name="DataOutMP2_addr"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0xFFF0000000000000, float* %DataOutMP2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:5  %tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
.preheader60.loopexit:0  br label %.preheader60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="515" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit54:0  %tmp_65 = phi float [ 0xFFF0000000000000, %33 ], [ %x_assign_1, %.loopexit54.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="516" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit54:1  %m5 = phi i2 [ 0, %33 ], [ %m_5, %.loopexit54.loopexit ]

]]></Node>
<StgValue><ssdm name="m5"/></StgValue>
</operation>

<operation id="517" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="2">
<![CDATA[
.loopexit54:2  %m5_cast = zext i2 %m5 to i7

]]></Node>
<StgValue><ssdm name="m5_cast"/></StgValue>
</operation>

<operation id="518" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit54:3  %exitcond21 = icmp eq i2 %m5, -2

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="519" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit54:4  %empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="520" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit54:5  %m_5 = add i2 %m5, 1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="521" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit54:6  br i1 %exitcond21, label %.preheader59.loopexit, label %.preheader58.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:0  %tmp_70 = add i7 %tmp_36, %m5_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="7">
<![CDATA[
.preheader58.preheader:1  %tmp_71_cast = zext i7 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader58.preheader:2  %tmp_128 = add i9 %tmp_71_cast, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.preheader58.preheader:3  %p_shl18_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_128, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader58.preheader:4  %tmp_129 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_128, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="10">
<![CDATA[
.preheader58.preheader:5  %p_shl19_cast = zext i10 %tmp_129 to i15

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader58.preheader:6  %tmp_130 = sub i15 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.preheader:7  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
.preheader59.loopexit:0  br label %.preheader59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="531" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader58:0  %x_assign_1 = phi float [ %tmp_i2, %34 ], [ %tmp_65, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader58:1  %n5 = phi i3 [ %n_5, %34 ], [ 0, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="n5"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="3">
<![CDATA[
.preheader58:2  %n5_cast = zext i3 %n5 to i8

]]></Node>
<StgValue><ssdm name="n5_cast"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58:3  %exitcond20 = icmp eq i3 %n5, -4

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader58:4  %empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58:5  %n_5 = add i3 %n5, 1

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader58:6  br i1 %exitcond20, label %.loopexit54.loopexit, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_85 = add i8 %n5_cast, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="8">
<![CDATA[
:1  %tmp_86_cast = zext i8 %tmp_85 to i15

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_145 = add i15 %tmp_130, %tmp_86_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_205_cast = zext i15 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %DataOutC2_addr_2 = getelementptr [8928 x float]* %DataOutC2, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="DataOutC2_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
:5  %DataOutC2_load_1 = load float* %DataOutC2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC2_load_1"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
.loopexit54.loopexit:0  br label %.loopexit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="545" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
:5  %DataOutC2_load_1 = load float* %DataOutC2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC2_load_1"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_i2 = call fastcc float @"generic_fmax<float>"(float %x_assign_1, float %DataOutC2_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:7  store float %tmp_i2, float* %DataOutMP2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="549" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader57:0  %out3 = phi i4 [ %out_3, %50 ], [ 0, %.preheader57.preheader ]

]]></Node>
<StgValue><ssdm name="out3"/></StgValue>
</operation>

<operation id="550" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader57:1  %exitcond19 = icmp eq i4 %out3, -8

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="551" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader57:2  %empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="552" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader57:3  %out_3 = add i4 %out3, 1

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="553" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:4  br i1 %exitcond19, label %.preheader56.preheader, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_20 = zext i4 %out3 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="555" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C3B4_addr = getelementptr inbounds [8 x float]* @C3B4, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="C3B4_addr"/></StgValue>
</operation>

<operation id="556" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="3">
<![CDATA[
:10  %C3B4_load = load float* %C3B4_addr, align 4

]]></Node>
<StgValue><ssdm name="C3B4_load"/></StgValue>
</operation>

<operation id="557" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="558" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="560" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="4">
<![CDATA[
:3  %tmp_20_cast = zext i4 %out3 to i9

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="561" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %out3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="562" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="6">
<![CDATA[
:5  %tmp_158_cast = zext i6 %tmp_92 to i7

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="563" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  %tmp_93 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="564" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="8">
<![CDATA[
:7  %p_shl20_cast = zext i8 %tmp_93 to i9

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="565" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_96 = add i9 %tmp_20_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="566" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="3">
<![CDATA[
:10  %C3B4_load = load float* %C3B4_addr, align 4

]]></Node>
<StgValue><ssdm name="C3B4_load"/></StgValue>
</operation>

<operation id="567" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="568" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %m4 = phi i5 [ 0, %35 ], [ %m_4, %49 ]

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="569" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond18 = icmp eq i5 %m4, -15

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="570" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17) nounwind

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="571" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %m_4 = add i5 %m4, 1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="572" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond18, label %50, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="575" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="5">
<![CDATA[
:2  %tmp_46_cast = zext i5 %m4 to i9

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="576" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_115 = add i9 %tmp_96, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="577" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="9">
<![CDATA[
:4  %tmp_116 = trunc i9 %tmp_115 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="578" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:5  %p_shl21_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_116, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="579" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:6  %tmp_117 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_115, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="580" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="10">
<![CDATA[
:7  %p_shl22_cast = zext i10 %tmp_117 to i12

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="581" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_118 = sub i12 %p_shl21_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="582" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="584" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="585" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %n4 = phi i4 [ 0, %37 ], [ %n_4, %48 ]

]]></Node>
<StgValue><ssdm name="n4"/></StgValue>
</operation>

<operation id="586" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond17 = icmp eq i4 %n4, -2

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="587" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="588" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %n_4 = add i4 %n4, 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="589" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond17, label %49, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="592" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="4">
<![CDATA[
:2  %tmp_69_cast = zext i4 %n4 to i12

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="593" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_127 = add i12 %tmp_118, %tmp_69_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="594" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_181_cast = zext i12 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %DataOutC3_addr = getelementptr [1904 x float]* %DataOutC3, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="DataOutC3_addr"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store float %C3B4_load, float* %DataOutC3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="599" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="600" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_75 = phi float [ %C3B4_load, %39 ], [ %tmp_89, %47 ]

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i11 = phi i2 [ 0, %39 ], [ %i_12, %47 ]

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="2">
<![CDATA[
:2  %i11_cast = zext i2 %i11 to i5

]]></Node>
<StgValue><ssdm name="i11_cast"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond16 = icmp eq i2 %i11, -2

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %i_12 = add i2 %i11, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond16, label %48, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_82 = add i5 %i11_cast, %m4

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="5">
<![CDATA[
:3  %tmp_83_cast = zext i5 %tmp_82 to i8

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="611" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="2">
<![CDATA[
:4  %tmp_84 = zext i2 %i11 to i8

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="612" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="615" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_89 = phi float [ %tmp_75, %41 ], [ %tmp_100, %46 ]

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="616" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j11 = phi i2 [ 0, %41 ], [ %j_12, %46 ]

]]></Node>
<StgValue><ssdm name="j11"/></StgValue>
</operation>

<operation id="617" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="4" op_0_bw="2">
<![CDATA[
:2  %j11_cast = zext i2 %j11 to i4

]]></Node>
<StgValue><ssdm name="j11_cast"/></StgValue>
</operation>

<operation id="618" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond15 = icmp eq i2 %j11, -2

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="619" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="620" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %j_12 = add i2 %j11, 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="621" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond15, label %47, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_95 = add i4 %j11_cast, %n4

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="4">
<![CDATA[
:3  %tmp_96_cast = zext i4 %tmp_95 to i12

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="2">
<![CDATA[
:4  %tmp_97_cast = zext i2 %j11 to i9

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_88) nounwind

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="630" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_100 = phi float [ %tmp_89, %43 ], [ %tmp_111, %45 ]

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="631" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %in3 = phi i3 [ 0, %43 ], [ %in_1, %45 ]

]]></Node>
<StgValue><ssdm name="in3"/></StgValue>
</operation>

<operation id="632" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond14 = icmp eq i3 %in3, -4

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="633" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="634" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %in_1 = add i3 %in3, 1

]]></Node>
<StgValue><ssdm name="in_1"/></StgValue>
</operation>

<operation id="635" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond14, label %46, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="3">
<![CDATA[
:1  %tmp_109_cast = zext i3 %in3 to i7

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="637" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_161 = add i7 %tmp_158_cast, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="638" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:3  %tmp_162 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_161, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="639" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_163 = add i8 %tmp_162, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="640" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:5  %tmp_224_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_163, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="641" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_164 = add i9 %tmp_224_cast, %tmp_97_cast

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="642" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_225_cast = zext i9 %tmp_164 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="643" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C3W3_addr = getelementptr [128 x float]* @C3W3, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="C3W3_addr"/></StgValue>
</operation>

<operation id="644" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:9  %tmp_165 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %in3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="645" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="7">
<![CDATA[
:10  %p_shl24_cast = zext i7 %tmp_165 to i8

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="646" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:11  %tmp_166 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %in3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="647" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="4">
<![CDATA[
:12  %p_shl25_cast = zext i4 %tmp_166 to i8

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="648" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_167 = add i8 %p_shl25_cast, %p_shl24_cast

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="649" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_168 = add i8 %tmp_167, %tmp_83_cast

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="650" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="8">
<![CDATA[
:15  %tmp_229_cast = zext i8 %tmp_168 to i12

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="651" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:16  %p_shl23_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_168, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="652" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_169 = sub i12 %p_shl23_cast, %tmp_229_cast

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="653" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %tmp_170 = add i12 %tmp_169, %tmp_96_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="654" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="12">
<![CDATA[
:19  %tmp_232_cast = zext i12 %tmp_170 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="655" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %DataOutMP2_addr_1 = getelementptr [1080 x float]* %DataOutMP2, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="DataOutMP2_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:21  %DataOutMP2_load = load float* %DataOutMP2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP2_load"/></StgValue>
</operation>

<operation id="657" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="7">
<![CDATA[
:22  %C3W3_load = load float* %C3W3_addr, align 4

]]></Node>
<StgValue><ssdm name="C3W3_load"/></StgValue>
</operation>

<operation id="658" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_101) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="659" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="660" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:21  %DataOutMP2_load = load float* %DataOutMP2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP2_load"/></StgValue>
</operation>

<operation id="661" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="7">
<![CDATA[
:22  %C3W3_load = load float* %C3W3_addr, align 4

]]></Node>
<StgValue><ssdm name="C3W3_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="662" st_id="59" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_110 = fmul float %DataOutMP2_load, %C3W3_load

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="663" st_id="60" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_110 = fmul float %DataOutMP2_load, %C3W3_load

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="664" st_id="61" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_110 = fmul float %DataOutMP2_load, %C3W3_load

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="665" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_111 = fadd float %tmp_110, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="666" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_111 = fadd float %tmp_110, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="667" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_111 = fadd float %tmp_110, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="668" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_111 = fadd float %tmp_110, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="669" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:25  store float %tmp_111, float* %DataOutC3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="672" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader56:0  %i8 = phi i4 [ %i_6, %.preheader56.loopexit ], [ 0, %.preheader56.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader56:1  %exitcond13 = icmp eq i4 %i8, -8

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader56:2  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="675" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader56:3  %i_6 = add i4 %i8, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="676" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:4  br i1 %exitcond13, label %.preheader53.preheader, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="4">
<![CDATA[
.preheader55.preheader:0  %tmp_34_cast = zext i4 %i8 to i9

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="678" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader55.preheader:1  %tmp_113 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="679" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="8">
<![CDATA[
.preheader55.preheader:2  %p_shl26_cast = zext i8 %tmp_113 to i9

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="680" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader55.preheader:3  %tmp_114 = add i9 %tmp_34_cast, %p_shl26_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="681" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:4  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.preheader:0  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="683" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader55:0  %j8 = phi i5 [ 0, %.preheader55.preheader ], [ %j_6, %.preheader55.loopexit ]

]]></Node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="684" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader55:1  %exitcond12 = icmp eq i5 %j8, -15

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="685" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:2  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17) nounwind

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="686" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader55:3  %j_6 = add i5 %j8, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="687" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4  br i1 %exitcond12, label %.preheader56.loopexit, label %.preheader54.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="5">
<![CDATA[
.preheader54.preheader:0  %tmp_58_cast = zext i5 %j8 to i9

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="689" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader54.preheader:1  %tmp_123 = add i9 %tmp_114, %tmp_58_cast

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="690" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="9">
<![CDATA[
.preheader54.preheader:2  %tmp_124 = trunc i9 %tmp_123 to i8

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="691" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader54.preheader:3  %p_shl27_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_124, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="692" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader54.preheader:4  %tmp_125 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_123, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="693" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="10">
<![CDATA[
.preheader54.preheader:5  %p_shl28_cast = zext i10 %tmp_125 to i12

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="694" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader54.preheader:6  %tmp_126 = sub i12 %p_shl27_cast, %p_shl28_cast

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="695" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:7  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.loopexit:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader54:0  %k7 = phi i4 [ %k_6, %._crit_edge74 ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="k7"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader54:1  %exitcond11 = icmp eq i4 %k7, -2

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:2  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader54:3  %k_6 = add i4 %k7, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:4  br i1 %exitcond11, label %.preheader55.loopexit, label %._crit_edge74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="4">
<![CDATA[
._crit_edge74:0  %tmp_80_cast = zext i4 %k7 to i12

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="703" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge74:1  %tmp_144 = add i12 %tmp_126, %tmp_80_cast

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="704" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge74:2  %tmp_204_cast = zext i12 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="705" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge74:3  %DataOutC3_addr_1 = getelementptr [1904 x float]* %DataOutC3, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="DataOutC3_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge74:4  %DataOutC3_load = load float* %DataOutC3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC3_load"/></StgValue>
</operation>

<operation id="707" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.loopexit:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="708" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge74:4  %DataOutC3_load = load float* %DataOutC3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutC3_load"/></StgValue>
</operation>

<operation id="709" st_id="70" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge74:5  %tmp_81 = fcmp ogt float %DataOutC3_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="710" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge74:6  %tmp_87 = select i1 %tmp_81, float %DataOutC3_load, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="711" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge74:7  store float %tmp_87, float* %DataOutC3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge74:8  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="713" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader53:0  %k6 = phi i4 [ %k_5, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]

]]></Node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="714" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader53:1  %exitcond10 = icmp eq i4 %k6, -8

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="715" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader53:2  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="716" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader53:3  %k_5 = add i4 %k6, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="717" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53:4  br i1 %exitcond10, label %.preheader49.preheader, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="4">
<![CDATA[
.preheader52.preheader:0  %tmp_42_cast = zext i4 %k6 to i9

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="719" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader52.preheader:1  %tmp_120 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %k6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="8">
<![CDATA[
.preheader52.preheader:2  %p_shl29_cast = zext i8 %tmp_120 to i9

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="721" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader52.preheader:3  %tmp_121 = add i9 %tmp_42_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="722" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader52.preheader:4  %tmp_122 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="723" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="7">
<![CDATA[
.preheader52.preheader:5  %tmp_176_cast = zext i7 %tmp_122 to i8

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="724" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:6  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:0  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="726" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:0  %i10 = phi i5 [ 0, %.preheader52.preheader ], [ %i_11, %.preheader52.loopexit ]

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="727" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:1  %exitcond9 = icmp eq i5 %i10, -16

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="728" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="729" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:3  %i_11 = add i5 %i10, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="730" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %exitcond9, label %.preheader53.loopexit, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="5">
<![CDATA[
.preheader51.preheader:0  %tmp_68_cast = zext i5 %i10 to i8

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="732" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:1  %tmp_140 = add i8 %tmp_68_cast, %tmp_176_cast

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="733" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="8">
<![CDATA[
.preheader51.preheader:2  %tmp_200_cast = zext i8 %tmp_140 to i9

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="734" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="8">
<![CDATA[
.preheader51.preheader:3  %tmp_141 = trunc i8 %tmp_140 to i7

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="735" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader51.preheader:4  %p_shl30_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_141, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="736" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader51.preheader:5  %tmp_142 = sub i9 %p_shl30_cast, %tmp_200_cast

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="737" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader51.preheader:6  %tmp_143 = shl i5 %i10, 1

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="738" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:7  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.loopexit:0  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="740" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader51:0  %j10 = phi i4 [ 0, %.preheader51.preheader ], [ %j_11, %.preheader51.loopexit ]

]]></Node>
<StgValue><ssdm name="j10"/></StgValue>
</operation>

<operation id="741" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader51:1  %exitcond8 = icmp eq i4 %j10, -3

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="742" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:2  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="743" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader51:3  %j_11 = add i4 %j10, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="744" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:4  br i1 %exitcond8, label %.preheader52.loopexit, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="4">
<![CDATA[
:0  %tmp_93_cast = zext i4 %j10 to i9

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="746" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_153 = add i9 %tmp_93_cast, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="747" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_212_cast = zext i9 %tmp_153 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="748" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %DataOutMP3_addr = getelementptr [192 x float]* %DataOutMP3, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="DataOutMP3_addr"/></StgValue>
</operation>

<operation id="749" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0xFFF0000000000000, float* %DataOutMP3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_94 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j10, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="751" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.loopexit:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="753" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit53:0  %tmp_99 = phi float [ 0xFFF0000000000000, %51 ], [ %x_assign_2, %.loopexit53.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="754" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit53:1  %m7 = phi i2 [ 0, %51 ], [ %m_6, %.loopexit53.loopexit ]

]]></Node>
<StgValue><ssdm name="m7"/></StgValue>
</operation>

<operation id="755" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="2">
<![CDATA[
.loopexit53:2  %m7_cast9 = zext i2 %m7 to i5

]]></Node>
<StgValue><ssdm name="m7_cast9"/></StgValue>
</operation>

<operation id="756" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit53:3  %exitcond7 = icmp eq i2 %m7, -2

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="757" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit53:4  %empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="758" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit53:5  %m_6 = add i2 %m7, 1

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="759" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit53:6  br i1 %exitcond7, label %.preheader51.loopexit, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader50.preheader:0  %tmp_107 = add i5 %m7_cast9, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="761" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="5">
<![CDATA[
.preheader50.preheader:1  %tmp_108_cast = zext i5 %tmp_107 to i9

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="762" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader50.preheader:2  %tmp_157 = add i9 %tmp_121, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="763" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="9">
<![CDATA[
.preheader50.preheader:3  %tmp_158 = trunc i9 %tmp_157 to i8

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="764" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader50.preheader:4  %p_shl31_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_158, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="765" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader50.preheader:5  %tmp_159 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_157, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="766" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="10">
<![CDATA[
.preheader50.preheader:6  %p_shl32_cast = zext i10 %tmp_159 to i12

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="767" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader50.preheader:7  %tmp_160 = sub i12 %p_shl31_cast, %p_shl32_cast

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="768" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:8  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.loopexit:0  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="770" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader50:0  %x_assign_2 = phi float [ %tmp_i3, %52 ], [ %tmp_99, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="771" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader50:1  %n6 = phi i3 [ %n_6, %52 ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="n6"/></StgValue>
</operation>

<operation id="772" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="3">
<![CDATA[
.preheader50:2  %n6_cast8 = zext i3 %n6 to i6

]]></Node>
<StgValue><ssdm name="n6_cast8"/></StgValue>
</operation>

<operation id="773" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader50:3  %exitcond6 = icmp eq i3 %n6, -4

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="774" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:4  %empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="775" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader50:5  %n_6 = add i3 %n6, 1

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="776" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:6  br i1 %exitcond6, label %.loopexit53.loopexit, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_112 = add i6 %n6_cast8, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="778" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="6">
<![CDATA[
:1  %tmp_113_cast = zext i6 %tmp_112 to i12

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="779" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_171 = add i12 %tmp_160, %tmp_113_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="780" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_233_cast = zext i12 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="781" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %DataOutC3_addr_2 = getelementptr [1904 x float]* %DataOutC3, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="DataOutC3_addr_2"/></StgValue>
</operation>

<operation id="782" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="11">
<![CDATA[
:5  %DataOutC3_load_1 = load float* %DataOutC3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC3_load_1"/></StgValue>
</operation>

<operation id="783" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.loopexit53.loopexit:0  br label %.loopexit53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="784" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="11">
<![CDATA[
:5  %DataOutC3_load_1 = load float* %DataOutC3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="DataOutC3_load_1"/></StgValue>
</operation>

<operation id="785" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_i3 = call fastcc float @"generic_fmax<float>"(float %x_assign_2, float %DataOutC3_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="786" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:7  store float %tmp_i3, float* %DataOutMP3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="788" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader49:0  %i9 = phi i4 [ %i_7, %.preheader49.loopexit ], [ 0, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="789" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader49:1  %l = phi i8 [ %l_3, %.preheader49.loopexit ], [ 0, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="790" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49:2  %exitcond5 = icmp eq i4 %i9, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="791" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:3  %empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="792" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49:4  %i_7 = add i4 %i9, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="793" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:5  br i1 %exitcond5, label %.preheader48.preheader, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %l_3 = add i8 %l, 24

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="795" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1  %tmp_139 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="796" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
:2  %tmp_199_cast = zext i7 %tmp_139 to i8

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="797" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32">
<![CDATA[
.preheader48.preheader:0  %dataOut_1 = alloca float

]]></Node>
<StgValue><ssdm name="dataOut_1"/></StgValue>
</operation>

<operation id="799" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32">
<![CDATA[
.preheader48.preheader:1  %dataOut_1_3 = alloca float

]]></Node>
<StgValue><ssdm name="dataOut_1_3"/></StgValue>
</operation>

<operation id="800" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:2  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="801" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %j9 = phi i4 [ 0, %53 ], [ %j_7, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="802" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:1  %l_1 = phi i8 [ %l, %53 ], [ %tmp_91, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %exitcond4 = icmp eq i4 %j9, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="805" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %j_7 = add i4 %j9, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="806" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond4, label %.preheader49.loopexit, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_91 = add i8 3, %l_1

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="808" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="4">
<![CDATA[
:1  %tmp_92_cast = zext i4 %j9 to i8

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="809" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_150 = add i8 %tmp_92_cast, %tmp_199_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="810" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="8">
<![CDATA[
:3  %tmp_209_cast = zext i8 %tmp_150 to i9

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="811" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="8">
<![CDATA[
:4  %tmp_151 = trunc i8 %tmp_150 to i7

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="812" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:5  %p_shl33_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_151, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="813" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_152 = sub i9 %p_shl33_cast, %tmp_209_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="814" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.loopexit:0  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="816" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k8 = phi i2 [ 0, %54 ], [ %k_7, %56 ]

]]></Node>
<StgValue><ssdm name="k8"/></StgValue>
</operation>

<operation id="817" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %l_2 = phi i8 [ %l_1, %54 ], [ %tmp_106, %56 ]

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="818" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond3 = icmp eq i2 %k8, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="819" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="820" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %k_7 = add i2 %k8, 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="821" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %.loopexit.loopexit, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_104_cast = zext i2 %k8 to i9

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="823" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_156 = add i9 %tmp_152, %tmp_104_cast

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="824" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_214_cast = zext i9 %tmp_156 to i64

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="825" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %DataOutMP3_addr_1 = getelementptr [192 x float]* %DataOutMP3, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="DataOutMP3_addr_1"/></StgValue>
</operation>

<operation id="826" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="8">
<![CDATA[
:4  %DataOutMP3_load = load float* %DataOutMP3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP3_load"/></StgValue>
</operation>

<operation id="827" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="828" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="8">
<![CDATA[
:4  %DataOutMP3_load = load float* %DataOutMP3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="DataOutMP3_load"/></StgValue>
</operation>

<operation id="829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_105 = zext i8 %l_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dataOutView_addr_1 = getelementptr inbounds [192 x float]* %dataOutView, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="dataOutView_addr_1"/></StgValue>
</operation>

<operation id="831" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:7  store float %DataOutMP3_load, float* %dataOutView_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_106 = add i8 %l_2, 1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="834" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader48:0  %i5 = phi i2 [ 0, %.preheader48.preheader ], [ %i_8, %.preheader48.loopexit ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="835" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
.preheader48:1  %dataOut_1_load = load float* %dataOut_1

]]></Node>
<StgValue><ssdm name="dataOut_1_load"/></StgValue>
</operation>

<operation id="836" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32">
<![CDATA[
.preheader48:2  %dataOut_1_3_load = load float* %dataOut_1_3

]]></Node>
<StgValue><ssdm name="dataOut_1_3_load"/></StgValue>
</operation>

<operation id="837" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader48:3  %exitcond2 = icmp eq i2 %i5, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="838" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:4  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="839" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader48:5  %i_8 = add i2 %i5, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="840" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:6  br i1 %exitcond2, label %.preheader.preheader, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:0  %tmp_146 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %i5, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="842" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:1  %tmp_147 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %i5, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="843" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="8">
<![CDATA[
:2  %p_shl35_cast = zext i8 %tmp_147 to i10

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="844" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_148 = sub i10 %tmp_146, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="845" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="2">
<![CDATA[
:4  %tmp_149 = trunc i2 %i5 to i1

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="846" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %dataOut_0 = select i1 %tmp_149, float 0x3FB58793E0000000, float 0x3F9A8587A0000000

]]></Node>
<StgValue><ssdm name="dataOut_0"/></StgValue>
</operation>

<operation id="847" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %dataOut_1_1 = select i1 %tmp_149, float %dataOut_1_3_load, float 0x3F9A8587A0000000

]]></Node>
<StgValue><ssdm name="dataOut_1_1"/></StgValue>
</operation>

<operation id="848" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %dataOut_1_2 = select i1 %tmp_149, float 0x3FB58793E0000000, float %dataOut_1_load

]]></Node>
<StgValue><ssdm name="dataOut_1_2"/></StgValue>
</operation>

<operation id="849" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store float %dataOut_1_1, float* %dataOut_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store float %dataOut_1_2, float* %dataOut_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="853" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_98 = phi float [ %dataOut_0, %57 ], [ %dataOut_0_1, %59 ]

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="854" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %j4 = phi i8 [ 0, %57 ], [ %j_8, %59 ]

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="855" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond1 = icmp eq i8 %j4, -64

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="856" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192) nounwind

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="857" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %j_8 = add i8 %j4, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="858" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader48.loopexit, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_102 = zext i8 %j4 to i64

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="860" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="8">
<![CDATA[
:3  %tmp_102_cast = zext i8 %j4 to i10

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="861" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_155 = add i10 %tmp_148, %tmp_102_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="862" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_213_cast = sext i10 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="863" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %FCW5_addr = getelementptr [384 x float]* @FCW5, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="FCW5_addr"/></StgValue>
</operation>

<operation id="864" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dataOutView_addr = getelementptr inbounds [192 x float]* %dataOutView, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="dataOutView_addr"/></StgValue>
</operation>

<operation id="865" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
:8  %dataOutView_load = load float* %dataOutView_addr, align 4

]]></Node>
<StgValue><ssdm name="dataOutView_load"/></StgValue>
</operation>

<operation id="866" st_id="82" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="9">
<![CDATA[
:9  %FCW5_load = load float* %FCW5_addr, align 4

]]></Node>
<StgValue><ssdm name="FCW5_load"/></StgValue>
</operation>

<operation id="867" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.loopexit:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="868" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
:8  %dataOutView_load = load float* %dataOutView_addr, align 4

]]></Node>
<StgValue><ssdm name="dataOutView_load"/></StgValue>
</operation>

<operation id="869" st_id="83" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="9">
<![CDATA[
:9  %FCW5_load = load float* %FCW5_addr, align 4

]]></Node>
<StgValue><ssdm name="FCW5_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="870" st_id="84" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_103 = fmul float %dataOutView_load, %FCW5_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="871" st_id="85" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_103 = fmul float %dataOutView_load, %FCW5_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="872" st_id="86" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_103 = fmul float %dataOutView_load, %FCW5_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="873" st_id="87" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %dataOut_0_1 = fadd float %tmp_103, %tmp_98

]]></Node>
<StgValue><ssdm name="dataOut_0_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="874" st_id="88" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %dataOut_0_1 = fadd float %tmp_103, %tmp_98

]]></Node>
<StgValue><ssdm name="dataOut_0_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="875" st_id="89" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %dataOut_0_1 = fadd float %tmp_103, %tmp_98

]]></Node>
<StgValue><ssdm name="dataOut_0_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="876" st_id="90" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %dataOut_0_1 = fadd float %tmp_103, %tmp_98

]]></Node>
<StgValue><ssdm name="dataOut_0_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="877" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32">
<![CDATA[
:0  %dataOut_1_load_1 = load float* %dataOut_1

]]></Node>
<StgValue><ssdm name="dataOut_1_load_1"/></StgValue>
</operation>

<operation id="878" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32">
<![CDATA[
:1  %dataOut_1_3_load_1 = load float* %dataOut_1_3

]]></Node>
<StgValue><ssdm name="dataOut_1_3_load_1"/></StgValue>
</operation>

<operation id="879" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %dataOut_1_7 = select i1 %tmp_149, float %dataOut_1_3_load_1, float %dataOut_0_1

]]></Node>
<StgValue><ssdm name="dataOut_1_7"/></StgValue>
</operation>

<operation id="880" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %dataOut_1_8 = select i1 %tmp_149, float %dataOut_0_1, float %dataOut_1_load_1

]]></Node>
<StgValue><ssdm name="dataOut_1_8"/></StgValue>
</operation>

<operation id="881" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store float %dataOut_1_7, float* %dataOut_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store float %dataOut_1_8, float* %dataOut_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="884" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %dataOut_0_4 = phi float [ %dataOut_1_4_157, %._crit_edge75 ], [ %dataOut_1_3_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="dataOut_0_4"/></StgValue>
</operation>

<operation id="885" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %dataOut_1_4 = phi float [ %dataOut_1_5, %._crit_edge75 ], [ %dataOut_1_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="dataOut_1_4"/></StgValue>
</operation>

<operation id="886" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:2  %i12 = phi i2 [ %i_13, %._crit_edge75 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i12"/></StgValue>
</operation>

<operation id="887" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %exitcond = icmp eq i2 %i12, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="888" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="889" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %i_13 = add i2 %i12, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="890" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %60, label %._crit_edge75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge75:0  %tmp_154 = trunc i2 %i12 to i1

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="892" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:1  %dataOut_load_2_phi = select i1 %tmp_154, float %dataOut_1_4, float %dataOut_0_4

]]></Node>
<StgValue><ssdm name="dataOut_load_2_phi"/></StgValue>
</operation>

<operation id="893" st_id="92" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge75:2  %tmp_90 = fcmp ogt float %dataOut_load_2_phi, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="894" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:3  %dataOut_0_2 = select i1 %tmp_90, float %dataOut_load_2_phi, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="dataOut_0_2"/></StgValue>
</operation>

<operation id="895" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:4  %dataOut_1_4_157 = select i1 %tmp_154, float %dataOut_0_4, float %dataOut_0_2

]]></Node>
<StgValue><ssdm name="dataOut_1_4_157"/></StgValue>
</operation>

<operation id="896" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:5  %dataOut_1_5 = select i1 %tmp_154, float %dataOut_0_2, float %dataOut_1_4

]]></Node>
<StgValue><ssdm name="dataOut_1_5"/></StgValue>
</operation>

<operation id="897" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge75:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="92" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fcmp olt float %dataOut_0_4, %dataOut_1_4

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="899" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %CnnOut_addr = getelementptr inbounds [2 x i32]* %CnnOut, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="CnnOut_addr"/></StgValue>
</operation>

<operation id="900" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_79, label %61, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store i32 1, i32* %CnnOut_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %CnnOut_addr_2 = getelementptr inbounds [2 x i32]* %CnnOut, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="CnnOut_addr_2"/></StgValue>
</operation>

<operation id="903" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:2  store i32 0, i32* %CnnOut_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store i32 0, i32* %CnnOut_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %CnnOut_addr_1 = getelementptr inbounds [2 x i32]* %CnnOut, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="CnnOut_addr_1"/></StgValue>
</operation>

<operation id="907" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:2  store i32 1, i32* %CnnOut_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
