Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr  8 12:48:30 2023
| Host         : DESKTOP-OTSQRGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debouncing_inst1/actual_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debouncing_inst2/actual_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/CLK_SLOW_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fifo_inst/FIFO_EMPTY_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fifo_inst/FIFO_FULL_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/START_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FINISHED_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.300        0.000                      0                  593        0.229        0.000                      0                  593        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.300        0.000                      0                  485        0.229        0.000                      0                  485        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.730        0.000                      0                  108        0.704        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.439ns (39.902%)  route 3.673ns (60.098%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.968    11.183    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.441    14.782    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[28]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    debouncing_inst/contador_antirebotes_reg[28]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.439ns (39.902%)  route 3.673ns (60.098%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.968    11.183    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.441    14.782    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[29]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    debouncing_inst/contador_antirebotes_reg[29]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.439ns (39.902%)  route 3.673ns (60.098%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.968    11.183    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.441    14.782    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[30]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    debouncing_inst/contador_antirebotes_reg[30]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.439ns (39.902%)  route 3.673ns (60.098%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.968    11.183    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.441    14.782    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[31]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    debouncing_inst/contador_antirebotes_reg[31]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.396ns (38.794%)  route 3.780ns (61.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.615     5.136    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debouncing_inst2/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.541     6.134    debouncing_inst2/contador_antirebotes_reg[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.729 r  debouncing_inst2/contador_antirebotes_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.009     6.738    debouncing_inst2/contador_antirebotes_reg[0]_i_12__1_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  debouncing_inst2/contador_antirebotes_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    debouncing_inst2/contador_antirebotes_reg[0]_i_19__0_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  debouncing_inst2/contador_antirebotes_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     6.972    debouncing_inst2/contador_antirebotes_reg[0]_i_15__1_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  debouncing_inst2/contador_antirebotes_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.089    debouncing_inst2/contador_antirebotes_reg[0]_i_16__1_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  debouncing_inst2/contador_antirebotes_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     7.206    debouncing_inst2/contador_antirebotes_reg[0]_i_18__1_n_1
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.529 f  debouncing_inst2/contador_antirebotes_reg[0]_i_9__1/O[1]
                         net (fo=1, routed)           0.829     8.358    debouncing_inst2/contador_antirebotes_reg[0]_i_9__1_n_7
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.306     8.664 f  debouncing_inst2/contador_antirebotes[0]_i_17__0/O
                         net (fo=1, routed)           0.536     9.200    debouncing_inst2/contador_antirebotes[0]_i_17__0_n_1
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.324 f  debouncing_inst2/contador_antirebotes[0]_i_6__0/O
                         net (fo=2, routed)           0.767    10.091    debouncing_inst2/contador_antirebotes[0]_i_6__0_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.215 r  debouncing_inst2/contador_antirebotes[0]_i_1__1/O
                         net (fo=32, routed)          1.098    11.313    debouncing_inst2/contador_antirebotes[0]_i_1__1_n_1
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.506    14.847    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[20]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    debouncing_inst2/contador_antirebotes_reg[20]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.396ns (38.794%)  route 3.780ns (61.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.615     5.136    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debouncing_inst2/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.541     6.134    debouncing_inst2/contador_antirebotes_reg[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.729 r  debouncing_inst2/contador_antirebotes_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.009     6.738    debouncing_inst2/contador_antirebotes_reg[0]_i_12__1_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  debouncing_inst2/contador_antirebotes_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    debouncing_inst2/contador_antirebotes_reg[0]_i_19__0_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  debouncing_inst2/contador_antirebotes_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     6.972    debouncing_inst2/contador_antirebotes_reg[0]_i_15__1_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  debouncing_inst2/contador_antirebotes_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.089    debouncing_inst2/contador_antirebotes_reg[0]_i_16__1_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  debouncing_inst2/contador_antirebotes_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     7.206    debouncing_inst2/contador_antirebotes_reg[0]_i_18__1_n_1
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.529 f  debouncing_inst2/contador_antirebotes_reg[0]_i_9__1/O[1]
                         net (fo=1, routed)           0.829     8.358    debouncing_inst2/contador_antirebotes_reg[0]_i_9__1_n_7
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.306     8.664 f  debouncing_inst2/contador_antirebotes[0]_i_17__0/O
                         net (fo=1, routed)           0.536     9.200    debouncing_inst2/contador_antirebotes[0]_i_17__0_n_1
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.324 f  debouncing_inst2/contador_antirebotes[0]_i_6__0/O
                         net (fo=2, routed)           0.767    10.091    debouncing_inst2/contador_antirebotes[0]_i_6__0_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.215 r  debouncing_inst2/contador_antirebotes[0]_i_1__1/O
                         net (fo=32, routed)          1.098    11.313    debouncing_inst2/contador_antirebotes[0]_i_1__1_n_1
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.506    14.847    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[21]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    debouncing_inst2/contador_antirebotes_reg[21]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.396ns (38.794%)  route 3.780ns (61.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.615     5.136    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debouncing_inst2/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.541     6.134    debouncing_inst2/contador_antirebotes_reg[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.729 r  debouncing_inst2/contador_antirebotes_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.009     6.738    debouncing_inst2/contador_antirebotes_reg[0]_i_12__1_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  debouncing_inst2/contador_antirebotes_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    debouncing_inst2/contador_antirebotes_reg[0]_i_19__0_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  debouncing_inst2/contador_antirebotes_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     6.972    debouncing_inst2/contador_antirebotes_reg[0]_i_15__1_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  debouncing_inst2/contador_antirebotes_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.089    debouncing_inst2/contador_antirebotes_reg[0]_i_16__1_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  debouncing_inst2/contador_antirebotes_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     7.206    debouncing_inst2/contador_antirebotes_reg[0]_i_18__1_n_1
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.529 f  debouncing_inst2/contador_antirebotes_reg[0]_i_9__1/O[1]
                         net (fo=1, routed)           0.829     8.358    debouncing_inst2/contador_antirebotes_reg[0]_i_9__1_n_7
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.306     8.664 f  debouncing_inst2/contador_antirebotes[0]_i_17__0/O
                         net (fo=1, routed)           0.536     9.200    debouncing_inst2/contador_antirebotes[0]_i_17__0_n_1
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.324 f  debouncing_inst2/contador_antirebotes[0]_i_6__0/O
                         net (fo=2, routed)           0.767    10.091    debouncing_inst2/contador_antirebotes[0]_i_6__0_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.215 r  debouncing_inst2/contador_antirebotes[0]_i_1__1/O
                         net (fo=32, routed)          1.098    11.313    debouncing_inst2/contador_antirebotes[0]_i_1__1_n_1
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.506    14.847    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[22]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    debouncing_inst2/contador_antirebotes_reg[22]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.396ns (38.794%)  route 3.780ns (61.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.615     5.136    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debouncing_inst2/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.541     6.134    debouncing_inst2/contador_antirebotes_reg[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.729 r  debouncing_inst2/contador_antirebotes_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.009     6.738    debouncing_inst2/contador_antirebotes_reg[0]_i_12__1_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  debouncing_inst2/contador_antirebotes_reg[0]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    debouncing_inst2/contador_antirebotes_reg[0]_i_19__0_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  debouncing_inst2/contador_antirebotes_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     6.972    debouncing_inst2/contador_antirebotes_reg[0]_i_15__1_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  debouncing_inst2/contador_antirebotes_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.089    debouncing_inst2/contador_antirebotes_reg[0]_i_16__1_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  debouncing_inst2/contador_antirebotes_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     7.206    debouncing_inst2/contador_antirebotes_reg[0]_i_18__1_n_1
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.529 f  debouncing_inst2/contador_antirebotes_reg[0]_i_9__1/O[1]
                         net (fo=1, routed)           0.829     8.358    debouncing_inst2/contador_antirebotes_reg[0]_i_9__1_n_7
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.306     8.664 f  debouncing_inst2/contador_antirebotes[0]_i_17__0/O
                         net (fo=1, routed)           0.536     9.200    debouncing_inst2/contador_antirebotes[0]_i_17__0_n_1
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.324 f  debouncing_inst2/contador_antirebotes[0]_i_6__0/O
                         net (fo=2, routed)           0.767    10.091    debouncing_inst2/contador_antirebotes[0]_i_6__0_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.215 r  debouncing_inst2/contador_antirebotes[0]_i_1__1/O
                         net (fo=32, routed)          1.098    11.313    debouncing_inst2/contador_antirebotes[0]_i_1__1_n_1
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.506    14.847    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[23]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    debouncing_inst2/contador_antirebotes_reg[23]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.439ns (40.337%)  route 3.608ns (59.663%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.902    11.117    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y26         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDRE (Setup_fdre_C_R)       -0.524    14.478    debouncing_inst/contador_antirebotes_reg[10]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 debouncing_inst/contador_antirebotes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.439ns (40.337%)  route 3.608ns (59.663%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.549     5.070    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  debouncing_inst/contador_antirebotes_reg[0]/Q
                         net (fo=3, routed)           0.641     6.230    debouncing_inst/contador_antirebotes_reg[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.810 r  debouncing_inst/contador_antirebotes_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     6.819    debouncing_inst/contador_antirebotes_reg[0]_i_12_n_1
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  debouncing_inst/contador_antirebotes_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    debouncing_inst/contador_antirebotes_reg[0]_i_18_n_1
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  debouncing_inst/contador_antirebotes_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    debouncing_inst/contador_antirebotes_reg[0]_i_8_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  debouncing_inst/contador_antirebotes_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.161    debouncing_inst/contador_antirebotes_reg[0]_i_9_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  debouncing_inst/contador_antirebotes_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.275    debouncing_inst/contador_antirebotes_reg[0]_i_17_n_1
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 f  debouncing_inst/contador_antirebotes_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.818     8.427    debouncing_inst/p_0_in[22]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.303     8.730 f  debouncing_inst/contador_antirebotes[0]_i_10/O
                         net (fo=1, routed)           0.445     9.175    debouncing_inst/contador_antirebotes[0]_i_10_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.299 f  debouncing_inst/contador_antirebotes[0]_i_3/O
                         net (fo=2, routed)           0.792    10.091    debouncing_inst/contador_antirebotes[0]_i_3_n_1
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.215 r  debouncing_inst/contador_antirebotes[0]_i_1/O
                         net (fo=32, routed)          0.902    11.117    debouncing_inst/contador_antirebotes[0]_i_1_n_1
    SLICE_X10Y26         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  debouncing_inst/contador_antirebotes_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDRE (Setup_fdre_C_R)       -0.524    14.478    debouncing_inst/contador_antirebotes_reg[11]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_FULL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_FULL_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.142%)  route 0.134ns (41.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.589     1.472    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fifo_inst/FIFO_FULL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fifo_inst/FIFO_FULL_reg/Q
                         net (fo=3, routed)           0.134     1.747    fifo_inst/LED_OBUF
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  fifo_inst/FIFO_FULL_i_1/O
                         net (fo=1, routed)           0.000     1.792    fifo_inst/FIFO_FULL_i_1_n_1
    SLICE_X3Y32          FDCE                                         r  fifo_inst/FIFO_FULL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.858     1.985    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fifo_inst/FIFO_FULL_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.563    fifo_inst/FIFO_FULL_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.390%)  route 0.190ns (47.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    fifo_inst/CLK_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  fifo_inst/WRITE_POINTER_reg[30]/Q
                         net (fo=34, routed)          0.190     1.800    fifo_inst/WRITE_POINTER[30]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  fifo_inst/WRITE_POINTER[27]_i_1/O
                         net (fo=1, routed)           0.000     1.845    fifo_inst/WRITE_POINTER_1[27]
    SLICE_X8Y37          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    fifo_inst/CLK_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[27]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.121     1.602    fifo_inst/WRITE_POINTER_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.129%)  route 0.192ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    fifo_inst/CLK_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  fifo_inst/WRITE_POINTER_reg[30]/Q
                         net (fo=34, routed)          0.192     1.802    fifo_inst/WRITE_POINTER[30]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  fifo_inst/WRITE_POINTER[25]_i_1/O
                         net (fo=1, routed)           0.000     1.847    fifo_inst/WRITE_POINTER_1[25]
    SLICE_X8Y37          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    fifo_inst/CLK_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[25]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.120     1.601    fifo_inst/WRITE_POINTER_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 fifo_inst/READ_POINTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.892%)  route 0.179ns (46.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.558     1.441    fifo_inst/CLK_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  fifo_inst/READ_POINTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  fifo_inst/READ_POINTER_reg[0]/Q
                         net (fo=37, routed)          0.179     1.784    fifo_inst/READ_POINTER_reg_n_1_[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  fifo_inst/READ_POINTER[15]_i_1/O
                         net (fo=1, routed)           0.000     1.829    fifo_inst/READ_POINTER[15]
    SLICE_X12Y30         FDCE                                         r  fifo_inst/READ_POINTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.826     1.953    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  fifo_inst/READ_POINTER_reg[15]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X12Y30         FDCE (Hold_fdce_C_D)         0.121     1.576    fifo_inst/READ_POINTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debouncing_inst1/contador_antirebotes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst1/contador_antirebotes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.583     1.466    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debouncing_inst1/contador_antirebotes_reg[3]/Q
                         net (fo=2, routed)           0.118     1.725    debouncing_inst1/contador_antirebotes_reg[3]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  debouncing_inst1/contador_antirebotes_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.833    debouncing_inst1/contador_antirebotes_reg[0]_i_3_n_5
    SLICE_X1Y23          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.851     1.978    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    debouncing_inst1/contador_antirebotes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debouncing_inst1/contador_antirebotes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst1/contador_antirebotes_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.582     1.465    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debouncing_inst1/contador_antirebotes_reg[7]/Q
                         net (fo=2, routed)           0.118     1.724    debouncing_inst1/contador_antirebotes_reg[7]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  debouncing_inst1/contador_antirebotes_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    debouncing_inst1/contador_antirebotes_reg[4]_i_1__0_n_5
    SLICE_X1Y24          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.850     1.977    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    debouncing_inst1/contador_antirebotes_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.583     1.466    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debouncing_inst2/contador_antirebotes_reg[15]/Q
                         net (fo=2, routed)           0.119     1.726    debouncing_inst2/contador_antirebotes_reg[15]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  debouncing_inst2/contador_antirebotes_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    debouncing_inst2/contador_antirebotes_reg[12]_i_1__1_n_5
    SLICE_X7Y27          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.851     1.978    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    debouncing_inst2/contador_antirebotes_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.583     1.466    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debouncing_inst2/contador_antirebotes_reg[19]/Q
                         net (fo=2, routed)           0.119     1.726    debouncing_inst2/contador_antirebotes_reg[19]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  debouncing_inst2/contador_antirebotes_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    debouncing_inst2/contador_antirebotes_reg[16]_i_1__1_n_5
    SLICE_X7Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.852     1.979    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[19]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    debouncing_inst2/contador_antirebotes_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.580     1.463    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debouncing_inst2/contador_antirebotes_reg[3]/Q
                         net (fo=2, routed)           0.119     1.723    debouncing_inst2/contador_antirebotes_reg[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  debouncing_inst2/contador_antirebotes_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.831    debouncing_inst2/contador_antirebotes_reg[0]_i_3__0_n_5
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.848     1.975    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    debouncing_inst2/contador_antirebotes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.580     1.463    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debouncing_inst2/contador_antirebotes_reg[7]/Q
                         net (fo=2, routed)           0.119     1.723    debouncing_inst2/contador_antirebotes_reg[7]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  debouncing_inst2/contador_antirebotes_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.831    debouncing_inst2/contador_antirebotes_reg[4]_i_1__1_n_5
    SLICE_X7Y25          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.848     1.975    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[7]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    debouncing_inst2/contador_antirebotes_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   debouncing_inst/actual_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   debouncing_inst/contador_antirebotes_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   debouncing_inst/contador_antirebotes_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   debouncing_inst/contador_antirebotes_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   debouncing_inst/contador_antirebotes_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   debouncing_inst/contador_antirebotes_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   debouncing_inst/contador_antirebotes_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   debouncing_inst/contador_antirebotes_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   debouncing_inst/contador_antirebotes_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    fifo_inst/WRITE_POINTER_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   fifo_inst/WRITE_POINTER_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   fifo_inst/WRITE_POINTER_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    fifo_inst/WRITE_POINTER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    fifo_inst/WRITE_POINTER_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    fifo_inst/WRITE_POINTER_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   fifo_inst/WRITE_POINTER_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    fifo_inst/WRITE_POINTER_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    fifo_inst/WRITE_POINTER_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    fifo_inst/WRITE_POINTER_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   debouncing_inst/contador_antirebotes_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    debouncing_inst1/actual_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    debouncing_inst1/contador_antirebotes_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    debouncing_inst1/contador_antirebotes_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    debouncing_inst1/contador_antirebotes_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    debouncing_inst1/contador_antirebotes_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    debouncing_inst1/contador_antirebotes_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    debouncing_inst1/contador_antirebotes_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    debouncing_inst1/contador_antirebotes_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    debouncing_inst1/contador_antirebotes_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.518ns (13.347%)  route 3.363ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.363     8.953    fifo_inst/RESET
    SLICE_X12Y27         FDCE                                         f  fifo_inst/READ_POINTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  fifo_inst/READ_POINTER_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    fifo_inst/READ_POINTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.518ns (13.347%)  route 3.363ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.363     8.953    fifo_inst/RESET
    SLICE_X12Y27         FDCE                                         f  fifo_inst/READ_POINTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  fifo_inst/READ_POINTER_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    fifo_inst/READ_POINTER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.518ns (13.347%)  route 3.363ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.363     8.953    fifo_inst/RESET
    SLICE_X12Y27         FDCE                                         f  fifo_inst/READ_POINTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  fifo_inst/READ_POINTER_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    fifo_inst/READ_POINTER_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.518ns (13.347%)  route 3.363ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.363     8.953    fifo_inst/RESET
    SLICE_X12Y27         FDCE                                         f  fifo_inst/READ_POINTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.436    14.777    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  fifo_inst/READ_POINTER_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    fifo_inst/READ_POINTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.518ns (13.409%)  route 3.345ns (86.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.345     8.935    fifo_inst/RESET
    SLICE_X14Y28         FDCE                                         f  fifo_inst/READ_POINTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.438    14.779    fifo_inst/CLK_IBUF_BUFG
    SLICE_X14Y28         FDCE                                         r  fifo_inst/READ_POINTER_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    fifo_inst/READ_POINTER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.518ns (13.886%)  route 3.212ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.212     8.803    fifo_inst/RESET
    SLICE_X12Y28         FDCE                                         f  fifo_inst/READ_POINTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.438    14.779    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  fifo_inst/READ_POINTER_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    fifo_inst/READ_POINTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.518ns (13.886%)  route 3.212ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.212     8.803    fifo_inst/RESET
    SLICE_X12Y28         FDCE                                         f  fifo_inst/READ_POINTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.438    14.779    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  fifo_inst/READ_POINTER_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    fifo_inst/READ_POINTER_reg[6]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.518ns (13.886%)  route 3.212ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.212     8.803    fifo_inst/RESET
    SLICE_X12Y28         FDCE                                         f  fifo_inst/READ_POINTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.438    14.779    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  fifo_inst/READ_POINTER_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    fifo_inst/READ_POINTER_reg[8]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.518ns (13.954%)  route 3.194ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.194     8.785    fifo_inst/RESET
    SLICE_X14Y29         FDCE                                         f  fifo_inst/READ_POINTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.439    14.780    fifo_inst/CLK_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  fifo_inst/READ_POINTER_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    fifo_inst/READ_POINTER_reg[9]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.518ns (14.552%)  route 3.042ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.551     5.072    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         3.042     8.632    fifo_inst/RESET
    SLICE_X12Y29         FDCE                                         f  fifo_inst/READ_POINTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.439    14.780    fifo_inst/CLK_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  fifo_inst/READ_POINTER_reg[10]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    fifo_inst/READ_POINTER_reg[10]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.218%)  route 0.513ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.513     2.114    fifo_inst/RESET
    SLICE_X5Y29          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.853     1.980    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    fifo_inst/FIFO_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.218%)  route 0.513ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.513     2.114    fifo_inst/RESET
    SLICE_X5Y29          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.853     1.980    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    fifo_inst/FIFO_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.218%)  route 0.513ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.513     2.114    fifo_inst/RESET
    SLICE_X5Y29          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.853     1.980    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[6]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    fifo_inst/FIFO_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.218%)  route 0.513ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.513     2.114    fifo_inst/RESET
    SLICE_X5Y29          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.853     1.980    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[7]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    fifo_inst/FIFO_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.993%)  route 0.549ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.549     2.150    fifo_inst/RESET
    SLICE_X5Y30          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[10]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/FIFO_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.993%)  route 0.549ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.549     2.150    fifo_inst/RESET
    SLICE_X5Y30          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[11]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/FIFO_COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.993%)  route 0.549ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.549     2.150    fifo_inst/RESET
    SLICE_X5Y30          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[8]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/FIFO_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.993%)  route 0.549ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.549     2.150    fifo_inst/RESET
    SLICE_X5Y30          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/FIFO_COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.417%)  route 0.568ns (77.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.568     2.169    fifo_inst/RESET
    SLICE_X5Y28          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.852     1.979    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    fifo_inst/FIFO_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 debouncing_inst/actual_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.417%)  route 0.568ns (77.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.437    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  debouncing_inst/actual_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  debouncing_inst/actual_reg/Q
                         net (fo=160, routed)         0.568     2.169    fifo_inst/RESET
    SLICE_X5Y28          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.852     1.979    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[1]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    fifo_inst/FIFO_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.760    





