// Seed: 3420328159
module module_0 (
    output uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15,
    input uwire id_16,
    output tri1 id_17
);
  wire id_19;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6
);
  initial assert (1);
  wand id_8;
  module_0(
      id_8,
      id_5,
      id_5,
      id_0,
      id_1,
      id_4,
      id_5,
      id_6,
      id_8,
      id_3,
      id_0,
      id_8,
      id_5,
      id_3,
      id_2,
      id_8,
      id_0,
      id_8
  );
  wire id_9;
  assign id_8 = id_2;
endmodule
