"""
Game Boy Timer Implementation - PyBoy Compatible Style
Handles DIV, TIMA, TMA, and TAC registers with proper timing.

Cythonæœ€é©åŒ–: Phase 1
"""
import os
try:
    import cython
except ImportError:
    # CythonãŒãªã„ç’°å¢ƒã§ã‚‚å‹•ä½œã™ã‚‹ã‚ˆã†ã«ãƒ€ãƒŸãƒ¼ã‚¯ãƒ©ã‚¹
    class cython:
        @staticmethod
        def declare(*args, **kwargs):
            pass

# PyBoyäº’æ›ã®MAX_CYCLESå®šç¾©
MAX_CYCLES: cython.longlong = 0x7FFFFFFFFFFFFFFF  # æœ€å¤§ã‚µã‚¤ã‚¯ãƒ«æ•°

class Timer:
    def __init__(self, memory, debug: cython.bint = False):
        # PyBoyæº–æ‹ : å…¨ã¦0ã§åˆæœŸåŒ–
        self.DIV: cython.int = 0
        self.TIMA: cython.int = 0
        self.TMA: cython.int = 0
        self.TAC: cython.int = 0

        # PyBoyäº’æ›ã®ã‚«ã‚¦ãƒ³ã‚¿
        self.DIV_counter: cython.int = 0
        self.TIMA_counter: cython.int = 0
        self.dividers: list = [10, 4, 6, 8]
        self._cycles_to_interrupt: cython.longlong = MAX_CYCLES  # åˆæœŸçŠ¶æ…‹: ã‚¿ã‚¤ãƒãƒ¼ç„¡åŠ¹ãªã®ã§MAX_CYCLES

        # çµ±ä¸€ã‚«ã‚¦ãƒ³ã‚¿ã‚·ã‚¹ãƒ†ãƒ ï¼ˆå°†æ¥ã®æ‹¡å¼µç”¨ï¼‰
        self.system_counter: cython.longlong = 0

        # ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½
        self.debug_enabled: cython.bint = debug
        self.tac_write_cycle = None
        self.last_debug_cycle: cython.longlong = 0
        self.last_cycles: cython.longlong = 0

        # ãƒ¡ãƒ¢ãƒªå‚ç…§ä¿å­˜
        self.memory = memory
        
    def reset(self):
        """PyBoyäº’æ›ã®ãƒªã‚»ãƒƒãƒˆå‡¦ç†"""
        # TODO: Should probably one be DIV=0, but this makes a bunch of mooneye tests pass
        self.DIV_counter = 0
        self.TIMA_counter = 0
        self.DIV = 0
        
    def init_post_boot_state(self):
        """Post-boot state initialization"""
        # çµ±ä¸€ã‚«ã‚¦ãƒ³ã‚¿ã‹ã‚‰DIV=0x1Cã‚’ç”Ÿæˆ
        self.DIV = 0x1C  # Blarggãƒ†ã‚¹ãƒˆäº’æ›ã®åˆæœŸå€¤
        self.system_counter = self.DIV << 8  # DIVã‹ã‚‰é€†ç®—

        # æ—§ã‚«ã‚¦ãƒ³ã‚¿ï¼ˆäº’æ›æ€§ã®ãŸã‚ï¼‰
        self.DIV_counter = 0
        self.TIMA_counter = 0

        # Timeré–¢é€£ãƒ¬ã‚¸ã‚¹ã‚¿
        self.memory.io[0x04] = self.DIV
        self.memory.io[0x05] = 0x00   # TIMA
        self.memory.io[0x06] = 0x00   # TMA
        self.memory.io[0x07] = 0xF8   # TAC
        self.TIMA = 0
        self.TMA = 0
        self.TAC = 0xF8

        self.last_cycles = 0

        if self.debug_enabled:
            print(f"ğŸ”§ Timer post-bootåˆæœŸåŒ–: DIV=0x{self.DIV:02X}, system_counter=0x{self.system_counter:04X}")
            
    def get_div(self):
        """çµ±ä¸€ã‚«ã‚¦ãƒ³ã‚¿ã‹ã‚‰DIVãƒ¬ã‚¸ã‚¹ã‚¿å€¤ã‚’è¨ˆç®—

        Game Boyå®Ÿæ©Ÿã§ã¯ã€DIVã¯å†…éƒ¨ã‚«ã‚¦ãƒ³ã‚¿ã®ä¸Šä½8ãƒ“ãƒƒãƒˆï¼ˆbit 8-15ï¼‰
        256ã‚µã‚¤ã‚¯ãƒ«ã”ã¨ã«1å¢—åŠ ã™ã‚‹
        """
        return (self.system_counter >> 8) & 0xFF

    def get_timer_bit(self, tac):
        """çµ±ä¸€ã‚«ã‚¦ãƒ³ã‚¿ã‹ã‚‰ç¾åœ¨ã®ã‚¿ã‚¤ãƒãƒ¼ãƒ“ãƒƒãƒˆå€¤ã‚’å–å¾—

        TACã®ä¸‹ä½2ãƒ“ãƒƒãƒˆã§é¸æŠã•ã‚ŒãŸãƒ“ãƒƒãƒˆä½ç½®ã®å€¤ã‚’è¿”ã™
        TAC=00: bit 10 (1024 cycles)
        TAC=01: bit 4  (16 cycles)
        TAC=10: bit 6  (64 cycles)
        TAC=11: bit 8  (256 cycles)
        """
        freq_select = tac & 0x03
        bit_positions = [10, 4, 6, 8]  # Game Boyå®Ÿæ©Ÿã®ãƒ“ãƒƒãƒˆä½ç½®
        bit_pos = bit_positions[freq_select]
        return (self.system_counter >> bit_pos) & 1

    def increment_tima(self):
        """TIMAã‚’ã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼å‡¦ç†ä»˜ãï¼‰

        æ³¨: ã“ã®ãƒ¡ã‚½ãƒƒãƒ‰ã¯çµ±ä¸€ã‚«ã‚¦ãƒ³ã‚¿ã‚·ã‚¹ãƒ†ãƒ ç”¨ï¼ˆç¾åœ¨æœªä½¿ç”¨ï¼‰

        Returns:
            bool: ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ãŒç™ºç”Ÿã—ãŸå ´åˆTrue
        """
        self.TIMA = (self.TIMA + 1) & 0xFF

        if self.TIMA == 0:  # ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ç™ºç”Ÿï¼ˆ0xFF â†’ 0x00ï¼‰
            # TMAã‚’ãƒªãƒ­ãƒ¼ãƒ‰
            self.TIMA = self.TMA

            # ãƒ‡ãƒãƒƒã‚°å‡ºåŠ›
            if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                print(f"[Timer] TIMA overflow! Reloaded with TMA=0x{self.TMA:02X} at system_counter=0x{self.system_counter:08X}")

            return True  # å‰²ã‚Šè¾¼ã¿ç™ºç”Ÿ

        return False

    def read_register(self, address: cython.int) -> cython.int:
        """PyBoyäº’æ›ã®ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å‡ºã—"""
        if address == 0xFF04:  # DIV
            return self.DIV
        elif address == 0xFF05:  # TIMA
            return self.TIMA
        elif address == 0xFF06:  # TMA
            return self.TMA
        elif address == 0xFF07:  # TAC
            return self.TAC
        return 0xFF
        
    def write_register(self, address: cython.int, value: cython.int) -> None:
        """PyBoyæ–¹å¼ã®ã‚·ãƒ³ãƒ—ãƒ«ãªãƒ¬ã‚¸ã‚¹ã‚¿æ›¸ãè¾¼ã¿"""
        value &= 0xFF

        if address == 0xFF04:  # DIV
            # PyBoyæº–æ‹ : ã‚·ãƒ³ãƒ—ãƒ«ã«reset()ã‚’å‘¼ã¶ã ã‘
            self.reset()
            if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                print(f"[Timer] DIV reset to 0")

        elif address == 0xFF05:  # TIMA
            if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                print(f"[Timer] TIMA write: 0x{self.TIMA:02X} -> 0x{value:02X}")
            self.TIMA = value

            # ãƒãƒƒãƒå‡¦ç†ç”¨: _cycles_to_interruptã‚’æ›´æ–°ï¼ˆã‚¿ã‚¤ãƒãƒ¼æœ‰åŠ¹æ™‚ã®ã¿ï¼‰
            if self.TAC & 0b100:
                divider = self.dividers[self.TAC & 0b11]
                self._cycles_to_interrupt = ((0x100 - self.TIMA) << divider) - self.TIMA_counter

        elif address == 0xFF06:  # TMA
            if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                print(f"[Timer] TMA write: 0x{self.TMA:02X} -> 0x{value:02X}")
            self.TMA = value

        elif address == 0xFF07:  # TAC
            old_tac = self.TAC
            self.TAC = value & 0b111

            # ãƒãƒƒãƒå‡¦ç†ç”¨: _cycles_to_interruptã‚’æ›´æ–°
            if self.TAC & 0b100:  # ã‚¿ã‚¤ãƒãƒ¼æœ‰åŠ¹åŒ–
                divider = self.dividers[self.TAC & 0b11]
                self._cycles_to_interrupt = ((0x100 - self.TIMA) << divider) - self.TIMA_counter
            else:  # ã‚¿ã‚¤ãƒãƒ¼ç„¡åŠ¹åŒ–
                self._cycles_to_interrupt = MAX_CYCLES

            # ãƒ‡ãƒãƒƒã‚°
            if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                if (value & 0b111) == 0x05:
                    self.tac_write_cycle = self.last_cycles
                    print(f"[Timer] TAC=0x{value:02X} written, old_tac=0x{old_tac:02X}")
                    print(f"[Timer] TIMA=0x{self.TIMA:02X}, TMA=0x{self.TMA:02X}, TIMA_counter={self.TIMA_counter}")

    def tick(self, _cycles: cython.longlong) -> cython.bint:
        """PyBoyæ–¹å¼ã®tickå‡¦ç†ï¼ˆé«˜é€Ÿãƒ»å®‰å®šç‰ˆï¼‰"""
        cycles: cython.longlong = _cycles - self.last_cycles
        if cycles == 0:
            return False
        self.last_cycles = _cycles

        # DIVæ›´æ–°ï¼ˆPyBoyæ–¹å¼ï¼‰
        self.DIV_counter += cycles
        self.DIV += self.DIV_counter >> 8  # Add overflown bits to DIV
        self.DIV_counter &= 0xFF  # Remove the overflown bits
        self.DIV &= 0xFF
        # PyBoyæº–æ‹ : ãƒ¡ãƒ¢ãƒªã¸ã®æ›¸ãè¾¼ã¿ã¯è¡Œã‚ãªã„ï¼ˆread_register()ã§å€¤ã‚’è¿”ã™ï¼‰

        # ã‚¿ã‚¤ãƒãƒ¼ãŒç„¡åŠ¹ãªã‚‰çµ‚äº†
        if self.TAC & 0b100 == 0:
            self._cycles_to_interrupt = MAX_CYCLES
            return False

        # TIMAæ›´æ–°ï¼ˆPyBoyæ–¹å¼ï¼‰
        self.TIMA_counter += cycles
        divider: cython.int = self.dividers[self.TAC & 0b11]

        ret: cython.bint = False
        while self.TIMA_counter >= (1 << divider):
            self.TIMA_counter -= 1 << divider  # Keeps possible remainder
            self.TIMA += 1

            if self.TIMA > 0xFF:
                self.TIMA = self.TMA
                self.TIMA &= 0xFF
                ret = True

                # ãƒ‡ãƒãƒƒã‚°å‡ºåŠ›
                if self.debug_enabled and os.getenv('TIMER_DEBUG'):
                    print(f"[Timer] TIMA overflow! Reloaded with TMA=0x{self.TMA:02X} at cycle {_cycles}")

        # PyBoyæº–æ‹ : ãƒ¡ãƒ¢ãƒªã¸ã®æ›¸ãè¾¼ã¿ã¯è¡Œã‚ãªã„ï¼ˆread_register()ã§å€¤ã‚’è¿”ã™ï¼‰
        self._cycles_to_interrupt = ((0x100 - self.TIMA) << divider) - self.TIMA_counter

        return ret
            
    def get_div_register(self):
        """Get current DIV register value"""
        return self.DIV
        
    def get_tima_register(self):
        """Get current TIMA register value"""
        return self.TIMA
        
    def is_timer_enabled(self):
        """Check if timer is enabled"""
        return (self.TAC & 0x04) != 0
        
    def get_timer_frequency(self):
        """Get current timer frequency setting"""
        freq_select = self.TAC & 0x03
        frequencies = {0: 4096, 1: 262144, 2: 65536, 3: 16384}
        return frequencies[freq_select]
