# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
CLK(F)->CLK(F)	30.353   0.811/*         -0.253/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[2] /SD    1
CLK(F)->CLK(F)	30.350   0.829/*         -0.250/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[0] /SD    1
CLK(F)->CLK(F)	30.346   0.848/*         -0.246/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[1] /SD    1
CLK(F)->CLK(F)	30.344   0.856/*         -0.244/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/state_reg/SD    1
CLK(F)->CLK(F)	30.344   0.857/*         -0.244/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][1] /SD    1
CLK(F)->CLK(F)	30.341   0.872/*         -0.241/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[1][0] /SD    1
CLK(F)->CLK(F)	30.334   0.905/*         -0.234/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[6] /SD    1
CLK(F)->CLK(F)	30.407   0.908/*         -0.307/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[0] /SD    1
CLK(F)->CLK(F)	30.329   0.931/*         -0.229/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][1] /SD    1
CLK(F)->CLK(F)	30.328   0.932/*         -0.228/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[5] /SD    1
MEMCLK(F)->MEMCLK(F)	17.579   0.935/*         0.021/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /SD    1
CLK(F)->CLK(F)	30.327   0.940/*         -0.227/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[3] /SD    1
CLK(F)->CLK(F)	30.326   0.945/*         -0.226/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[1] /SD    1
CLK(F)->CLK(F)	30.326   0.946/*         -0.226/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[2] /SD    1
MEMCLK(F)->MEMCLK(F)	17.576   0.948/*         0.024/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /SD    1
CLK(F)->CLK(F)	30.324   0.953/*         -0.224/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/reset_reg/SD    1
CLK(F)->CLK(F)	30.324   0.954/*         -0.224/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[1][0] /SD    1
MEMCLK(F)->MEMCLK(F)	17.606   0.954/*         -0.006/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /SD    1
MEMCLK(F)->MEMCLK(F)	17.609   0.955/*         -0.009/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /SD    1
CLK(F)->CLK(F)	30.323   0.957/*         -0.223/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[5] /SD    1
CLK(F)->CLK(F)	30.117   0.979/*         -0.017/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[2] /SD    1
CLK(F)->CLK(F)	30.130   0.996/*         -0.030/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[1] /SD    1
CLK(F)->CLK(F)	30.121   1.000/*         -0.021/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[3] /SD    1
MEMCLK(F)->MEMCLK(F)	17.635   1.008/*         -0.035/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /SD    1
CLK(F)->CLK(F)	30.124   1.016/*         -0.024/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[4] /SD    1
CLK(F)->CLK(F)	30.310   1.020/*         -0.210/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[4] /SD    1
CLK(F)->CLK(F)	30.310   1.021/*         -0.210/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[2] /SD    1
CLK(F)->CLK(F)	30.309   1.024/*         -0.209/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[2] /SD    1
CLK(F)->CLK(F)	30.307   1.035/*         -0.207/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[1] /SD    1
CLK(F)->CLK(F)	30.302   1.057/*         -0.202/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[7] /SD    1
CLK(F)->CLK(F)	30.300   1.067/*         -0.200/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[4] /SD    1
CLK(F)->CLK(F)	30.297   1.079/*         -0.197/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[5] /SD    1
CLK(F)->CLK(F)	30.296   1.085/*         -0.196/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[4] /SD    1
CLK(F)->CLK(F)	30.288   1.125/*         -0.188/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[3] /SD    1
MEMCLK(F)->MEMCLK(F)	17.592   1.131/*         0.008/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /SD    1
CLK(F)->CLK(F)	30.147   1.133/*         -0.047/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[0] /SD    1
CLK(F)->CLK(F)	30.286   1.133/*         -0.186/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[0][0] /SD    1
CLK(F)->CLK(F)	30.285   1.138/*         -0.185/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[3] /SD    1
CLK(F)->CLK(F)	30.361   1.145/*         -0.261/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.697    1.195/*         0.403/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /SD    1
CLK(R)->CLK(R)	4.699    1.196/*         0.401/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[4] /SD    1
CLK(F)->CLK(F)	30.271   1.203/*         -0.171/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[6] /SD    1
CLK(F)->CLK(F)	30.270   1.204/*         -0.170/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][0] /SD    1
CLK(F)->CLK(F)	30.269   1.214/*         -0.169/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[6] /SD    1
CLK(F)->CLK(F)	30.481   1.236/*         -0.381/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[2] /D    1
CLK(F)->CLK(F)	30.045   1.240/*         0.055/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[0] /SD    1
MEMCLK(R)->CLK(F)	5.477    1.256/*         -0.377/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[4] /D    1
CLK(F)->CLK(F)	30.259   1.257/*         -0.159/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[1] /SD    1
CLK(F)->CLK(F)	30.480   1.260/*         -0.380/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[4] /D    1
CLK(F)->CLK(F)	30.055   1.271/*         0.045/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[5] /SD    1
CLK(F)->CLK(F)	30.256   1.275/*         -0.156/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.713    1.283/*         0.387/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.681    1.285/*         0.419/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /SD    1
CLK(F)->CLK(F)	30.049   1.291/*         0.051/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[3] /SD    1
CLK(R)->CLK(R)	4.703    1.291/*         0.397/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[4] /SD    1
CLK(R)->CLK(R)	4.702    1.295/*         0.398/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[3] /SD    1
CLK(F)->CLK(F)	30.473   1.299/*         -0.373/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.709    1.302/*         0.391/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /SD    1
CLK(R)->CLK(R)	4.700    1.303/*         0.400/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg/SD    1
MEMCLK(F)->MEMCLK(F)	17.701   1.304/*         -0.101/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /D    1
CLK(R)->CLK(R)	4.699    1.312/*         0.401/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg/SD    1
MEMCLK(F)->MEMCLK(F)	17.700   1.317/*         -0.100/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /D    1
CLK(F)->CLK(F)	30.039   1.320/*         0.061/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.672    1.325/*         0.428/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /SD    1
CLK(R)->CLK(R)	4.695    1.328/*         0.405/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_o_reg/SD    1
CLK(F)->CLK(F)	30.034   1.329/*         0.066/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[4] /SD    1
CLK(F)->CLK(F)	30.473   1.335/*         -0.373/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[4] /D    1
CLK(F)->CLK(F)	30.481   1.335/*         -0.381/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[6] /D    1
CLK(F)->CLK(F)	30.039   1.342/*         0.061/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[6] /SD    1
CLK(F)->CLK(F)	30.474   1.343/*         -0.374/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[0] /D    1
MEMCLK(R)->CLK(F)	5.464    1.344/*         -0.364/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[1] /D    1
CLK(R)->CLK(R)	4.707    1.352/*         0.393/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /SD    1
CLK(R)->CLK(R)	4.702    1.354/*         0.398/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[2] /SD    1
CLK(R)->CLK(R)	4.690    1.373/*         0.410/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[6] /SD    1
CLK(F)->CLK(F)	30.478   1.375/*         -0.378/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[3] /D    1
CLK(F)->CLK(F)	30.469   1.380/*         -0.369/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[0] /D    1
CLK(R)->CLK(R)	4.711    1.381/*         0.389/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[4] /SD    1
MEMCLK(F)->MEMCLK(F)	17.674   1.382/*         -0.074/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /D    1
CLK(R)->CLK(R)	4.696    1.384/*         0.404/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /SD    1
CLK(F)->CLK(F)	30.232   1.385/*         -0.132/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[0][0] /SD    1
CLK(F)->CLK(F)	30.454   1.385/*         -0.354/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][0] /D    1
CLK(R)->CLK(R)	4.687    1.388/*         0.413/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg/SD    1
CLK(R)->CLK(R)	4.686    1.392/*         0.414/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[0] /SD    1
MEMCLK(F)->MEMCLK(F)	17.694   1.395/*         -0.094/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /D    1
CLK(R)->CLK(R)	4.685    1.397/*         0.415/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[2] /SD    1
CLK(F)->CLK(F)	30.028   1.402/*         0.072/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.680    1.405/*         0.420/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg/SD    1
CLK(R)->CLK(R)	4.694    1.412/*         0.406/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.682    1.415/*         0.418/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][1] /SD    1
CLK(R)->CLK(R)	4.442    */1.417         */0.658         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.440    */1.425         */0.660         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[0] /SD    1
CLK(R)->CLK(R)	4.440    */1.426         */0.660         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg/SD    1
CLK(R)->CLK(R)	4.439    */1.429         */0.661         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[5] /SD    1
CLK(R)->CLK(R)	4.439    */1.430         */0.661         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg/SD    1
CLK(R)->CLK(R)	4.438    */1.434         */0.662         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[0] /SD    1
MEMCLK(R)->CLK(F)	5.478    1.437/*         -0.378/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[0] /D    1
CLK(R)->CLK(R)	4.438    */1.437         */0.662         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[0] /SD    1
CLK(R)->CLK(R)	4.437    */1.440         */0.663         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[1] /SD    1
CLK(R)->CLK(R)	4.437    */1.444         */0.663         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.710    1.446/*         0.390/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.435    */1.450         */0.665         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[2] /SD    1
CLK(F)->CLK(F)	30.460   1.450/*         -0.360/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[1][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.435    */1.450         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][1] /SD    1
MEMCLK(F)->MEMCLK(F)	17.469   1.451/*         0.131/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /SD    1
CLK(R)->CLK(R)	4.435    */1.451         */0.665         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[4] /SD    1
CLK(R)->CLK(R)	4.435    */1.452         */0.665         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.435    */1.453         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][2] /SD    1
CLK(R)->CLK(R)	4.434    */1.453         */0.666         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg/SD    1
CLK(R)->CLK(R)	4.434    */1.457         */0.666         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.433    */1.460         */0.667         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg/SD    1
CLK(R)->CLK(R)	4.433    */1.461         */0.667         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.433    */1.461         */0.667         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.649    1.464/*         0.451/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][7] /SD    1
CLK(R)->CLK(R)	4.432    */1.465         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[5] /SD    1
CLK(R)->CLK(R)	4.432    */1.465         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.432    */1.466         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.432    */1.467         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.432    */1.468         */0.668         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.432    */1.468         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][0] /SD    1
CLK(R)->CLK(R)	4.432    */1.468         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.668    1.468/*         0.432/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[5] /SD    1
CLK(R)->CLK(R)	4.432    */1.469         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.432    */1.469         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[4] /SD    1
CLK(R)->CLK(R)	4.432    */1.469         */0.668         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.431    */1.470         */0.669         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.431    */1.471         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][3] /SD    1
CLK(R)->CLK(R)	4.431    */1.471         */0.669         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg/SD    1
CLK(R)->CLK(R)	4.431    */1.473         */0.669         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.705    1.475/*         0.395/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /SD    1
CLK(R)->CLK(R)	4.430    */1.477         */0.670         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.430    */1.477         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][6] /SD    1
CLK(R)->CLK(R)	4.704    1.478/*         0.396/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.430    */1.478         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][6] /SD    1
MEMCLK(F)->MEMCLK(F)	17.664   1.479/*         -0.064/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /D    1
CLK(R)->CLK(R)	4.429    */1.480         */0.671         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[5] /SD    1
CLK(R)->CLK(R)	4.429    */1.480         */0.671         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.429    */1.480         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][0] /SD    1
CLK(R)->CLK(R)	4.429    */1.482         */0.671         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.696    1.483/*         0.404/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /SD    1
CLK(R)->CLK(R)	4.429    */1.483         */0.671         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[1] /SD    1
CLK(R)->CLK(R)	4.429    */1.484         */0.671         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.428    */1.485         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][0] /SD    1
CLK(R)->CLK(R)	4.428    */1.487         */0.672         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg/SD    1
CLK(R)->CLK(R)	4.428    */1.488         */0.672         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[1] /SD    1
CLK(R)->CLK(R)	4.428    */1.489         */0.672         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.689    1.489/*         0.411/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[2] /SD    1
CLK(R)->CLK(R)	4.427    */1.492         */0.673         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[6] /SD    1
CLK(F)->CLK(F)	30.459   1.495/*         -0.359/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[0][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.426    */1.496         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /SD    1
CLK(R)->CLK(R)	4.662    1.496/*         0.438/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /SD    1
CLK(R)->CLK(R)	4.426    */1.496         */0.674         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.425    */1.499         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.425    */1.499         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][2] /SD    1
CLK(R)->CLK(R)	4.426    */1.499         */0.674         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.700    1.499/*         0.400/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/lcall_hardware_flag_reg/SD    1
CLK(R)->CLK(R)	4.425    */1.500         */0.675         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg/SD    1
CLK(F)->CLK(F)	30.477   1.504/*         -0.377/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[2] /D    1
CLK(R)->CLK(R)	4.424    */1.507         */0.676         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[4] /SD    1
CLK(F)->CLK(F)	30.457   1.508/*         -0.357/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[1][0] /D    1
CLK(R)->CLK(R)	4.423    */1.512         */0.677         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[4] /SD    1
CLK(R)->CLK(R)	4.423    */1.512         */0.677         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.423    */1.513         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.423    */1.513         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][4] /SD    1
CLK(R)->CLK(R)	4.422    */1.516         */0.678         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.422    */1.517         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.636    1.518/*         0.464/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][6] /SD    1
CLK(R)->CLK(R)	4.422    */1.518         */0.678         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[4] /SD    1
CLK(R)->CLK(R)	4.422    */1.518         */0.678         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.421    */1.522         */0.679         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.421    */1.523         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][6] /SD    1
CLK(R)->CLK(R)	4.421    */1.524         */0.679         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.420    */1.526         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][7] /SD    1
CLK(R)->CLK(R)	4.681    1.526/*         0.419/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[7] /SD    1
CLK(R)->CLK(R)	4.420    */1.527         */0.680         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.420    */1.528         */0.680         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.803    1.528/*         0.297/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /D    1
CLK(R)->CLK(R)	4.419    */1.529         */0.681         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.419    */1.530         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][7] /SD    1
CLK(R)->CLK(R)	4.419    */1.531         */0.681         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.419    */1.532         */0.681         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[5] /SD    1
CLK(F)->CLK(F)	30.466   1.532/*         -0.366/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.418    */1.535         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][4] /SD    1
CLK(R)->CLK(R)	4.418    */1.536         */0.682         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg/SD    1
CLK(R)->CLK(R)	4.418    */1.537         */0.682         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.418    */1.538         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][2] /SD    1
CLK(R)->CLK(R)	4.417    */1.543         */0.683         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.417    */1.543         */0.683         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.416    */1.544         */0.684         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[6] /SD    1
CLK(R)->CLK(R)	4.416    */1.545         */0.684         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.416    */1.546         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.416    */1.547         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.632    1.549/*         0.468/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.415    */1.551         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.685    1.551/*         0.415/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /SD    1
MEMCLK(R)->MEMCLK(R)	4.414    */1.552         */0.686         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][1] /SD    1
CLK(R)->CLK(R)	4.414    */1.554         */0.686         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.414    */1.556         */0.686         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.413    */1.557         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][5] /SD    1
CLK(F)->CLK(F)	30.447   1.557/*         -0.347/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[2] /D    1
CLK(R)->CLK(R)	4.413    */1.559         */0.687         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[18] /SD    1
MEMCLK(R)->MEMCLK(R)	4.413    */1.560         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][1] /SD    1
CLK(R)->CLK(R)	4.413    */1.560         */0.687         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg/SD    1
CLK(R)->CLK(R)	4.413    */1.560         */0.687         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.412    */1.562         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.412    */1.562         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][1] /SD    1
CLK(R)->CLK(R)	4.412    */1.562         */0.688         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.412    */1.564         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.412    */1.565         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.411    */1.567         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.411    */1.568         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.411    */1.568         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.411    */1.569         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][5] /SD    1
CLK(R)->CLK(R)	4.411    */1.570         */0.689         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg/SD    1
CLK(R)->CLK(R)	4.731    */1.571         */0.369         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.410    */1.572         */0.690         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][6] /SD    1
CLK(R)->CLK(R)	4.410    */1.572         */0.690         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[0] /SD    1
CLK(R)->CLK(R)	4.410    */1.574         */0.690         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[1] /SD    1
CLK(F)->CLK(F)	30.459   1.574/*         -0.359/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[0][0] /D    1
CLK(F)->CLK(F)	30.439   1.576/*         -0.339/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][0] /D    1
CLK(F)->CLK(F)	29.988   1.576/*         0.112/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.409    */1.576         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.409    */1.577         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.409    */1.577         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][2] /SD    1
CLK(R)->CLK(R)	4.409    */1.578         */0.691         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.408    */1.580         */0.692         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.409    */1.580         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][7] /SD    1
CLK(R)->CLK(R)	4.408    */1.581         */0.692         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.646    1.582/*         0.454/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][2] /SD    1
CLK(R)->CLK(R)	4.408    */1.582         */0.692         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.408    */1.582         */0.692         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.407    */1.585         */0.693         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.407    */1.586         */0.693         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][7] /SD    1
MEMCLK(F)->MEMCLK(F)	17.524   1.586/*         0.076/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /SD    1
MEMCLK(R)->MEMCLK(R)	4.623    1.587/*         0.477/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][2] /SD    1
CLK(R)->CLK(R)	4.407    */1.587         */0.693         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.629    1.588/*         0.471/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.407    */1.588         */0.693         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /SD    1
MEMCLK(R)->MEMCLK(R)	4.407    */1.589         */0.693         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][7] /SD    1
CLK(R)->CLK(R)	4.406    */1.590         */0.694         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.406    */1.592         */0.694         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.405    */1.593         */0.695         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][0] /SD    1
CLK(R)->CLK(R)	4.406    */1.593         */0.694         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.405    */1.594         */0.695         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.405    */1.594         */0.695         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][4] /SD    1
CLK(R)->CLK(R)	4.405    */1.595         */0.695         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[5] /SD    1
CLK(R)->CLK(R)	4.404    */1.595         */0.696         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.405    */1.597         */0.695         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][3] /SD    1
CLK(R)->CLK(R)	4.404    */1.599         */0.696         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[21] /SD    1
MEMCLK(R)->MEMCLK(R)	4.627    1.600/*         0.473/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][7] /SD    1
CLK(R)->CLK(R)	4.404    */1.601         */0.696         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.404    */1.601         */0.696         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][7] /SD    1
CLK(R)->CLK(R)	4.404    */1.601         */0.696         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.404    */1.601         */0.696         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][2] /SD    1
CLK(R)->CLK(R)	4.403    */1.603         */0.697         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.403    */1.605         */0.697         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.619    1.606/*         0.481/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.619    1.608/*         0.481/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.403    */1.608         */0.697         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[12] /SD    1
CLK(F)->CLK(F)	29.974   1.609/*         0.126/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[5] /SD    1
CLK(R)->CLK(R)	4.402    */1.610         */0.698         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.402    */1.610         */0.698         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][2] /SD    1
CLK(R)->CLK(R)	4.402    */1.610         */0.698         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.402    */1.612         */0.698         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.402    */1.612         */0.698         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.624    1.613/*         0.476/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][4] /SD    1
CLK(R)->CLK(R)	4.401    */1.614         */0.699         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg/SD    1
CLK(R)->CLK(R)	4.401    */1.615         */0.699         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[20] /SD    1
MEMCLK(R)->MEMCLK(R)	4.401    */1.615         */0.699         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.401    */1.616         */0.699         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.401    */1.617         */0.699         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][4] /SD    1
CLK(R)->CLK(R)	4.400    */1.618         */0.700         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.400    */1.619         */0.700         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][5] /SD    1
CLK(R)->CLK(R)	4.400    */1.620         */0.700         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[8] /SD    1
MEMCLK(R)->MEMCLK(R)	4.400    */1.620         */0.700         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.400    */1.621         */0.700         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][3] /SD    1
CLK(F)->CLK(F)	29.959   1.623/*         0.141/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/reset_aux_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.399    */1.624         */0.701         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.399    */1.625         */0.701         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.399    */1.625         */0.701         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.398    */1.627         */0.702         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.398    */1.630         */0.702         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.397    */1.632         */0.703         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][3] /SD    1
CLK(R)->CLK(R)	4.618    1.633/*         0.482/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg/SD    1
CLK(R)->CLK(R)	4.397    */1.635         */0.703         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[12] /SD    1
CLK(R)->CLK(R)	4.396    */1.637         */0.704         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[13] /SD    1
MEMCLK(R)->MEMCLK(R)	4.396    */1.639         */0.704         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.395    */1.640         */0.705         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.395    */1.640         */0.705         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.395    */1.641         */0.705         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][5] /SD    1
CLK(R)->CLK(R)	4.395    */1.641         */0.705         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg/SD    1
CLK(R)->CLK(R)	4.395    */1.643         */0.705         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[19] /SD    1
MEMCLK(R)->MEMCLK(R)	4.613    1.643/*         0.487/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.610    1.644/*         0.490/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][7] /SD    1
CLK(R)->CLK(R)	4.395    */1.645         */0.705         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[1] /SD    1
CLK(R)->CLK(R)	4.394    */1.645         */0.706         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.645         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.645         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.646         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.646         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][0] /SD    1
CLK(R)->CLK(R)	4.394    */1.647         */0.706         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[9] /SD    1
CLK(R)->CLK(R)	4.394    */1.647         */0.706         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[16] /SD    1
CLK(R)->CLK(R)	4.394    */1.647         */0.706         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.647         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.647         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][3] /SD    1
CLK(R)->CLK(R)	4.394    */1.648         */0.706         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.394    */1.649         */0.706         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][4] /SD    1
CLK(R)->CLK(R)	4.393    */1.650         */0.707         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[1] /SD    1
CLK(R)->CLK(R)	4.393    */1.650         */0.707         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.393    */1.651         */0.707         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.393    */1.651         */0.707         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][1] /SD    1
CLK(R)->CLK(R)	4.644    1.652/*         0.456/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[5] /SD    1
CLK(R)->CLK(R)	4.393    */1.652         */0.707         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.393    */1.653         */0.707         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][0] /SD    1
CLK(R)->CLK(R)	4.392    */1.656         */0.708         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[3] /SD    1
CLK(R)->CLK(R)	4.392    */1.656         */0.708         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[1] /SD    1
MEMCLK(F)->MEMCLK(F)	17.657   1.657/*         -0.057/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /D    1
CLK(R)->CLK(R)	4.392    */1.657         */0.708         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.391    */1.660         */0.709         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][5] /SD    1
CLK(R)->CLK(R)	4.391    */1.660         */0.709         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[1] /SD    1
CLK(R)->CLK(R)	4.391    */1.661         */0.709         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg/SD    1
CLK(R)->CLK(R)	4.391    */1.662         */0.709         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[22] /SD    1
CLK(R)->CLK(R)	4.390    */1.663         */0.710         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[10] /SD    1
CLK(R)->CLK(R)	4.641    1.665/*         0.459/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /SD    1
CLK(R)->CLK(R)	4.389    */1.665         */0.711         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.613    1.665/*         0.487/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.628    1.666/*         0.472/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.390    */1.667         */0.710         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.389    */1.669         */0.711         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][0] /SD    1
CLK(R)->CLK(R)	4.389    */1.669         */0.711         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[19] /SD    1
MEMCLK(R)->MEMCLK(R)	4.606    1.669/*         0.494/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.608    1.670/*         0.492/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][1] /SD    1
CLK(R)->CLK(R)	4.388    */1.672         */0.712         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.389    */1.672         */0.711         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.388    */1.672         */0.712         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.605    1.672/*         0.495/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.388    */1.673         */0.712         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.388    */1.673         */0.712         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][4] /SD    1
CLK(R)->CLK(R)	4.388    */1.673         */0.712         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_idle_o_reg/SD    1
CLK(R)->CLK(R)	4.387    */1.674         */0.713         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg/SD    1
CLK(R)->CLK(R)	4.388    */1.674         */0.712         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.610    1.674/*         0.490/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][1] /SD    1
CLK(R)->CLK(R)	4.388    */1.675         */0.712         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[6] /SD    1
CLK(R)->CLK(R)	4.606    1.675/*         0.494/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_rdy_o_reg/SD    1
CLK(R)->CLK(R)	4.388    */1.675         */0.712         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[18] /SD    1
MEMCLK(R)->MEMCLK(R)	4.604    1.677/*         0.496/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][4] /SD    1
CLK(R)->CLK(R)	4.387    */1.677         */0.713         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.610    1.678/*         0.490/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.611    1.681/*         0.489/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][4] /SD    1
CLK(F)->CLK(F)	29.948   1.681/*         0.152/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[6] /SD    1
CLK(R)->CLK(R)	4.590    */1.684         */0.510         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.386    */1.684         */0.714         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.386    */1.685         */0.714         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.386    */1.686         */0.714         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[10] /SD    1
MEMCLK(R)->MEMCLK(R)	4.385    */1.686         */0.715         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][0] /SD    1
CLK(R)->CLK(R)	4.640    1.688/*         0.460/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[0] /SD    1
CLK(R)->CLK(R)	4.385    */1.688         */0.715         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.384    */1.691         */0.716         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.384    */1.693         */0.716         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][0] /SD    1
CLK(R)->CLK(R)	4.384    */1.694         */0.716         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[2] /SD    1
CLK(F)->CLK(F)	30.469   1.695/*         -0.369/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][1] /D    1
CLK(R)->CLK(R)	4.383    */1.695         */0.717         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[0] /SD    1
CLK(R)->CLK(R)	4.384    */1.695         */0.716         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg/SD    1
CLK(F)->CLK(F)	29.947   1.696/*         0.153/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.383    */1.696         */0.717         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][3] /SD    1
CLK(R)->CLK(R)	4.383    */1.697         */0.717         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[5] /SD    1
CLK(R)->CLK(R)	4.383    */1.698         */0.717         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[9] /SD    1
CLK(R)->CLK(R)	4.479    */1.699         */0.621         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg/D    1
MEMCLK(F)->MEMCLK(F)	17.654   1.701/*         -0.054/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /D    1
CLK(R)->CLK(R)	4.382    */1.701         */0.718         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[4] /SD    1
CLK(R)->CLK(R)	4.382    */1.704         */0.718         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.604    1.704/*         0.496/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.382    */1.705         */0.718         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][7] /SD    1
CLK(R)->CLK(R)	4.587    */1.705         */0.513         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.606    1.706/*         0.494/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][2] /SD    1
CLK(R)->CLK(R)	4.801    1.707/*         0.299/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.381    */1.707         */0.719         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][1] /SD    1
CLK(R)->CLK(R)	4.381    */1.708         */0.719         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[3] /SD    1
CLK(R)->CLK(R)	4.381    */1.709         */0.719         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.380    */1.709         */0.720         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][7] /SD    1
CLK(R)->CLK(R)	4.632    1.709/*         0.468/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[3] /SD    1
CLK(R)->CLK(R)	4.380    */1.709         */0.720         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[3] /SD    1
CLK(R)->CLK(R)	4.380    */1.709         */0.720         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg/SD    1
CLK(R)->CLK(R)	4.380    */1.711         */0.720         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[1] /SD    1
CLK(R)->CLK(R)	4.380    */1.711         */0.720         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.380    */1.712         */0.720         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.379    */1.714         */0.721         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][7] /SD    1
CLK(R)->CLK(R)	4.379    */1.714         */0.721         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg/SD    1
CLK(R)->CLK(R)	4.379    */1.716         */0.721         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.379    */1.716         */0.721         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][1] /SD    1
MEMCLK(F)->MEMCLK(F)	17.491   1.717/*         0.109/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /SD    1
CLK(R)->CLK(R)	4.780    1.717/*         0.320/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */1.717         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.379    */1.718         */0.721         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][2] /SD    1
CLK(R)->CLK(R)	4.379    */1.719         */0.721         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[1] /SD    1
CLK(R)->CLK(R)	4.378    */1.719         */0.722         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[8] /SD    1
CLK(R)->CLK(R)	4.378    */1.721         */0.722         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[0] /SD    1
CLK(R)->CLK(R)	4.378    */1.721         */0.722         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[4] /SD    1
CLK(R)->CLK(R)	4.378    */1.721         */0.722         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.598    1.726/*         0.502/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][3] /SD    1
CLK(R)->CLK(R)	4.592    */1.726         */0.508         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[1] /D    1
CLK(R)->CLK(R)	4.377    */1.728         */0.723         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[4] /SD    1
CLK(R)->CLK(R)	4.376    */1.729         */0.724         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[1] /SD    1
CLK(R)->CLK(R)	4.376    */1.729         */0.724         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.376    */1.730         */0.724         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.376    */1.731         */0.724         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.376    */1.731         */0.724         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][5] /SD    1
CLK(R)->CLK(R)	4.376    */1.732         */0.724         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.615    1.732/*         0.485/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[7] /SD    1
MEMCLK(F)->MEMCLK(F)	17.491   1.733/*         0.109/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /SD    1
CLK(R)->CLK(R)	4.376    */1.733         */0.724         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[12] /SD    1
CLK(R)->CLK(R)	4.597    1.735/*         0.503/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_na_o_reg/SD    1
CLK(R)->CLK(R)	4.375    */1.735         */0.725         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[5] /SD    1
MEMCLK(R)->CLK(F)	5.170    1.736/*         -0.070/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[0] /D    1
CLK(F)->CLK(F)	29.952   1.736/*         0.148/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[2] /SD    1
CLK(R)->CLK(R)	4.375    */1.736         */0.725         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[3] /SD    1
CLK(R)->CLK(R)	4.374    */1.737         */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[14] /SD    1
CLK(R)->CLK(R)	4.374    */1.738         */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[17] /SD    1
CLK(R)->CLK(R)	4.374    */1.738         */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.374    */1.740         */0.726         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.373    */1.741         */0.727         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.590    1.742/*         0.510/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][7] /SD    1
CLK(R)->CLK(R)	4.373    */1.742         */0.727         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[3] /SD    1
CLK(F)->CLK(F)	30.468   1.743/*         -0.368/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.373    */1.743         */0.727         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][1] /SD    1
CLK(R)->CLK(R)	4.373    */1.743         */0.727         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.373    */1.744         */0.727         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[23] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */1.745         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][5] /D    1
CLK(R)->CLK(R)	4.373    */1.746         */0.727         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[1] /SD    1
CLK(R)->CLK(R)	4.591    */1.746         */0.509         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg/D    1
CLK(R)->CLK(R)	4.372    */1.747         */0.728         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[0] /SD    1
CLK(R)->CLK(R)	4.372    */1.748         */0.728         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[11] /SD    1
CLK(R)->CLK(R)	4.705    */1.748         */0.395         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_cm_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.372    */1.748         */0.728         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][4] /SD    1
CLK(R)->CLK(R)	4.372    */1.750         */0.728         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[1] /SD    1
CLK(R)->CLK(R)	4.371    */1.750         */0.729         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg/SD    1
CLK(R)->CLK(R)	4.371    */1.754         */0.729         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[21] /SD    1
MEMCLK(R)->MEMCLK(R)	4.370    */1.754         */0.730         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][5] /SD    1
CLK(R)->CLK(R)	4.370    */1.754         */0.730         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[7] /SD    1
CLK(R)->MEMCLK(R)	4.808    1.755/*         0.292/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][5] /D    1
CLK(R)->CLK(R)	4.370    */1.756         */0.730         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.589    1.757/*         0.511/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.595    1.757/*         0.505/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][5] /SD    1
CLK(R)->CLK(R)	4.370    */1.758         */0.730         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[2] /SD    1
MEMCLK(R)->CLK(F)	5.178    1.758/*         -0.077/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[4] /D    1
CLK(R)->CLK(R)	4.369    */1.759         */0.731         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[0] /SD    1
CLK(R)->CLK(R)	4.369    */1.759         */0.731         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[0] /SD    1
CLK(R)->CLK(R)	4.369    */1.760         */0.731         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[8] /SD    1
CLK(R)->CLK(R)	4.369    */1.760         */0.731         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[0] /SD    1
CLK(R)->CLK(R)	4.369    */1.760         */0.731         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.595    1.761/*         0.505/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.369    */1.761         */0.731         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.587    1.762/*         0.513/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[3] /SD    1
CLK(R)->CLK(R)	4.790    1.762/*         0.310/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[2] /D    1
CLK(R)->CLK(R)	4.594    */1.763         */0.506         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[0] /D    1
CLK(R)->MEMCLK(R)	4.811    1.765/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][7] /D    1
CLK(R)->CLK(R)	4.367    */1.766         */0.733         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[16] /SD    1
CLK(R)->CLK(R)	4.367    */1.766         */0.733         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[23] /SD    1
CLK(R)->CLK(R)	4.367    */1.767         */0.733         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.367    */1.768         */0.733         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][4] /SD    1
CLK(R)->CLK(R)	4.367    */1.770         */0.733         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.594    1.770/*         0.506/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][7] /SD    1
MEMCLK(F)->MEMCLK(F)	17.452   1.771/*         0.148/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /SD    1
MEMCLK(R)->MEMCLK(R)	4.366    */1.772         */0.734         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][3] /SD    1
CLK(R)->CLK(R)	4.366    */1.773         */0.734         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[9] /SD    1
CLK(R)->CLK(R)	4.366    */1.773         */0.734         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[0] /SD    1
CLK(R)->CLK(R)	4.365    */1.773         */0.735         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[2] /SD    1
CLK(R)->CLK(R)	4.365    */1.774         */0.735         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[0] /SD    1
CLK(R)->MEMCLK(R)	4.719    */1.777         */0.381         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][2] /D    1
CLK(R)->CLK(R)	4.788    1.780/*         0.312/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.364    */1.783         */0.736         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][4] /SD    1
CLK(R)->CLK(R)	4.363    */1.783         */0.737         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[0] /SD    1
CLK(R)->MEMCLK(R)	4.813    1.783/*         0.287/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][6] /D    1
CLK(R)->CLK(R)	4.363    */1.784         */0.737         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[5] /SD    1
CLK(R)->CLK(R)	4.363    */1.785         */0.737         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[4] /SD    1
MEMCLK(F)->MEMCLK(F)	17.747   1.786/*         -0.147/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /D    1
MEMCLK(R)->MEMCLK(R)	4.581    1.786/*         0.519/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][3] /SD    1
CLK(R)->CLK(R)	4.362    */1.789         */0.738         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[7] /SD    1
CLK(R)->CLK(R)	4.361    */1.790         */0.739         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[5] /SD    1
CLK(R)->CLK(R)	4.361    */1.791         */0.739         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[17] /SD    1
CLK(R)->CLK(R)	4.791    1.791/*         0.309/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /D    1
CLK(R)->CLK(R)	4.803    1.792/*         0.297/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    1.792/*         0.511/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][7] /SD    1
CLK(R)->CLK(R)	4.360    */1.794         */0.740         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[8] /SD    1
MEMCLK(R)->MEMCLK(R)	4.360    */1.794         */0.740         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][5] /SD    1
CLK(R)->CLK(R)	4.360    */1.796         */0.740         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg/SD    1
CLK(R)->CLK(R)	4.359    */1.797         */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.579    1.797/*         0.521/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][1] /SD    1
CLK(R)->CLK(R)	4.359    */1.799         */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[3] /SD    1
CLK(R)->CLK(R)	4.359    */1.799         */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.359    */1.799         */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.358    */1.802         */0.742         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][6] /SD    1
CLK(R)->CLK(R)	4.358    */1.805         */0.742         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.357    */1.806         */0.743         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.597    */1.806         */0.503         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][4] /D    1
CLK(R)->CLK(R)	4.357    */1.807         */0.743         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg/SD    1
CLK(R)->CLK(R)	4.357    */1.810         */0.743         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[6] /SD    1
CLK(R)->CLK(R)	4.601    */1.814         */0.499         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.355    */1.816         */0.745         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][5] /SD    1
CLK(R)->MEMCLK(R)	4.810    1.816/*         0.290/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.355    */1.816         */0.745         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.354    */1.819         */0.746         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][6] /SD    1
CLK(R)->CLK(R)	4.354    */1.820         */0.746         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg/SD    1
CLK(R)->CLK(R)	4.352    */1.827         */0.748         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[1] /SD    1
CLK(R)->CLK(R)	4.352    */1.827         */0.748         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[9] /SD    1
MEMCLK(R)->MEMCLK(R)	4.571    1.828/*         0.529/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][5] /SD    1
MEMCLK(F)->MEMCLK(F)	17.677   1.832/*         -0.077/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.350    */1.836         */0.750         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][7] /SD    1
CLK(R)->CLK(R)	4.583    */1.840         */0.517         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.578    1.840/*         0.522/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][6] /SD    1
CLK(R)->MEMCLK(R)	4.812    1.842/*         0.288/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][5] /D    1
CLK(R)->CLK(R)	4.348    */1.843         */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[6] /SD    1
CLK(R)->CLK(R)	4.348    */1.843         */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[22] /SD    1
CLK(R)->CLK(R)	4.348    */1.843         */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[20] /SD    1
CLK(R)->CLK(R)	4.786    1.845/*         0.314/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[1] /D    1
CLK(R)->CLK(R)	4.347    */1.847         */0.753         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[1] /SD    1
CLK(R)->CLK(R)	4.789    1.850/*         0.311/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg/D    1
CLK(R)->CLK(R)	4.345    */1.853         */0.755         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[7] /SD    1
CLK(R)->CLK(R)	4.345    */1.853         */0.755         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg/SD    1
CLK(R)->CLK(R)	4.808    1.855/*         0.292/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg/D    1
CLK(R)->CLK(R)	4.345    */1.856         */0.755         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[15] /SD    1
CLK(R)->CLK(R)	4.787    1.857/*         0.313/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[4] /D    1
CLK(R)->MEMCLK(R)	4.809    1.857/*         0.291/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.567    1.858/*         0.533/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[2] /SD    1
CLK(R)->MEMCLK(R)	4.793    1.859/*         0.307/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][3] /D    1
CLK(R)->MEMCLK(R)	4.813    1.859/*         0.287/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.569    1.862/*         0.531/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.343    */1.863         */0.757         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /SD    1
CLK(R)->MEMCLK(R)	4.812    1.867/*         0.288/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][4] /D    1
CLK(R)->CLK(R)	4.341    */1.870         */0.759         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[1] /SD    1
MEMCLK(R)->CLK(R)	4.778    1.870/*         0.322/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[4] /D    1
CLK(R)->CLK(R)	4.341    */1.871         */0.759         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[1] /SD    1
CLK(R)->CLK(R)	4.341    */1.871         */0.759         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[2] /SD    1
CLK(R)->MEMCLK(R)	4.812    1.871/*         0.288/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */1.872         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][2] /D    1
CLK(R)->CLK(R)	4.783    1.872/*         0.317/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /D    1
CLK(R)->CLK(R)	4.774    1.872/*         0.326/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[0] /D    1
CLK(R)->MEMCLK(R)	4.799    1.873/*         0.301/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][6] /D    1
CLK(R)->MEMCLK(R)	4.803    1.875/*         0.297/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.340    */1.875         */0.760         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][5] /SD    1
CLK(R)->MEMCLK(R)	4.811    1.875/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][6] /D    1
CLK(R)->CLK(R)	4.764    1.876/*         0.336/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[0] /D    1
CLK(R)->CLK(R)	4.340    */1.877         */0.760         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[1] /SD    1
CLK(R)->MEMCLK(R)	4.811    1.878/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][3] /D    1
CLK(R)->MEMCLK(R)	4.810    1.880/*         0.290/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.338    */1.881         */0.762         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.339    */1.881         */0.761         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.566    1.882/*         0.534/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][5] /SD    1
CLK(R)->MEMCLK(R)	4.807    1.883/*         0.293/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][7] /D    1
CLK(R)->CLK(R)	4.338    */1.886         */0.762         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg/SD    1
CLK(R)->CLK(R)	4.336    */1.890         */0.764         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[2] /SD    1
CLK(R)->CLK(R)	4.336    */1.890         */0.764         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.336    */1.891         */0.764         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][0] /SD    1
CLK(R)->CLK(R)	4.336    */1.892         */0.764         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg/SD    1
CLK(R)->CLK(R)	4.578    */1.898         */0.522         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg/D    1
CLK(F)->CLK(F)	30.453   1.899/*         -0.353/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[3] /D    1
CLK(R)->MEMCLK(R)	4.807    1.902/*         0.293/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][6] /D    1
CLK(R)->CLK(R)	4.333    */1.903         */0.767         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[3] /SD    1
CLK(R)->CLK(R)	4.631    1.903/*         0.469/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.676    */1.904         */0.424         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][1] /D    1
CLK(R)->MEMCLK(R)	4.805    1.905/*         0.295/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.332    */1.907         */0.768         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][2] /SD    1
CLK(R)->MEMCLK(R)	4.804    1.909/*         0.296/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.332    */1.910         */0.768         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][5] /SD    1
CLK(R)->CLK(R)	4.331    */1.910         */0.769         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.346    */1.910         */0.754         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][4] /SD    1
CLK(R)->CLK(R)	4.332    */1.910         */0.768         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.578    1.911/*         0.522/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[4] /SD    1
CLK(R)->CLK(R)	4.578    1.911/*         0.522/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg/SD    1
CLK(R)->CLK(R)	4.331    */1.911         */0.769         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[6] /SD    1
MEMCLK(R)->CLK(F)	5.184    1.912/*         -0.084/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[7] /D    1
CLK(R)->MEMCLK(R)	4.807    1.913/*         0.293/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][4] /D    1
CLK(R)->CLK(R)	4.330    */1.914         */0.770         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[14] /SD    1
CLK(R)->MEMCLK(R)	4.804    1.914/*         0.296/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][2] /D    1
CLK(R)->MEMCLK(R)	4.800    1.914/*         0.300/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.330    */1.915         */0.770         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_status_reg/SD    1
CLK(R)->CLK(R)	4.330    */1.915         */0.770         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[4] /SD    1
CLK(R)->CLK(R)	4.570    */1.916         */0.530         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg/D    1
CLK(R)->CLK(R)	4.329    */1.917         */0.771         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[15] /SD    1
MEMCLK(R)->MEMCLK(R)	4.808    1.919/*         0.292/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.713    */1.919         */0.387         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.329    */1.920         */0.771         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][5] /SD    1
CLK(F)->CLK(F)	30.167   1.922/*         -0.067/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.552    1.922/*         0.548/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.327    */1.924         */0.773         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.574    1.929/*         0.526/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[0] /SD    1
CLK(R)->CLK(R)	4.326    */1.930         */0.774         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.803    1.932/*         0.297/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][5] /D    1
CLK(R)->CLK(R)	4.585    */1.932         */0.515         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.325    */1.933         */0.775         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.325    */1.933         */0.775         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][1] /SD    1
CLK(R)->CLK(R)	4.326    */1.933         */0.774         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[2] /SD    1
CLK(R)->MEMCLK(R)	4.809    1.933/*         0.291/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][0] /D    1
CLK(R)->CLK(R)	4.326    */1.933         */0.774         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[6] /SD    1
CLK(R)->CLK(R)	4.325    */1.936         */0.775         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[11] /SD    1
CLK(R)->MEMCLK(R)	4.803    1.937/*         0.297/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.550    1.937/*         0.550/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[1] /SD    1
CLK(R)->CLK(R)	4.779    1.938/*         0.321/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[0] /D    1
CLK(R)->CLK(R)	4.586    */1.939         */0.514         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[2] /D    1
CLK(R)->CLK(R)	4.775    1.940/*         0.325/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[3] /D    1
CLK(R)->MEMCLK(R)	4.587    */1.942         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][3] /D    1
CLK(F)->CLK(F)	30.442   1.942/*         -0.342/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[1] /D    1
MEMCLK(R)->CLK(F)	5.149    1.943/*         -0.049/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */1.944         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][1] /D    1
CLK(R)->CLK(R)	4.323    */1.944         */0.777         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[2] /SD    1
CLK(R)->CLK(R)	4.320    */1.946         */0.780         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[10] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */1.946         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][1] /D    1
CLK(R)->MEMCLK(R)	4.593    */1.949         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.321    */1.950         */0.779         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.321    */1.950         */0.779         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.339    */1.951         */0.761         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.321    */1.951         */0.779         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */1.952         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.320    */1.953         */0.780         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][3] /SD    1
CLK(R)->MEMCLK(R)	4.586    */1.955         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][6] /D    1
CLK(R)->CLK(R)	4.592    */1.955         */0.508         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[0] /D    1
CLK(R)->MEMCLK(R)	4.578    */1.956         */0.522         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */1.956         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][2] /D    1
CLK(R)->MEMCLK(R)	4.591    */1.958         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.319    */1.958         */0.781         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][6] /SD    1
CLK(R)->MEMCLK(R)	4.589    */1.958         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.318    */1.959         */0.782         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.319    */1.961         */0.781         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][5] /SD    1
CLK(R)->MEMCLK(R)	4.593    */1.961         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.775    1.962/*         0.325/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.318    */1.962         */0.782         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][4] /SD    1
CLK(R)->CLK(R)	4.620    1.963/*         0.480/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] /SD    1
CLK(R)->MEMCLK(R)	4.591    */1.963         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.317    */1.963         */0.783         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][1] /SD    1
CLK(R)->CLK(R)	4.596    */1.965         */0.504         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg/D    1
CLK(R)->MEMCLK(R)	4.593    */1.965         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][4] /D    1
CLK(R)->MEMCLK(R)	4.590    */1.971         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][2] /D    1
MEMCLK(F)->MEMCLK(F)	17.764   1.972/*         -0.164/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /D    1
MEMCLK(F)->MEMCLK(F)	17.629   1.972/*         -0.029/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.316    */1.972         */0.784         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][3] /SD    1
CLK(R)->MEMCLK(R)	4.589    */1.972         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.543    1.974/*         0.557/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.315    */1.974         */0.785         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.311    */1.976         */0.789         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][3] /SD    1
CLK(R)->CLK(R)	4.768    1.977/*         0.332/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[0] /D    1
CLK(R)->CLK(R)	4.580    */1.978         */0.520         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg/D    1
CLK(R)->MEMCLK(R)	4.593    */1.978         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.313    */1.979         */0.787         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.313    */1.980         */0.787         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.593    */1.980         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][5] /D    1
CLK(R)->MEMCLK(R)	4.581    */1.980         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][0] /D    1
CLK(R)->MEMCLK(R)	4.592    */1.981         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.313    */1.982         */0.787         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][6] /SD    1
CLK(R)->MEMCLK(R)	4.581    */1.983         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.312    */1.984         */0.788         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][6] /SD    1
MEMCLK(R)->CLK(F)	5.183    1.985/*         -0.083/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.309    */1.985         */0.791         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.593    */1.985         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][7] /D    1
CLK(R)->MEMCLK(R)	4.591    */1.986         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.312    */1.987         */0.788         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][3] /SD    1
CLK(R)->CLK(R)	4.595    */1.987         */0.505         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg/D    1
CLK(R)->MEMCLK(R)	4.589    */1.987         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.306    */1.988         */0.794         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][6] /SD    1
CLK(R)->CLK(R)	4.312    */1.988         */0.788         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[6] /SD    1
CLK(R)->MEMCLK(R)	4.579    */1.988         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][2] /D    1
CLK(R)->MEMCLK(R)	4.588    */1.989         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.539    1.989/*         0.561/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.311    */1.990         */0.789         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][1] /SD    1
CLK(R)->CLK(R)	4.595    */1.991         */0.505         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.323    */1.991         */0.777         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */1.992         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.310    */1.992         */0.790         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.586    */1.994         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][1] /D    1
CLK(R)->MEMCLK(R)	4.581    */1.995         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */1.995         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][2] /D    1
CLK(R)->CLK(R)	4.779    1.997/*         0.321/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.309    */1.999         */0.791         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.309    */1.999         */0.791         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.000         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.307    */2.004         */0.793         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.006         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][0] /D    1
CLK(F)->CLK(F)	30.442   2.007/*         -0.342/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.007         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.008         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][5] /D    1
CLK(R)->CLK(R)	4.594    */2.008         */0.506         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[1] /D    1
MEMCLK(F)->MEMCLK(F)	17.438   2.008/*         0.162/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /SD    1
CLK(R)->CLK(R)	4.589    */2.008         */0.511         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.302    */2.009         */0.798         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.306    */2.009         */0.794         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][4] /SD    1
CLK(R)->CLK(R)	4.302    */2.012         */0.798         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.305    */2.012         */0.795         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][3] /SD    1
CLK(R)->CLK(R)	4.327    */2.012         */0.773         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[0] /SD    1
CLK(R)->CLK(R)	4.572    */2.013         */0.528         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[2] /D    1
CLK(R)->MEMCLK(R)	4.587    */2.014         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.014         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][3] /D    1
CLK(R)->CLK(R)	4.587    */2.015         */0.513         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.305    */2.017         */0.795         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][1] /SD    1
CLK(R)->MEMCLK(R)	4.587    */2.018         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][0] /D    1
CLK(R)->CLK(R)	4.600    2.019/*         0.500/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[1] /SD    1
CLK(R)->CLK(R)	4.583    */2.019         */0.517         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[4] /D    1
CLK(R)->MEMCLK(R)	4.593    */2.020         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.021         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][2] /D    1
CLK(R)->CLK(R)	4.575    */2.022         */0.525         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg/D    1
CLK(R)->CLK(R)	4.299    */2.023         */0.801         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_0_o_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.299    */2.023         */0.801         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.023         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][5] /D    1
CLK(R)->CLK(R)	4.590    */2.025         */0.510         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[0] /D    1
CLK(R)->CLK(R)	4.800    2.025/*         0.300/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.573    */2.026         */0.527         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.301    */2.030         */0.799         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /SD    1
MEMCLK(F)->MEMCLK(F)	17.753   2.031/*         -0.153/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /D    1
CLK(R)->MEMCLK(R)	4.577    */2.031         */0.523         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.032         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.300    */2.032         */0.800         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.033         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.793    2.034/*         0.307/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.035         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][0] /D    1
CLK(R)->CLK(R)	4.600    2.035/*         0.500/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.299    */2.037         */0.801         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][6] /SD    1
CLK(R)->CLK(R)	4.580    */2.037         */0.520         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.295    */2.038         */0.805         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.299    */2.039         */0.801         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.298    */2.040         */0.802         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.294    */2.041         */0.806         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.530    2.041/*         0.570/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][2] /SD    1
CLK(R)->CLK(R)	4.596    */2.042         */0.504         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.043         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.555    */2.043         */0.545         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][1] /D    1
CLK(F)->CLK(F)	30.455   2.044/*         -0.355/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.046         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.293    */2.047         */0.807         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][2] /SD    1
CLK(R)->MEMCLK(R)	4.589    */2.047         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.721    */2.047         */0.379         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.293    */2.048         */0.807         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.292    */2.049         */0.808         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.292    */2.049         */0.808         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.296    */2.050         */0.804         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.051         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.051         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.051         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][4] /D    1
CLK(F)->CLK(F)	30.169   2.052/*         -0.069/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[0] /SD    1
CLK(R)->CLK(R)	4.581    */2.052         */0.519         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[23] /D    1
CLK(R)->CLK(R)	4.585    */2.052         */0.515         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.526    2.052/*         0.574/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.052         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.053         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.055         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.294    */2.056         */0.806         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.793    2.056/*         0.307/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][4] /D    1
CLK(R)->CLK(R)	4.295    */2.057         */0.805         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.060         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][3] /D    1
CLK(R)->CLK(R)	4.580    */2.061         */0.520         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.293    */2.061         */0.807         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.293    */2.061         */0.807         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][5] /SD    1
MEMCLK(R)->CLK(R)	4.801    2.062/*         0.299/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[3] /D    1
CLK(R)->CLK(R)	4.289    */2.062         */0.811         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.062         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][3] /D    1
CLK(R)->MEMCLK(R)	4.589    */2.063         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][5] /D    1
CLK(R)->CLK(R)	4.786    2.063/*         0.314/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.293    */2.063         */0.807         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.685    */2.064         */0.415         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.292    */2.064         */0.808         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][3] /SD    1
CLK(R)->CLK(R)	4.595    */2.065         */0.505         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.292    */2.065         */0.808         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][6] /SD    1
CLK(R)->CLK(R)	4.583    */2.067         */0.517         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.068         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][1] /D    1
CLK(R)->CLK(R)	4.791    2.068/*         0.309/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.292    */2.068         */0.808         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.291    */2.069         */0.809         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][4] /SD    1
CLK(R)->CLK(R)	4.595    2.071/*         0.505/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.290    */2.072         */0.810         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.072         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][1] /D    1
CLK(R)->CLK(R)	4.588    */2.073         */0.512         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.073         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.074         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][3] /D    1
CLK(R)->CLK(R)	4.595    */2.075         */0.505         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.289    */2.076         */0.811         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.285    */2.077         */0.815         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.288    */2.077         */0.812         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][4] /SD    1
MEMCLK(R)->CLK(R)	4.541    */2.078         */0.559         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[3] /D    1
CLK(R)->CLK(R)	4.783    2.078/*         0.317/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.285    */2.078         */0.815         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.080         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.714    */2.080         */0.386         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.081         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][3] /D    1
CLK(R)->CLK(R)	4.597    */2.081         */0.503         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.081         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.284    */2.082         */0.816         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][4] /SD    1
MEMCLK(R)->CLK(R)	4.797    2.082/*         0.303/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.287    */2.082         */0.813         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.287    */2.084         */0.813         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][5] /SD    1
CLK(R)->MEMCLK(R)	4.585    */2.084         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.084         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][2] /D    1
CLK(R)->CLK(R)	4.596    */2.085         */0.504         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.085         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][6] /D    1
MEMCLK(R)->CLK(R)	4.805    2.086/*         0.295/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[6] /D    1
CLK(R)->CLK(R)	4.714    */2.086         */0.386         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.565    2.087/*         0.535/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /SD    1
MEMCLK(R)->MEMCLK(R)	4.565    2.087/*         0.535/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /SD    1
MEMCLK(F)->MEMCLK(F)	17.432   2.087/*         0.168/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.088         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.286    */2.088         */0.814         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.088         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][4] /D    1
MEMCLK(R)->CLK(R)	4.665    */2.089         */0.435         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.541    */2.090         */0.559         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][0] /D    1
CLK(R)->MEMCLK(R)	4.594    */2.091         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.582    */2.092         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.575    */2.092         */0.525         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.565    2.092/*         0.535/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.094         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][6] /D    1
CLK(R)->CLK(R)	4.592    */2.094         */0.508         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[4] /D    1
CLK(R)->CLK(R)	4.716    */2.094         */0.384         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.280    */2.096         */0.820         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.283    */2.097         */0.817         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][6] /SD    1
CLK(R)->MEMCLK(R)	4.585    */2.097         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.283    */2.098         */0.817         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.283    */2.098         */0.817         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][2] /SD    1
CLK(R)->CLK(R)	4.585    */2.099         */0.515         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[5] /D    1
CLK(R)->CLK(R)	4.589    */2.099         */0.511         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.099         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][5] /D    1
CLK(R)->CLK(R)	4.283    */2.100         */0.817         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg/SD    1
CLK(R)->CLK(R)	4.588    */2.101         */0.512         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.279    */2.101         */0.821         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][0] /SD    1
CLK(R)->CLK(R)	4.582    */2.101         */0.518         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.278    */2.103         */0.822         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][6] /SD    1
CLK(R)->CLK(R)	4.572    */2.104         */0.528         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[17] /D    1
MEMCLK(R)->MEMCLK(R)	4.583    */2.104         */0.517         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.105         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][2] /D    1
CLK(R)->CLK(R)	4.277    */2.105         */0.823         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.281    */2.107         */0.819         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][6] /SD    1
MEMCLK(R)->CLK(R)	4.810    2.108/*         0.290/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.790    2.108/*         0.310/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][3] /D    1
CLK(R)->CLK(R)	4.591    */2.109         */0.509         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.109         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][7] /D    1
CLK(R)->CLK(R)	4.588    */2.110         */0.512         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[3] /D    1
CLK(R)->CLK(R)	4.599    */2.111         */0.501         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.112         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.786    2.112/*         0.314/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.113         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][6] /D    1
MEMCLK(R)->CLK(R)	4.578    */2.113         */0.522         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.279    */2.113         */0.821         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.114         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.114         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.115         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.274    */2.116         */0.826         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.278    */2.116         */0.822         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.278    */2.118         */0.822         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.581    */2.122         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.122         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.122         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.276    */2.123         */0.824         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.276    */2.124         */0.824         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.126         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][1] /D    1
CLK(R)->CLK(R)	4.579    */2.126         */0.521         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[19] /D    1
MEMCLK(R)->MEMCLK(R)	4.275    */2.127         */0.825         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.129         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.129         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][7] /D    1
CLK(R)->CLK(R)	4.586    */2.130         */0.514         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.130         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_status_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.274    */2.130         */0.826         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.130         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.132         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.133         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.717    */2.134         */0.383         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.134         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][2] /D    1
CLK(F)->CLK(F)	30.168   2.135/*         -0.068/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.135         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][7] /D    1
CLK(R)->CLK(R)	4.269    */2.135         */0.831         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[2] /SD    1
CLK(R)->MEMCLK(R)	4.797    2.136/*         0.303/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.572    */2.138         */0.528         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][2] /D    1
CLK(R)->CLK(R)	4.577    */2.139         */0.523         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[21] /D    1
MEMCLK(R)->MEMCLK(R)	4.719    */2.139         */0.381         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.562    2.140/*         0.538/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.573    */2.141         */0.527         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.266    */2.142         */0.834         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.720    */2.142         */0.380         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][7] /D    1
CLK(R)->CLK(R)	4.580    */2.142         */0.520         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[22] /D    1
MEMCLK(R)->MEMCLK(R)	4.271    */2.142         */0.829         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.142         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][7] /D    1
CLK(R)->CLK(R)	4.583    */2.143         */0.517         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.144         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.144         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.266    */2.145         */0.834         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.266    */2.146         */0.834         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.147         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][6] /D    1
CLK(R)->CLK(R)	4.588    */2.147         */0.512         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[6] /D    1
CLK(R)->CLK(R)	4.801    2.148/*         0.299/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[4] /D    1
CLK(R)->CLK(R)	4.596    */2.151         */0.504         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[5] /D    1
CLK(R)->CLK(R)	4.563    */2.154         */0.537         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[17] /D    1
CLK(R)->CLK(R)	4.762    2.154/*         0.338/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.264    */2.157         */0.836         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.158         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][6] /D    1
MEMCLK(F)->MEMCLK(F)	17.719   2.160/*         -0.119/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /D    1
MEMCLK(R)->MEMCLK(R)	4.696    */2.160         */0.404         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.265    */2.160         */0.835         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][7] /SD    1
CLK(R)->CLK(R)	4.265    */2.160         */0.835         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg/SD    1
CLK(F)->CLK(F)	30.177   2.161/*         -0.077/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.266    */2.161         */0.834         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.786    2.161/*         0.314/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][6] /D    1
CLK(R)->CLK(R)	4.592    */2.162         */0.508         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg/D    1
CLK(R)->CLK(R)	4.592    */2.163         */0.508         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[1] /D    1
CLK(R)->CLK(R)	4.581    2.164/*         0.519/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /SD    1
CLK(R)->CLK(R)	4.575    */2.164         */0.525         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[16] /D    1
MEMCLK(R)->MEMCLK(R)	4.790    2.166/*         0.310/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][7] /D    1
CLK(R)->CLK(R)	4.806    2.166/*         0.294/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.166         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.261    */2.166         */0.839         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.262    */2.166         */0.838         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][0] /SD    1
MEMCLK(F)->MEMCLK(F)	17.710   2.167/*         -0.110/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.169         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][6] /D    1
CLK(R)->CLK(R)	4.724    */2.169         */0.376         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/lcall_hardware_flag_reg/D    1
CLK(R)->CLK(R)	4.593    */2.171         */0.507         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.782    2.172/*         0.318/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.793    2.173/*         0.307/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.710    */2.174         */0.390         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][7] /D    1
MEMCLK(R)->CLK(R)	4.802    2.174/*         0.298/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.174         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][1] /D    1
CLK(R)->CLK(R)	4.591    */2.175         */0.509         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[6] /D    1
CLK(R)->CLK(R)	4.261    */2.175         */0.839         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg/SD    1
MEMCLK(R)->MEMCLK(R)	4.261    */2.175         */0.839         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.261    */2.176         */0.839         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.260    */2.177         */0.840         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.584    */2.177         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.178         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.258    */2.178         */0.842         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.508    2.179/*         0.592/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /SD    1
CLK(R)->CLK(R)	4.588    */2.179         */0.512         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.257    */2.180         */0.843         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.259    */2.182         */0.841         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.186         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][2] /D    1
CLK(R)->CLK(R)	4.797    2.187/*         0.303/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.253    */2.189         */0.847         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.190         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.258    */2.191         */0.842         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][0] /SD    1
CLK(R)->CLK(R)	4.808    2.192/*         0.292/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.193         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.253    */2.196         */0.847         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][2] /SD    1
CLK(R)->CLK(R)	4.581    */2.196         */0.519         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[9] /D    1
MEMCLK(R)->MEMCLK(R)	4.253    */2.196         */0.847         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][2] /SD    1
CLK(R)->CLK(R)	4.792    2.197/*         0.308/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg/D    1
CLK(R)->CLK(R)	4.592    */2.197         */0.508         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.790    2.198/*         0.310/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][6] /D    1
CLK(R)->MEMCLK(R)	4.589    */2.199         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.252    */2.199         */0.848         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][1] /SD    1
CLK(R)->CLK(R)	4.576    */2.200         */0.525         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[18] /D    1
MEMCLK(R)->MEMCLK(R)	4.254    */2.200         */0.846         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.252    */2.202         */0.848         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.204         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][4] /D    1
CLK(R)->CLK(R)	4.595    */2.205         */0.505         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[0] /D    1
CLK(R)->CLK(R)	4.573    */2.208         */0.527         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[20] /D    1
MEMCLK(R)->MEMCLK(R)	4.251    */2.209         */0.849         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][7] /SD    1
CLK(R)->MEMCLK(R)	4.587    */2.209         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.249    */2.209         */0.851         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.210         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.697    */2.210         */0.403         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.574    */2.210         */0.526         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][1] /D    1
CLK(F)->CLK(F)	30.415   2.211/*         -0.315/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[5] /D    1
CLK(R)->CLK(R)	4.564    */2.212         */0.536         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[6] /D    1
CLK(R)->CLK(R)	4.595    */2.212         */0.505         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[7] /D    1
CLK(R)->CLK(R)	4.586    */2.213         */0.514         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.214         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][5] /D    1
MEMCLK(R)->CLK(F)	5.148    2.216/*         -0.048/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.788    2.217/*         0.312/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][2] /D    1
CLK(R)->CLK(R)	4.247    */2.217         */0.853         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[1] /SD    1
CLK(R)->CLK(R)	4.597    */2.218         */0.503         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[2] /D    1
CLK(R)->CLK(R)	4.573    2.218/*         0.527/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.246    */2.218         */0.854         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.243    */2.221         */0.857         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][7] /SD    1
CLK(R)->CLK(R)	4.246    */2.222         */0.854         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg/SD    1
MEMCLK(R)->MEMCLK(R)	3.996    */2.224         */1.104         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.243    */2.225         */0.857         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][3] /SD    1
CLK(R)->CLK(R)	4.590    */2.225         */0.510         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[4] /D    1
CLK(F)->CLK(F)	30.426   2.226/*         -0.326/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[5] /D    1
CLK(R)->CLK(R)	4.711    */2.227         */0.389         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_rdy_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.785    2.227/*         0.315/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][3] /D    1
MEMCLK(R)->CLK(R)	4.804    2.229/*         0.296/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.243    */2.229         */0.857         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /SD    1
CLK(R)->CLK(R)	4.598    */2.232         */0.502         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.576    */2.232         */0.524         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][0] /D    1
CLK(R)->CLK(R)	4.794    2.233/*         0.306/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.774    2.234/*         0.326/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.237         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][4] /D    1
MEMCLK(R)->MEMCLK(R)	3.992    */2.240         */1.108         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[6] /SD    1
CLK(R)->CLK(R)	4.576    */2.244         */0.524         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[8] /D    1
CLK(R)->CLK(R)	4.579    */2.244         */0.521         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_end_bit_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.245         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][5] /D    1
CLK(R)->CLK(R)	4.578    */2.245         */0.522         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[1] /D    1
CLK(R)->MEMCLK(R)	4.592    */2.246         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.247         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][7] /D    1
CLK(R)->CLK(R)	4.586    */2.247         */0.514         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg/D    1
CLK(R)->CLK(R)	4.595    */2.248         */0.505         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[2] /D    1
CLK(R)->CLK(R)	4.560    */2.249         */0.540         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[10] /D    1
MEMCLK(R)->MEMCLK(R)	4.795    2.250/*         0.305/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.239    */2.252         */0.861         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][0] /SD    1
CLK(R)->CLK(R)	4.580    */2.253         */0.520         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[2] /D    1
CLK(R)->MEMCLK(R)	4.591    */2.253         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][5] /D    1
CLK(R)->CLK(R)	4.577    */2.253         */0.523         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[13] /D    1
MEMCLK(R)->MEMCLK(R)	4.237    */2.253         */0.863         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][4] /SD    1
MEMCLK(R)->MEMCLK(R)	4.236    */2.254         */0.864         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][4] /SD    1
CLK(R)->MEMCLK(R)	4.582    */2.255         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][6] /D    1
MEMCLK(F)->MEMCLK(F)	17.421   2.256/*         0.179/*         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /SD    1
MEMCLK(R)->MEMCLK(R)	4.239    */2.256         */0.861         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.584    */2.257         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][4] /D    1
CLK(R)->MEMCLK(R)	4.589    */2.258         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][4] /D    1
CLK(R)->MEMCLK(R)	4.583    */2.259         */0.517         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.796    2.259/*         0.304/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][7] /D    1
CLK(R)->CLK(R)	4.573    */2.259         */0.527         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.793    2.260/*         0.307/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][2] /D    1
CLK(R)->CLK(R)	4.575    */2.260         */0.525         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[4] /D    1
CLK(R)->CLK(R)	4.596    */2.260         */0.504         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[0] /D    1
CLK(R)->CLK(R)	4.581    */2.261         */0.519         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[15] /D    1
CLK(R)->CLK(R)	4.801    2.262/*         0.299/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[8] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.263         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.263         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.263         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][6] /D    1
CLK(R)->CLK(R)	4.595    */2.263         */0.505         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.237    */2.263         */0.863         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.233    */2.264         */0.867         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][5] /SD    1
CLK(R)->CLK(R)	4.589    */2.264         */0.511         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.796    2.264/*         0.304/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.233    */2.266         */0.867         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][2] /SD    1
CLK(R)->CLK(R)	4.436    */2.266         */0.664         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[1] /SD    1
CLK(R)->CLK(R)	4.565    */2.267         */0.535         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[15] /D    1
CLK(R)->MEMCLK(R)	4.585    */2.268         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][5] /D    1
CLK(R)->MEMCLK(R)	4.592    */2.268         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][6] /D    1
MEMCLK(R)->CLK(R)	4.793    2.268/*         0.307/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.233    */2.268         */0.867         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.270         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][2] /D    1
CLK(R)->MEMCLK(R)	4.584    */2.270         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][1] /D    1
CLK(R)->CLK(R)	4.803    2.274/*         0.297/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[6] /D    1
CLK(R)->CLK(R)	4.558    */2.274         */0.542         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.233    */2.277         */0.867         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][7] /SD    1
CLK(R)->CLK(R)	4.233    */2.277         */0.867         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[3] /SD    1
CLK(R)->CLK(R)	4.770    2.278/*         0.330/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.791    2.281/*         0.309/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.509    2.282/*         0.591/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][4] /SD    1
CLK(R)->CLK(R)	4.554    */2.283         */0.546         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[11] /D    1
CLK(F)->CLK(F)	30.440   2.284/*         -0.340/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[6] /D    1
CLK(R)->CLK(R)	4.584    */2.286         */0.516         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.230    */2.286         */0.870         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][3] /SD    1
CLK(R)->CLK(R)	3.975    */2.291         */1.125         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.225    */2.292         */0.875         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.226    */2.292         */0.874         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][0] /SD    1
CLK(R)->CLK(R)	4.551    */2.296         */0.549         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[18] /D    1
CLK(R)->CLK(R)	4.771    2.297/*         0.329/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[1] /D    1
CLK(R)->CLK(R)	4.548    */2.298         */0.552         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[22] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.298         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][0] /D    1
CLK(R)->CLK(R)	4.563    */2.298         */0.537         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[8] /D    1
CLK(R)->CLK(R)	4.587    */2.299         */0.513         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[3] /D    1
CLK(R)->CLK(R)	4.581    */2.300         */0.519         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[3] /D    1
CLK(F)->CLK(F)	30.183   2.302/*         -0.083/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[0] /D    1
CLK(R)->CLK(R)	4.539    */2.304         */0.561         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[7] /D    1
CLK(R)->CLK(R)	4.549    */2.306         */0.551         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[23] /D    1
CLK(R)->CLK(R)	4.594    */2.307         */0.506         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.787    2.308/*         0.313/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.724    */2.309         */0.376         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.222    */2.309         */0.878         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][2] /SD    1
CLK(R)->CLK(R)	4.565    */2.311         */0.535         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[12] /D    1
CLK(R)->CLK(R)	4.806    2.312/*         0.294/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[9] /D    1
MEMCLK(R)->MEMCLK(R)	4.219    */2.313         */0.881         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][5] /SD    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.315         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][6] /D    1
MEMCLK(R)->MEMCLK(R)	3.972    */2.315         */1.128         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][0] /SD    1
CLK(R)->CLK(R)	4.596    */2.316         */0.504         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[2] /D    1
CLK(R)->CLK(R)	4.570    */2.316         */0.530         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[11] /D    1
MEMCLK(R)->MEMCLK(R)	4.220    */2.318         */0.880         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][0] /SD    1
CLK(R)->MEMCLK(R)	4.591    */2.322         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][2] /D    1
CLK(R)->MEMCLK(R)	4.579    */2.323         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.713    */2.324         */0.387         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][2] /D    1
CLK(R)->CLK(R)	4.803    2.325/*         0.297/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[3] /D    1
CLK(R)->MEMCLK(R)	5.544    */2.327         */-0.444        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/WEB    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.327         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][4] /D    1
CLK(R)->CLK(R)	4.811    2.327/*         0.289/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[3] /D    1
CLK(F)->CLK(F)	30.159   2.328/*         -0.059/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[2] /D    1
CLK(R)->CLK(R)	4.546    */2.330         */0.554         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[20] /D    1
CLK(R)->CLK(R)	4.796    2.335/*         0.304/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.546    */2.336         */0.554         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][2] /D    1
MEMCLK(R)->CLK(R)	4.536    */2.338         */0.564         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[2] /D    1
CLK(F)->CLK(F)	30.194   2.338/*         -0.094/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[7] /D    1
MEMCLK(R)->CLK(R)	4.536    */2.338         */0.564         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[0] /D    1
CLK(R)->CLK(R)	4.590    */2.338         */0.510         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.825    2.341/*         0.275/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[6] /D    1
CLK(R)->CLK(R)	4.547    */2.341         */0.553         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[21] /D    1
MEMCLK(R)->MEMCLK(R)	3.962    */2.342         */1.138         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][0] /SD    1
MEMCLK(R)->CLK(R)	4.757    2.342/*         0.343/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[0] /D    1
CLK(R)->MEMCLK(R)	4.589    */2.342         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][2] /D    1
CLK(R)->CLK(R)	4.567    */2.342         */0.533         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.345         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][1] /D    1
CLK(R)->CLK(R)	4.542    */2.345         */0.558         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[9] /D    1
CLK(R)->CLK(R)	4.564    */2.346         */0.536         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.346         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][7] /D    1
CLK(R)->CLK(R)	4.582    */2.352         */0.518         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[12] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.352         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.209    */2.352         */0.891         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][0] /SD    1
MEMCLK(F)->MEMCLK(F)	17.755   2.352/*         -0.155/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /D    1
CLK(R)->CLK(R)	4.589    */2.353         */0.511         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[3] /D    1
CLK(R)->CLK(R)	4.562    */2.355         */0.538         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[0] /D    1
CLK(R)->CLK(R)	4.577    */2.357         */0.523         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[14] /D    1
CLK(R)->CLK(R)	4.557    */2.358         */0.543         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[14] /D    1
CLK(R)->CLK(R)	4.808    2.359/*         0.292/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.361         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.368         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.369         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][6] /D    1
MEMCLK(R)->CLK(R)	4.589    */2.369         */0.511         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[0] /D    1
CLK(R)->MEMCLK(R)	4.590    */2.370         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][7] /D    1
CLK(R)->CLK(R)	4.806    2.371/*         0.294/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[1] /D    1
CLK(F)->CLK(F)	30.454   2.377/*         -0.354/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.378         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.565    */2.378         */0.535         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.200    */2.378         */0.900         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][0] /SD    1
CLK(R)->MEMCLK(R)	4.584    */2.379         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.379         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][3] /D    1
MEMCLK(R)->MEMCLK(R)	3.956    */2.380         */1.144         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][2] /SD    1
CLK(R)->CLK(R)	4.555    */2.380         */0.545         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.203    */2.380         */0.897         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.769    2.381/*         0.331/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][0] /D    1
CLK(R)->MEMCLK(R)	4.575    */2.383         */0.525         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][1] /D    1
CLK(R)->CLK(R)	4.549    */2.386         */0.551         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[16] /D    1
CLK(R)->CLK(R)	4.808    2.386/*         0.292/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.198    */2.387         */0.902         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][1] /SD    1
MEMCLK(R)->MEMCLK(R)	4.584    */2.387         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][1] /D    1
CLK(R)->CLK(R)	4.561    2.390/*         0.539/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /SD    1
CLK(R)->MEMCLK(R)	4.585    */2.390         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][7] /D    1
CLK(R)->MEMCLK(R)	4.586    */2.391         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.199    */2.391         */0.901         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][4] /SD    1
CLK(R)->CLK(R)	4.590    */2.393         */0.510         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg/D    1
CLK(R)->MEMCLK(R)	4.594    */2.393         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][4] /D    1
CLK(R)->CLK(R)	4.543    */2.396         */0.557         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.795    2.399/*         0.305/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][0] /D    1
MEMCLK(R)->MEMCLK(R)	3.951    */2.400         */1.149         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][0] /SD    1
CLK(R)->CLK(R)	4.789    2.400/*         0.311/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[7] /D    1
CLK(R)->MEMCLK(R)	4.575    */2.404         */0.525         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][7] /D    1
MEMCLK(R)->CLK(R)	4.567    */2.404         */0.533         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.804    2.410/*         0.296/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.788    2.410/*         0.312/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.834    2.410/*         0.266/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.411         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][6] /D    1
CLK(R)->MEMCLK(R)	4.572    */2.414         */0.528         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/load_sbuf_prev_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.414         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][0] /D    1
CLK(R)->CLK(R)	4.550    */2.414         */0.550         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[1] /D    1
MEMCLK(R)->CLK(R)	4.809    2.417/*         0.291/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.420         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][2] /D    1
CLK(R)->MEMCLK(R)	4.579    */2.420         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.423         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /D    1
CLK(R)->CLK(R)	4.555    */2.424         */0.545         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[1] /D    1
MEMCLK(R)->CLK(R)	4.805    2.424/*         0.295/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[4] /D    1
CLK(R)->CLK(R)	4.554    */2.424         */0.546         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[13] /D    1
MEMCLK(R)->CLK(F)	5.174    2.428/*         -0.074/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.805    2.429/*         0.295/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.577    */2.430         */0.523         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][6] /D    1
CLK(R)->CLK(R)	4.791    2.430/*         0.309/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.431         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.431         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][3] /D    1
MEMCLK(R)->CLK(R)	4.814    2.432/*         0.286/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.769    2.435/*         0.331/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][4] /D    1
MEMCLK(R)->MEMCLK(R)	3.941    */2.436         */1.159         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][1] /SD    1
CLK(R)->CLK(R)	4.591    */2.436         */0.509         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg/D    1
MEMCLK(R)->CLK(R)	4.810    2.436/*         0.290/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.437         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][4] /D    1
CLK(R)->CLK(R)	4.807    2.437/*         0.293/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[8] /D    1
CLK(R)->CLK(R)	4.794    2.437/*         0.306/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[6] /D    1
CLK(R)->CLK(R)	4.807    2.440/*         0.293/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.186    */2.441         */0.914         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][6] /SD    1
MEMCLK(R)->MEMCLK(R)	4.183    */2.443         */0.917         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.782    2.444/*         0.318/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.445         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.830    2.449/*         0.270/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.449         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.573    */2.450         */0.527         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][1] /D    1
MEMCLK(R)->CLK(R)	4.811    2.451/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.451         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.451         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.183    */2.451         */0.917         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.451         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][2] /D    1
MEMCLK(R)->CLK(R)	4.798    2.452/*         0.302/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[6] /D    1
CLK(R)->MEMCLK(R)	6.376    */2.452         */-1.276        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ENB    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.453         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.453         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.454         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.455         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.460         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.784    2.461/*         0.316/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][0] /D    1
CLK(R)->CLK(R)	4.586    */2.463         */0.514         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux_tran_det_reg/D    1
MEMCLK(R)->CLK(F)	5.438    2.465/*         -0.338/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[1] /D    1
CLK(R)->CLK(R)	4.532    */2.465         */0.568         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[19] /D    1
MEMCLK(R)->MEMCLK(R)	4.177    */2.472         */0.923         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][6] /SD    1
CLK(F)->CLK(F)	29.498   */2.474         */0.602         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/cycle_continue_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.808    2.476/*         0.292/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][3] /D    1
MEMCLK(R)->CLK(R)	4.800    2.478/*         0.300/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[6] /D    1
MEMCLK(F)->MEMCLK(F)	17.758   2.484/*         -0.158/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /D    1
MEMCLK(R)->CLK(R)	4.806    2.487/*         0.294/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[3] /D    1
CLK(R)->CLK(R)	4.499    */2.488         */0.601         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg/D    1
MEMCLK(F)->MEMCLK(F)	17.696   2.490/*         -0.096/*        EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /D    1
MEMCLK(R)->MEMCLK(R)	3.926    */2.491         */1.174         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][5] /SD    1
MEMCLK(R)->CLK(R)	4.804    2.493/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	4.812    2.496/*         0.288/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.496         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][7] /D    1
MEMCLK(R)->CLK(R)	4.580    */2.497         */0.520         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[0] /D    1
MEMCLK(R)->CLK(F)	5.431    2.498/*         -0.331/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.783    2.499/*         0.317/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.798    2.499/*         0.302/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][7] /D    1
MEMCLK(R)->CLK(R)	4.798    2.501/*         0.302/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.804    2.501/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	4.812    2.503/*         0.288/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.780    2.504/*         0.320/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.572    */2.505         */0.528         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][4] /D    1
MEMCLK(R)->MEMCLK(R)	3.906    */2.507         */1.194         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.508         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.162    */2.510         */0.938         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][5] /SD    1
CLK(R)->CLK(R)	4.785    2.510/*         0.315/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	4.800    2.515/*         0.300/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.492    2.518/*         0.608/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][1] /SD    1
CLK(R)->CLK(R)	4.595    */2.519         */0.505         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[2] /D    1
MEMCLK(R)->CLK(R)	4.806    2.519/*         0.294/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.160    */2.521         */0.940         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][4] /SD    1
MEMCLK(R)->CLK(R)	4.801    2.523/*         0.299/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[7] /D    1
MEMCLK(R)->CLK(F)	5.425    2.527/*         -0.325/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.678    */2.529         */0.422         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][0] /D    1
CLK(R)->CLK(R)	4.730    2.529/*         0.370/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg/D    1
MEMCLK(R)->CLK(R)	4.796    2.531/*         0.304/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[6] /D    1
CLK(R)->CLK(R)	4.583    */2.532         */0.517         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_o_reg/D    1
MEMCLK(R)->CLK(R)	4.805    2.535/*         0.295/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */2.535         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][5] /D    1
MEMCLK(R)->MEMCLK(R)	3.911    */2.539         */1.189         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][0] /SD    1
MEMCLK(R)->CLK(R)	4.806    2.541/*         0.294/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[0] /D    1
MEMCLK(R)->CLK(R)	4.793    2.543/*         0.307/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.804    2.545/*         0.296/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.583    */2.545         */0.517         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][5] /D    1
CLK(F)->CLK(F)	30.205   2.546/*         -0.105/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/reset_reg/D    1
MEMCLK(R)->CLK(R)	4.809    2.548/*         0.291/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.723    */2.549         */0.377         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.551         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.553         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][5] /D    1
MEMCLK(R)->CLK(R)	4.810    2.557/*         0.290/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[7] /D    1
CLK(R)->CLK(R)	4.587    */2.557         */0.513         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[10] /D    1
CLK(R)->CLK(R)	4.575    */2.558         */0.525         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.536    */2.558         */0.564         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][5] /D    1
MEMCLK(R)->CLK(R)	4.594    */2.561         */0.506         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.716    */2.565         */0.384         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][6] /D    1
CLK(R)->CLK(R)	4.582    */2.568         */0.518         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_idle_o_reg/D    1
MEMCLK(R)->CLK(R)	4.788    2.570/*         0.312/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[4] /D    1
CLK(R)->CLK(R)	4.813    2.570/*         0.287/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[9] /D    1
MEMCLK(R)->MEMCLK(R)	4.570    */2.573         */0.530         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.573         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.798    2.578/*         0.302/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.584         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][1] /D    1
MEMCLK(R)->CLK(R)	4.797    2.587/*         0.303/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	4.802    2.589/*         0.298/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[5] /D    1
MEMCLK(R)->MEMCLK(R)	4.145    */2.590         */0.955         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.591         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][5] /D    1
CLK(R)->CLK(R)	4.754    2.594/*         0.346/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.810    2.594/*         0.290/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.809    2.594/*         0.291/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[7] /D    1
CLK(R)->CLK(R)	4.591    */2.595         */0.509         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.596         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][4] /D    1
CLK(R)->CLK(R)	4.585    */2.602         */0.515         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.604         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][1] /D    1
MEMCLK(R)->CLK(R)	4.798    2.605/*         0.302/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.606         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][7] /D    1
CLK(R)->CLK(R)	4.800    2.606/*         0.300/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg/D    1
CLK(R)->MEMCLK(R)	4.543    */2.607         */0.557         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][0] /D    1
MEMCLK(R)->CLK(R)	4.804    2.608/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.804    2.611/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[3] /D    1
MEMCLK(R)->MEMCLK(R)	4.134    */2.612         */0.966         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.612         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][0] /D    1
MEMCLK(R)->MEMCLK(R)	3.887    */2.616         */1.213         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][2] /SD    1
MEMCLK(R)->CLK(R)	4.590    */2.618         */0.510         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg/D    1
MEMCLK(R)->CLK(R)	4.802    2.618/*         0.298/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.620         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][1] /D    1
CLK(R)->CLK(R)	4.600    */2.622         */0.500         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg/D    1
CLK(R)->CLK(R)	4.781    2.628/*         0.319/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.629         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][3] /D    1
MEMCLK(R)->CLK(R)	4.804    2.630/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	4.794    2.631/*         0.306/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	4.588    */2.633         */0.512         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.587    */2.633         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][0] /D    1
MEMCLK(R)->CLK(R)	4.810    2.641/*         0.290/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.719    */2.646         */0.381         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.564    */2.647         */0.536         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.647         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][6] /D    1
CLK(R)->CLK(R)	4.807    2.649/*         0.293/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg/D    1
MEMCLK(R)->CLK(R)	4.797    2.652/*         0.303/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.569    */2.655         */0.531         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.657         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][3] /D    1
MEMCLK(R)->MEMCLK(R)	3.876    */2.657         */1.224         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][7] /SD    1
CLK(R)->CLK(R)	4.800    2.658/*         0.300/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[3] /D    1
MEMCLK(R)->CLK(R)	4.786    2.663/*         0.314/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	4.767    2.664/*         0.333/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	4.811    2.665/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /D    1
CLK(R)->CLK(R)	4.799    2.666/*         0.301/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.788    2.666/*         0.312/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.588    */2.667         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][2] /D    1
CLK(R)->MEMCLK(R)	4.577    */2.668         */0.523         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.582    */2.674         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][0] /D    1
CLK(R)->CLK(R)	4.780    2.675/*         0.320/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[7] /D    1
CLK(F)->CLK(F)	30.173   2.677/*         -0.073/*        EMC_TOP_INSTANCE/TIMERS_INSTANCE/reset_aux_reg/D    1
CLK(F)->CLK(F)	30.160   2.677/*         -0.060/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[3] /D    1
CLK(R)->MEMCLK(R)	4.522    */2.680         */0.578         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.687         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][7] /D    1
MEMCLK(R)->CLK(R)	4.799    2.688/*         0.301/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[2] /D    1
CLK(R)->CLK(R)	4.371    */2.692         */0.729         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[1] /SD    1
MEMCLK(R)->CLK(R)	4.792    2.693/*         0.308/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.758    */2.695         */0.342         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /D    1
MEMCLK(R)->CLK(R)	4.786    2.696/*         0.314/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	4.794    2.697/*         0.306/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	4.114    */2.697         */0.986         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][1] /SD    1
CLK(R)->CLK(R)	4.790    2.700/*         0.310/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[2] /D    1
CLK(R)->MEMCLK(R)	4.584    */2.704         */0.516         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.443    */2.706         */0.657         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][0] /SD    1
CLK(R)->CLK(R)	4.682    */2.710         */0.418         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.712         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.713         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][6] /D    1
CLK(R)->CLK(R)	4.583    */2.716         */0.517         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_na_o_reg/D    1
CLK(R)->CLK(R)	4.807    2.728/*         0.293/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[2] /D    1
CLK(R)->CLK(R)	4.789    2.738/*         0.311/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[4] /D    1
MEMCLK(R)->CLK(R)	4.806    2.740/*         0.294/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	4.790    2.742/*         0.310/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	3.850    */2.743         */1.250         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][7] /SD    1
MEMCLK(R)->MEMCLK(R)	4.770    2.746/*         0.330/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.589    */2.747         */0.511         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][4] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.759         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][3] /D    1
MEMCLK(R)->CLK(R)	4.795    2.768/*         0.305/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[7] /D    1
CLK(R)->MEMCLK(R)	4.582    */2.777         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][3] /D    1
CLK(R)->CLK(R)	4.812    2.781/*         0.288/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.578    */2.784         */0.522         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][2] /D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.789         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][4] /D    1
CLK(R)->CLK(R)	4.585    */2.790         */0.515         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	3.834    */2.805         */1.266         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.571    */2.810         */0.529         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.765    2.813/*         0.335/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[2] /D    1
MEMCLK(R)->CLK(F)	5.181    2.818/*         -0.081/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[4] /D    1
CLK(F)->MEMCLK(R)	30.469   */2.823         */-0.369        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[6]    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.825         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][3] /D    1
CLK(R)->CLK(R)	4.800    2.830/*         0.300/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /D    1
CLK(R)->CLK(R)	4.806    2.834/*         0.294/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.580    */2.836         */0.520         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][6] /D    1
MEMCLK(R)->MEMCLK(R)	3.819    */2.851         */1.281         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][3] /SD    1
MEMCLK(R)->MEMCLK(R)	4.579    */2.851         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.586    */2.860         */0.514         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.570    */2.860         */0.530         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */2.870         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][0] /D    1
MEMCLK(R)->CLK(R)	4.804    2.870/*         0.296/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[3] /D    1
CLK(R)->CLK(R)	4.779    2.874/*         0.321/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.876         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.581    */2.877         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */2.885         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.809    2.886/*         0.291/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */2.891         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][4] /D    1
CLK(R)->CLK(R)	4.788    2.903/*         0.312/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.579    */2.904         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][1] /D    1
CLK(R)->CLK(R)	4.598    */2.905         */0.502         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg/D    1
CLK(F)->MEMCLK(R)	30.465   */2.916         */-0.365        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[3]    1
CLK(R)->CLK(R)	4.793    2.918/*         0.307/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.784    2.932/*         0.316/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[7] /D    1
CLK(R)->CLK(R)	4.734    2.939/*         0.366/*         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	4.593    */2.940         */0.507         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.085    */2.948         */1.015         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][7] /SD    1
MEMCLK(R)->MEMCLK(R)	3.789    */2.958         */1.311         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][7] /SD    1
CLK(R)->MEMCLK(R)	4.566    */2.963         */0.534         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][5] /D    1
MEMCLK(R)->MEMCLK(R)	4.550    */2.974         */0.550         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.582    */2.979         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][4] /D    1
MEMCLK(R)->MEMCLK(R)	3.782    */2.984         */1.318         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][2] /SD    1
MEMCLK(R)->MEMCLK(R)	4.591    */2.988         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][7] /D    1
CLK(F)->MEMCLK(R)	30.466   */2.996         */-0.366        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[1]    1
MEMCLK(R)->CLK(F)	5.161    3.001/*         -0.061/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[5] /D    1
CLK(R)->CLK(R)	4.548    */3.021         */0.552         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.574    */3.032         */0.526         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.592    */3.047         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][3] /D    1
MEMCLK(R)->MEMCLK(R)	4.591    */3.074         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][4] /D    1
CLK(R)->MEMCLK(R)	4.565    */3.075         */0.535         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.585    */3.076         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /D    1
CLK(R)->CLK(R)	4.597    */3.083         */0.503         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	4.566    */3.091         */0.534         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][6] /D    1
MEMCLK(R)->MEMCLK(R)	4.572    */3.116         */0.528         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][5] /D    1
CLK(R)->MEMCLK(R)	4.567    */3.117         */0.533         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][0] /D    1
MEMCLK(R)->MEMCLK(R)	4.590    */3.132         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][4] /D    1
CLK(R)->CLK(R)	4.691    3.138/*         0.409/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.734    3.172/*         0.366/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[4] /D    1
MEMCLK(R)->MEMCLK(R)	4.769    3.190/*         0.331/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	4.582    */3.261         */0.518         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.577    */3.271         */0.523         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][1] /D    1
MEMCLK(R)->MEMCLK(R)	4.579    */3.272         */0.521         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.725    */3.289         */0.375         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][7] /D    1
MEMCLK(R)->MEMCLK(R)	4.594    */3.382         */0.506         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][6] /D    1
CLK(R)->CLK(R)	4.674    */3.386         */0.426         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /D    1
MEMCLK(R)->MEMCLK(R)	4.583    */3.391         */0.517         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][5] /D    1
CLK(R)->MEMCLK(R)	5.644    */3.399         */-0.544        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ENB    1
CLK(R)->CLK(R)	4.590    */3.614         */0.510         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /D    1
CLK(F)->MEMCLK(R)	30.918   */3.665         */-0.818        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[2]    1
CLK(F)->MEMCLK(R)	30.467   */3.675         */-0.367        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[0]    1
CLK(R)->MEMCLK(R)	6.485    3.716/*         -1.385/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[6]    1
CLK(R)->MEMCLK(R)	6.488    3.737/*         -1.388/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[4]    1
MEMCLK(R)->CLK(R)	4.726    3.743/*         0.374/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[4] /D    1
MEMCLK(R)->CLK(R)	4.726    3.743/*         0.374/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[2] /D    1
MEMCLK(R)->CLK(R)	4.726    3.743/*         0.374/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[3] /D    1
MEMCLK(R)->CLK(R)	4.726    3.743/*         0.374/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[1] /D    1
CLK(R)->MEMCLK(R)	6.488    3.746/*         -1.388/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[7]    1
CLK(R)->MEMCLK(R)	6.494    3.759/*         -1.394/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[8]    1
CLK(F)->MEMCLK(R)	29.811   3.770/*         0.289/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /D    1
CLK(R)->MEMCLK(R)	6.491    3.771/*         -1.391/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[5]    1
CLK(R)->MEMCLK(R)	5.912    */3.795         */-0.812        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[4]    1
CLK(R)->MEMCLK(R)	6.499    3.795/*         -1.399/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[9]    1
MEMCLK(R)->MEMCLK(R)	4.578    */3.808         */0.522         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /D    1
CLK(R)->MEMCLK(R)	6.499    3.813/*         -1.399/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[10]    1
CLK(R)->MEMCLK(R)	6.503    3.841/*         -1.403/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[11]    1
CLK(R)->MEMCLK(R)	6.501    3.844/*         -1.401/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[2]    1
CLK(R)->MEMCLK(R)	6.507    3.859/*         -1.407/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[3]    1
CLK(R)->MEMCLK(R)	6.507    3.872/*         -1.407/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[1]    1
CLK(R)->MEMCLK(R)	6.508    3.882/*         -1.408/*        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[0]    1
CLK(R)->MEMCLK(R)	5.897    */3.893         */-0.797        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[6]    1
CLK(R)->MEMCLK(R)	5.889    */3.918         */-0.789        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[5]    1
CLK(R)->MEMCLK(R)	5.893    */3.923         */-0.793        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[7]    1
CLK(R)->MEMCLK(R)	5.465    */4.024         */-0.365        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[2]    1
CLK(R)->MEMCLK(R)	5.467    */4.025         */-0.367        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[5]    1
MEMCLK(R)->CLK(R)	3.889    */4.060         */1.211         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_cm_o_reg/SD    1
CLK(F)->MEMCLK(R)	30.920   */4.171         */-0.820        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[1]    1
CLK(F)->MEMCLK(R)	30.925   */4.195         */-0.825        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[3]    1
MEMCLK(R)->MEMCLK(R)	4.757    */4.216         */0.343         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /D    1
CLK(F)->MEMCLK(R)	30.468   */4.328         */-0.368        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[4]    1
CLK(R)->MEMCLK(R)	4.553    */4.375         */0.547         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /D    1
CLK(R)->MEMCLK(R)	4.848    4.422/*         0.252/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /D    1
CLK(F)->MEMCLK(R)	30.919   */4.428         */-0.819        EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[0]    1
MEMCLK(R)->MEMCLK(R)	4.764    4.443/*         0.336/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /D    1
MEMCLK(R)->MEMCLK(R)	4.773    */4.754         */0.327         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /D    1
CLK(F)->MEMCLK(R)	29.784   4.842/*         0.316/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /D    1
CLK(F)->MEMCLK(R)	29.786   4.859/*         0.314/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[12] /D    1
CLK(F)->MEMCLK(R)	29.780   4.859/*         0.320/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /D    1
CLK(R)->MEMCLK(R)	4.856    4.883/*         0.244/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /D    1
CLK(F)->MEMCLK(R)	29.729   */4.942         */0.371         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /D    1
CLK(F)->MEMCLK(R)	29.797   5.434/*         0.303/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /D    1
CLK(F)->MEMCLK(R)	29.787   5.502/*         0.313/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[10] /D    1
CLK(R)->MEMCLK(R)	4.856    5.636/*         0.244/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /D    1
CLK(R)->CLK(F)	-19.614  25.877/*        -0.286/*        EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/state_reg/D    1
CLK(R)->CLK(F)	-19.832  26.389/*        -0.068/*        EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /D    1
CLK(F)->CLK(R)	4.806    27.874/*        0.294/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[0] /D    1
CLK(F)->CLK(R)	4.237    */27.880        */0.863         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[0] /D    1
CLK(F)->CLK(R)	4.237    */27.882        */0.863         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg/D    1
