<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atciic100_apbslv</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atciic100_apbslv'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atciic100_apbslv')">atciic100_apbslv</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.36</td>
<td class="s9 cl rt"><a href="mod1138.html#Line" > 99.22</a></td>
<td class="s8 cl rt"><a href="mod1138.html#Cond" > 82.61</a></td>
<td class="s7 cl rt"><a href="mod1138.html#Toggle" > 77.34</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1138.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atciic100/hdl/atciic100_apbslv.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atciic100/hdl/atciic100_apbslv.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1138.html#inst_tag_116066"  onclick="showContent('inst_tag_116066')">config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 93.37</td>
<td class="s9 cl rt"><a href="mod1138.html#inst_tag_116066_Line" > 99.22</a></td>
<td class="s8 cl rt"><a href="mod1138.html#inst_tag_116066_Cond" > 82.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1138.html#inst_tag_116066_Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_116066'>
<hr>
<a name="inst_tag_116066"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_116066" >config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.37</td>
<td class="s9 cl rt"><a href="mod1138.html#inst_tag_116066_Line" > 99.22</a></td>
<td class="s8 cl rt"><a href="mod1138.html#inst_tag_116066_Cond" > 82.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1138.html#inst_tag_116066_Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.37</td>
<td class="s9 cl rt"> 99.22</td>
<td class="s8 cl rt"> 82.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.28</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod49.html#inst_tag_2556" >i2c_u<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atciic100_apbslv'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1138.html" >atciic100_apbslv</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>129</td><td>128</td><td>99.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>33</td><td>33</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>272</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>280</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>288</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>296</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>312</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>328</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>339</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>353</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>361</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>375</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>386</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>410</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
220                     always @(posedge pclk or negedge presetn)
221        1/1          	if (!presetn) begin
222        1/1          		s0		&lt;= 1'b0;
223        1/1          		int_en_byterecv 	&lt;= 1'b0;
224        1/1          		s1 	&lt;= 1'b0;
225        1/1          		s2		&lt;= 1'b0;
226        1/1          		s3		&lt;= 1'b0;
227        1/1          		s4		&lt;= 1'b0;
228        1/1          		s5		&lt;= 1'b0;
229        1/1          		s6		&lt;= 1'b0;
230        1/1          		s7		&lt;= 1'b0;
231        1/1          		s8		&lt;= 1'b0;
232                     	end
233        1/1          	else if (iic_rst) begin
234        1/1          		s0		&lt;= 1'b0;
235        1/1          		int_en_byterecv 	&lt;= 1'b0;
236        1/1          		s1 	&lt;= 1'b0;
237        1/1          		s2		&lt;= 1'b0;
238        1/1          		s3		&lt;= 1'b0;
239        1/1          		s4		&lt;= 1'b0;
240        1/1          		s5		&lt;= 1'b0;
241        1/1          		s6		&lt;= 1'b0;
242        1/1          		s7		&lt;= 1'b0;
243        1/1          		s8		&lt;= 1'b0;
244                     	end
245        1/1          	else if (s28 &amp; s20) begin
246        1/1          		s0		&lt;= pwdata[9];
247        1/1          		int_en_byterecv 	&lt;= pwdata[8];
248        1/1          		s1 	&lt;= pwdata[7];
249        1/1          		s2		&lt;= pwdata[6];
250        1/1          		s3		&lt;= pwdata[5];
251        1/1          		s4		&lt;= pwdata[4];
252        1/1          		s5		&lt;= pwdata[3];
253        1/1          		s6		&lt;= pwdata[2];
254        1/1          		s7		&lt;= pwdata[1];
255        1/1          		s8		&lt;= pwdata[0];
256                     	end
                        MISSING_ELSE
257                     
258                     
259                     assign 	i2c_int =
260                     	(fifo_full &amp; s7) |
261                     	(fifo_empty &amp; s8) |
262                     	(s36 &amp; s6) |
263                     	(s14 &amp; s5) |
264                     	(s13 &amp; s4) |
265                     	(s12 &amp; s3) |
266                     	(s11 &amp; s2) |
267                     	(s10 &amp; s1) |
268                     	(s9 &amp; int_en_byterecv) |
269                     	(int_st_cmpl &amp; s0);
270                     
271                     always @(posedge pclk or negedge presetn)
272        1/1          	if (!presetn)
273        1/1          		int_st_cmpl &lt;= 1'b0;
274        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[9]))
275        1/1          		int_st_cmpl &lt;= 1'b0;
276        1/1          	else if (cmpl_trig)
277        1/1          		int_st_cmpl &lt;= 1'b1;
                        MISSING_ELSE
278                     
279                     always @(posedge pclk or negedge presetn)
280        1/1          	if (!presetn)
281        1/1          		s9 &lt;= 1'b0;
282        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[8]))
283        1/1          		s9 &lt;= 1'b0;
284        1/1          	else if (byterecv_trig)
285        1/1          		s9 &lt;= 1'b1;
                        MISSING_ELSE
286                     
287                     always @(posedge pclk or negedge presetn)
288        1/1          	if (!presetn)
289        1/1          		s10 &lt;= 1'b0;
290        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[7]))
291        1/1          		s10 &lt;= 1'b0;
292        1/1          	else if (bytetrans_trig)
293        1/1          		s10 &lt;= 1'b1;
                        MISSING_ELSE
294                     
295                     always @(posedge pclk or negedge presetn)
296        1/1          	if (!presetn)
297        1/1          		s11 &lt;= 1'b0;
298        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[6]))
299        1/1          		s11 &lt;= 1'b0;
300        1/1          	else if (start_cond)
301        1/1          		s11 &lt;= 1'b1;
                        MISSING_ELSE
302                     
303                     always @(posedge pclk or negedge presetn)
304        1/1          	if (!presetn)
305        1/1          		s12 &lt;= 1'b0;
306        1/1          	else if (iic_rst | slv_hit | (s28 &amp; s21 &amp; pwdata[5]))
307        1/1          		s12 &lt;= 1'b0;
308        1/1          	else if (stop_cond)
309        1/1          		s12 &lt;= 1'b1;
                        MISSING_ELSE
310                     
311                     always @(posedge pclk or negedge presetn)
312        1/1          	if (!presetn)
313        1/1          		s13 &lt;= 1'b0;
314        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[4]))
315        1/1          		s13 &lt;= 1'b0;
316        1/1          	else if (arblose_trig)
317        <font color = "red">0/1     ==>  		s13 &lt;= 1'b1;</font>
                        MISSING_ELSE
318                     
319                     always @(posedge pclk or negedge presetn)
320        1/1          	if (!presetn)
321        1/1          		s14 &lt;= 1'b0;
322        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[3]))
323        1/1          		s14 &lt;= 1'b0;
324        1/1          	else if (addrhit_trig)
325        1/1          		s14 &lt;= 1'b1;
                        MISSING_ELSE
326                     
327                     always @(posedge pclk or negedge presetn)
328        1/1          	if (!presetn)
329        1/1          		addr &lt;= 10'b0;
330        1/1          	else if (s28 &amp; s22)
331        1/1          		addr &lt;= pwdata[9:0];
                        MISSING_ELSE
332                     
333                     assign	fifo_wr			= s28 &amp; s23 &amp; !fifo_full;
334                     assign	fifo_wr_data	= pwdata[7:0];
335                     assign	fifo_rd			= ~pwrite &amp; penable &amp; s23 &amp; !fifo_empty;
336                     assign 	s36		= (master ^ rdwt) ? fifo_half_empty : fifo_half_full;
337                     
338                     always @(posedge pclk or negedge presetn)
339        1/1          	if (!presetn) begin
340        1/1          		phase_S		&lt;= 1'b1;
341        1/1          		phase_adr	&lt;= 1'b1;
342        1/1          		phase_dat	&lt;= 1'b1;
343        1/1          		phase_P		&lt;= 1'b1;
344                     	end
345        1/1          	else if (s28 &amp; s24) begin
346        1/1          		phase_S		&lt;= pwdata[12];
347        1/1          		phase_adr	&lt;= pwdata[11];
348        1/1          		phase_dat	&lt;= pwdata[10];
349        1/1          		phase_P		&lt;= pwdata[9];
350                     	end
                        MISSING_ELSE
351                     
352                     always @(posedge pclk or negedge presetn)
353        1/1          	if (!presetn)
354        1/1          		rdwt	&lt;= 1'b0;
355        1/1          	else if (s28 &amp; s24)
356        1/1          		rdwt	&lt;= pwdata[8];
357                     	else
358        1/1          		rdwt	&lt;= nx_rdwt;
359                     
360                     always @(posedge pclk or negedge presetn)
361        1/1          	if (!presetn)
362        1/1          		datacnt	&lt;= 9'h0;
363        1/1          	else if (s28 &amp; s24)
364        1/1          		datacnt	&lt;= {pwdata[7:0] == 8'h0, pwdata[7:0]};
365                     	else
366        1/1          		datacnt	&lt;= nx_datacnt;
367                     
368                     
369                     assign fifo_clr	= (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_FIFO_CLR)) | iic_rst;
370                     assign do_nack	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_NACK);
371                     assign do_ack	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_ACK);
372                     assign iic_rst	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_IIC_RST);
373                     
374                     always @(posedge pclk or negedge presetn)
375        1/1          	if (!presetn)
376        1/1          		trans &lt;= 1'b0;
377        1/1          	else if (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_TRANS))
378        1/1          		trans &lt;= 1'b1;
379        1/1          	else if (cmpl_trig || arblose_trig)
380        1/1          		trans &lt;= 1'b0;
                        MISSING_ELSE
381                     
382                     assign	t_high	= {1'b0, s16};
383                     assign	t_low	= s15 ? {s16, 1'b1} : {1'b0, s16};
384                     
385                     always @(posedge pclk or negedge presetn)
386        1/1          	if (!presetn) begin
387        1/1          		t_sudat		&lt;= 5'h05;
388        1/1          		t_sp		&lt;= 3'h1;
389        1/1          		t_hddat		&lt;= 5'h05;
390        1/1          		s15	&lt;= 1'h1;
391        1/1          		s16		&lt;= 9'h010;
392        1/1          		dma_en		&lt;= 1'b0;
393        1/1          		master		&lt;= 1'b0;
394        1/1          		addressing	&lt;= 1'b0;
395        1/1          		iic_en		&lt;= 1'b0;
396                     	end
397        1/1          	else if (s28 &amp; s26) begin
398        1/1          		t_sudat		&lt;= pwdata[28:24];
399        1/1          		t_sp		&lt;= pwdata[23:21];
400        1/1          		t_hddat		&lt;= pwdata[20:16];
401        1/1          		s15	&lt;= pwdata[13];
402        1/1          		s16		&lt;= pwdata[12:4];
403        1/1          		dma_en		&lt;= pwdata[3];
404        1/1          		master		&lt;= pwdata[2];
405        1/1          		addressing	&lt;= pwdata[1];
406        1/1          		iic_en		&lt;= pwdata[0];
407                     	end
                        MISSING_ELSE
408                     
409                     always @(posedge pclk or negedge presetn) begin
410        1/1          	if (!presetn) begin
411        1/1          		tpm &lt;= 5'h00;
412                     	end
413        1/1          	else if (s28 &amp; s27) begin
414        1/1          		tpm &lt;= pwdata[4:0];
415                     	end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1138.html" >atciic100_apbslv</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       336
 EXPRESSION (((master ^ rdwt)) ? fifo_half_empty : fifo_half_full)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       370
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_NACK))
             -1-    -2-    --------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       371
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_ACK))
             -1-    -2-    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       372
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_IIC_RST))
             -1-    -2-    --------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_TRANS))
             -1-    -2-    -------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       379
 EXPRESSION (cmpl_trig || arblose_trig)
             ----1----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       383
 EXPRESSION (s15 ? ({s16, 1'b1}) : ({1'b0, s16}))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1138.html" >atciic100_apbslv</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">34</td>
<td class="rt">60.71 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">384</td>
<td class="rt">297</td>
<td class="rt">77.34 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">192</td>
<td class="rt">170</td>
<td class="rt">88.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">192</td>
<td class="rt">127</td>
<td class="rt">66.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">34</td>
<td class="rt">60.71 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">384</td>
<td class="rt">297</td>
<td class="rt">77.34 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">192</td>
<td class="rt">170</td>
<td class="rt">88.54 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">192</td>
<td class="rt">127</td>
<td class="rt">66.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>st_gencall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>st_busbusy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>st_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nx_rdwt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nx_datacnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nx_datacnt[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nx_datacnt[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmpl_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>byterecv_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bytetrans_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>start_cond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stop_cond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arblose_trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addrhit_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_rd_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_half_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addr[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_en_byterecv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_st_cmpl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>iic_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>do_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>do_nack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_wr_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_S</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_adr</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_dat</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_P</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdwt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>datacnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>datacnt[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>datacnt[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sp[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sp[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_hddat[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_hddat[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_hddat[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_hddat[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sudat[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sudat[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sudat[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sudat[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_high[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_high[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_high[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_high[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addressing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>master</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>iic_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tpm[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1138.html" >atciic100_apbslv</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">57</td>
<td class="rt">98.28 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">336</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">272</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">280</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">288</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">296</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">312</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">320</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">328</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">339</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">361</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">375</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">386</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
336        assign 	s36		= (master ^ rdwt) ? fifo_half_empty : fifo_half_full;
                  	   		                  <font color = "green">-1-</font>  
                  	   		                  <font color = "green">==></font>  
                  	   		                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
383        assign	t_low	= s15 ? {s16, 1'b1} : {1'b0, s16};
                 	     	      <font color = "green">-1-</font>  
                 	     	      <font color = "green">==></font>  
                 	     	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221        	if (!presetn) begin
           	<font color = "green">-1-</font>  
222        		s0		<= 1'b0;
           <font color = "green">		==></font>
223        		int_en_byterecv 	<= 1'b0;
224        		s1 	<= 1'b0;
225        		s2		<= 1'b0;
226        		s3		<= 1'b0;
227        		s4		<= 1'b0;
228        		s5		<= 1'b0;
229        		s6		<= 1'b0;
230        		s7		<= 1'b0;
231        		s8		<= 1'b0;
232        	end
233        	else if (iic_rst) begin
           	     <font color = "green">-2-</font>  
234        		s0		<= 1'b0;
           <font color = "green">		==></font>
235        		int_en_byterecv 	<= 1'b0;
236        		s1 	<= 1'b0;
237        		s2		<= 1'b0;
238        		s3		<= 1'b0;
239        		s4		<= 1'b0;
240        		s5		<= 1'b0;
241        		s6		<= 1'b0;
242        		s7		<= 1'b0;
243        		s8		<= 1'b0;
244        	end
245        	else if (s28 & s20) begin
           	     <font color = "green">-3-</font>  
246        		s0		<= pwdata[9];
           <font color = "green">		==></font>
247        		int_en_byterecv 	<= pwdata[8];
248        		s1 	<= pwdata[7];
249        		s2		<= pwdata[6];
250        		s3		<= pwdata[5];
251        		s4		<= pwdata[4];
252        		s5		<= pwdata[3];
253        		s6		<= pwdata[2];
254        		s7		<= pwdata[1];
255        		s8		<= pwdata[0];
256        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272        	if (!presetn)
           	<font color = "green">-1-</font>  
273        		int_st_cmpl <= 1'b0;
           <font color = "green">		==></font>
274        	else if (iic_rst | (s28 & s21 & pwdata[9]))
           	     <font color = "green">-2-</font>  
275        		int_st_cmpl <= 1'b0;
           <font color = "green">		==></font>
276        	else if (cmpl_trig)
           	     <font color = "green">-3-</font>  
277        		int_st_cmpl <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
280        	if (!presetn)
           	<font color = "green">-1-</font>  
281        		s9 <= 1'b0;
           <font color = "green">		==></font>
282        	else if (iic_rst | (s28 & s21 & pwdata[8]))
           	     <font color = "green">-2-</font>  
283        		s9 <= 1'b0;
           <font color = "green">		==></font>
284        	else if (byterecv_trig)
           	     <font color = "green">-3-</font>  
285        		s9 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
288        	if (!presetn)
           	<font color = "green">-1-</font>  
289        		s10 <= 1'b0;
           <font color = "green">		==></font>
290        	else if (iic_rst | (s28 & s21 & pwdata[7]))
           	     <font color = "green">-2-</font>  
291        		s10 <= 1'b0;
           <font color = "green">		==></font>
292        	else if (bytetrans_trig)
           	     <font color = "green">-3-</font>  
293        		s10 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
296        	if (!presetn)
           	<font color = "green">-1-</font>  
297        		s11 <= 1'b0;
           <font color = "green">		==></font>
298        	else if (iic_rst | (s28 & s21 & pwdata[6]))
           	     <font color = "green">-2-</font>  
299        		s11 <= 1'b0;
           <font color = "green">		==></font>
300        	else if (start_cond)
           	     <font color = "green">-3-</font>  
301        		s11 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        	if (!presetn)
           	<font color = "green">-1-</font>  
305        		s12 <= 1'b0;
           <font color = "green">		==></font>
306        	else if (iic_rst | slv_hit | (s28 & s21 & pwdata[5]))
           	     <font color = "green">-2-</font>  
307        		s12 <= 1'b0;
           <font color = "green">		==></font>
308        	else if (stop_cond)
           	     <font color = "green">-3-</font>  
309        		s12 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
312        	if (!presetn)
           	<font color = "green">-1-</font>  
313        		s13 <= 1'b0;
           <font color = "green">		==></font>
314        	else if (iic_rst | (s28 & s21 & pwdata[4]))
           	     <font color = "green">-2-</font>  
315        		s13 <= 1'b0;
           <font color = "green">		==></font>
316        	else if (arblose_trig)
           	     <font color = "red">-3-</font>  
317        		s13 <= 1'b1;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
320        	if (!presetn)
           	<font color = "green">-1-</font>  
321        		s14 <= 1'b0;
           <font color = "green">		==></font>
322        	else if (iic_rst | (s28 & s21 & pwdata[3]))
           	     <font color = "green">-2-</font>  
323        		s14 <= 1'b0;
           <font color = "green">		==></font>
324        	else if (addrhit_trig)
           	     <font color = "green">-3-</font>  
325        		s14 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
328        	if (!presetn)
           	<font color = "green">-1-</font>  
329        		addr <= 10'b0;
           <font color = "green">		==></font>
330        	else if (s28 & s22)
           	     <font color = "green">-2-</font>  
331        		addr <= pwdata[9:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339        	if (!presetn) begin
           	<font color = "green">-1-</font>  
340        		phase_S		<= 1'b1;
           <font color = "green">		==></font>
341        		phase_adr	<= 1'b1;
342        		phase_dat	<= 1'b1;
343        		phase_P		<= 1'b1;
344        	end
345        	else if (s28 & s24) begin
           	     <font color = "green">-2-</font>  
346        		phase_S		<= pwdata[12];
           <font color = "green">		==></font>
347        		phase_adr	<= pwdata[11];
348        		phase_dat	<= pwdata[10];
349        		phase_P		<= pwdata[9];
350        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
353        	if (!presetn)
           	<font color = "green">-1-</font>  
354        		rdwt	<= 1'b0;
           <font color = "green">		==></font>
355        	else if (s28 & s24)
           	     <font color = "green">-2-</font>  
356        		rdwt	<= pwdata[8];
           <font color = "green">		==></font>
357        	else
358        		rdwt	<= nx_rdwt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
361        	if (!presetn)
           	<font color = "green">-1-</font>  
362        		datacnt	<= 9'h0;
           <font color = "green">		==></font>
363        	else if (s28 & s24)
           	     <font color = "green">-2-</font>  
364        		datacnt	<= {pwdata[7:0] == 8'h0, pwdata[7:0]};
           <font color = "green">		==></font>
365        	else
366        		datacnt	<= nx_datacnt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
375        	if (!presetn)
           	<font color = "green">-1-</font>  
376        		trans <= 1'b0;
           <font color = "green">		==></font>
377        	else if (s28 && s25 && (pwdata[2:0] == CMD_TRANS))
           	     <font color = "green">-2-</font>  
378        		trans <= 1'b1;
           <font color = "green">		==></font>
379        	else if (cmpl_trig || arblose_trig)
           	     <font color = "green">-3-</font>  
380        		trans <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
386        	if (!presetn) begin
           	<font color = "green">-1-</font>  
387        		t_sudat		<= 5'h05;
           <font color = "green">		==></font>
388        		t_sp		<= 3'h1;
389        		t_hddat		<= 5'h05;
390        		s15	<= 1'h1;
391        		s16		<= 9'h010;
392        		dma_en		<= 1'b0;
393        		master		<= 1'b0;
394        		addressing	<= 1'b0;
395        		iic_en		<= 1'b0;
396        	end
397        	else if (s28 & s26) begin
           	     <font color = "green">-2-</font>  
398        		t_sudat		<= pwdata[28:24];
           <font color = "green">		==></font>
399        		t_sp		<= pwdata[23:21];
400        		t_hddat		<= pwdata[20:16];
401        		s15	<= pwdata[13];
402        		s16		<= pwdata[12:4];
403        		dma_en		<= pwdata[3];
404        		master		<= pwdata[2];
405        		addressing	<= pwdata[1];
406        		iic_en		<= pwdata[0];
407        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410        	if (!presetn) begin
           	<font color = "green">-1-</font>  
411        		tpm <= 5'h00;
           <font color = "green">		==></font>
412        	end
413        	else if (s28 & s27) begin
           	     <font color = "green">-2-</font>  
414        		tpm <= pwdata[4:0];
           <font color = "green">		==></font>
415        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_116066'>
<a name="inst_tag_116066_Line"></a>
<b>Line Coverage for Instance : <a href="mod1138.html#inst_tag_116066" >config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>129</td><td>128</td><td>99.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>33</td><td>33</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>272</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>280</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>288</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>296</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>312</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>328</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>339</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>353</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>361</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>375</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>386</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>410</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
220                     always @(posedge pclk or negedge presetn)
221        1/1          	if (!presetn) begin
222        1/1          		s0		&lt;= 1'b0;
223        1/1          		int_en_byterecv 	&lt;= 1'b0;
224        1/1          		s1 	&lt;= 1'b0;
225        1/1          		s2		&lt;= 1'b0;
226        1/1          		s3		&lt;= 1'b0;
227        1/1          		s4		&lt;= 1'b0;
228        1/1          		s5		&lt;= 1'b0;
229        1/1          		s6		&lt;= 1'b0;
230        1/1          		s7		&lt;= 1'b0;
231        1/1          		s8		&lt;= 1'b0;
232                     	end
233        1/1          	else if (iic_rst) begin
234        1/1          		s0		&lt;= 1'b0;
235        1/1          		int_en_byterecv 	&lt;= 1'b0;
236        1/1          		s1 	&lt;= 1'b0;
237        1/1          		s2		&lt;= 1'b0;
238        1/1          		s3		&lt;= 1'b0;
239        1/1          		s4		&lt;= 1'b0;
240        1/1          		s5		&lt;= 1'b0;
241        1/1          		s6		&lt;= 1'b0;
242        1/1          		s7		&lt;= 1'b0;
243        1/1          		s8		&lt;= 1'b0;
244                     	end
245        1/1          	else if (s28 &amp; s20) begin
246        1/1          		s0		&lt;= pwdata[9];
247        1/1          		int_en_byterecv 	&lt;= pwdata[8];
248        1/1          		s1 	&lt;= pwdata[7];
249        1/1          		s2		&lt;= pwdata[6];
250        1/1          		s3		&lt;= pwdata[5];
251        1/1          		s4		&lt;= pwdata[4];
252        1/1          		s5		&lt;= pwdata[3];
253        1/1          		s6		&lt;= pwdata[2];
254        1/1          		s7		&lt;= pwdata[1];
255        1/1          		s8		&lt;= pwdata[0];
256                     	end
                        MISSING_ELSE
257                     
258                     
259                     assign 	i2c_int =
260                     	(fifo_full &amp; s7) |
261                     	(fifo_empty &amp; s8) |
262                     	(s36 &amp; s6) |
263                     	(s14 &amp; s5) |
264                     	(s13 &amp; s4) |
265                     	(s12 &amp; s3) |
266                     	(s11 &amp; s2) |
267                     	(s10 &amp; s1) |
268                     	(s9 &amp; int_en_byterecv) |
269                     	(int_st_cmpl &amp; s0);
270                     
271                     always @(posedge pclk or negedge presetn)
272        1/1          	if (!presetn)
273        1/1          		int_st_cmpl &lt;= 1'b0;
274        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[9]))
275        1/1          		int_st_cmpl &lt;= 1'b0;
276        1/1          	else if (cmpl_trig)
277        1/1          		int_st_cmpl &lt;= 1'b1;
                        MISSING_ELSE
278                     
279                     always @(posedge pclk or negedge presetn)
280        1/1          	if (!presetn)
281        1/1          		s9 &lt;= 1'b0;
282        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[8]))
283        1/1          		s9 &lt;= 1'b0;
284        1/1          	else if (byterecv_trig)
285        1/1          		s9 &lt;= 1'b1;
                        MISSING_ELSE
286                     
287                     always @(posedge pclk or negedge presetn)
288        1/1          	if (!presetn)
289        1/1          		s10 &lt;= 1'b0;
290        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[7]))
291        1/1          		s10 &lt;= 1'b0;
292        1/1          	else if (bytetrans_trig)
293        1/1          		s10 &lt;= 1'b1;
                        MISSING_ELSE
294                     
295                     always @(posedge pclk or negedge presetn)
296        1/1          	if (!presetn)
297        1/1          		s11 &lt;= 1'b0;
298        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[6]))
299        1/1          		s11 &lt;= 1'b0;
300        1/1          	else if (start_cond)
301        1/1          		s11 &lt;= 1'b1;
                        MISSING_ELSE
302                     
303                     always @(posedge pclk or negedge presetn)
304        1/1          	if (!presetn)
305        1/1          		s12 &lt;= 1'b0;
306        1/1          	else if (iic_rst | slv_hit | (s28 &amp; s21 &amp; pwdata[5]))
307        1/1          		s12 &lt;= 1'b0;
308        1/1          	else if (stop_cond)
309        1/1          		s12 &lt;= 1'b1;
                        MISSING_ELSE
310                     
311                     always @(posedge pclk or negedge presetn)
312        1/1          	if (!presetn)
313        1/1          		s13 &lt;= 1'b0;
314        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[4]))
315        1/1          		s13 &lt;= 1'b0;
316        1/1          	else if (arblose_trig)
317        <font color = "red">0/1     ==>  		s13 &lt;= 1'b1;</font>
                        MISSING_ELSE
318                     
319                     always @(posedge pclk or negedge presetn)
320        1/1          	if (!presetn)
321        1/1          		s14 &lt;= 1'b0;
322        1/1          	else if (iic_rst | (s28 &amp; s21 &amp; pwdata[3]))
323        1/1          		s14 &lt;= 1'b0;
324        1/1          	else if (addrhit_trig)
325        1/1          		s14 &lt;= 1'b1;
                        MISSING_ELSE
326                     
327                     always @(posedge pclk or negedge presetn)
328        1/1          	if (!presetn)
329        1/1          		addr &lt;= 10'b0;
330        1/1          	else if (s28 &amp; s22)
331        1/1          		addr &lt;= pwdata[9:0];
                        MISSING_ELSE
332                     
333                     assign	fifo_wr			= s28 &amp; s23 &amp; !fifo_full;
334                     assign	fifo_wr_data	= pwdata[7:0];
335                     assign	fifo_rd			= ~pwrite &amp; penable &amp; s23 &amp; !fifo_empty;
336                     assign 	s36		= (master ^ rdwt) ? fifo_half_empty : fifo_half_full;
337                     
338                     always @(posedge pclk or negedge presetn)
339        1/1          	if (!presetn) begin
340        1/1          		phase_S		&lt;= 1'b1;
341        1/1          		phase_adr	&lt;= 1'b1;
342        1/1          		phase_dat	&lt;= 1'b1;
343        1/1          		phase_P		&lt;= 1'b1;
344                     	end
345        1/1          	else if (s28 &amp; s24) begin
346        1/1          		phase_S		&lt;= pwdata[12];
347        1/1          		phase_adr	&lt;= pwdata[11];
348        1/1          		phase_dat	&lt;= pwdata[10];
349        1/1          		phase_P		&lt;= pwdata[9];
350                     	end
                        MISSING_ELSE
351                     
352                     always @(posedge pclk or negedge presetn)
353        1/1          	if (!presetn)
354        1/1          		rdwt	&lt;= 1'b0;
355        1/1          	else if (s28 &amp; s24)
356        1/1          		rdwt	&lt;= pwdata[8];
357                     	else
358        1/1          		rdwt	&lt;= nx_rdwt;
359                     
360                     always @(posedge pclk or negedge presetn)
361        1/1          	if (!presetn)
362        1/1          		datacnt	&lt;= 9'h0;
363        1/1          	else if (s28 &amp; s24)
364        1/1          		datacnt	&lt;= {pwdata[7:0] == 8'h0, pwdata[7:0]};
365                     	else
366        1/1          		datacnt	&lt;= nx_datacnt;
367                     
368                     
369                     assign fifo_clr	= (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_FIFO_CLR)) | iic_rst;
370                     assign do_nack	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_NACK);
371                     assign do_ack	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_ACK);
372                     assign iic_rst	=  s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_IIC_RST);
373                     
374                     always @(posedge pclk or negedge presetn)
375        1/1          	if (!presetn)
376        1/1          		trans &lt;= 1'b0;
377        1/1          	else if (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_TRANS))
378        1/1          		trans &lt;= 1'b1;
379        1/1          	else if (cmpl_trig || arblose_trig)
380        1/1          		trans &lt;= 1'b0;
                        MISSING_ELSE
381                     
382                     assign	t_high	= {1'b0, s16};
383                     assign	t_low	= s15 ? {s16, 1'b1} : {1'b0, s16};
384                     
385                     always @(posedge pclk or negedge presetn)
386        1/1          	if (!presetn) begin
387        1/1          		t_sudat		&lt;= 5'h05;
388        1/1          		t_sp		&lt;= 3'h1;
389        1/1          		t_hddat		&lt;= 5'h05;
390        1/1          		s15	&lt;= 1'h1;
391        1/1          		s16		&lt;= 9'h010;
392        1/1          		dma_en		&lt;= 1'b0;
393        1/1          		master		&lt;= 1'b0;
394        1/1          		addressing	&lt;= 1'b0;
395        1/1          		iic_en		&lt;= 1'b0;
396                     	end
397        1/1          	else if (s28 &amp; s26) begin
398        1/1          		t_sudat		&lt;= pwdata[28:24];
399        1/1          		t_sp		&lt;= pwdata[23:21];
400        1/1          		t_hddat		&lt;= pwdata[20:16];
401        1/1          		s15	&lt;= pwdata[13];
402        1/1          		s16		&lt;= pwdata[12:4];
403        1/1          		dma_en		&lt;= pwdata[3];
404        1/1          		master		&lt;= pwdata[2];
405        1/1          		addressing	&lt;= pwdata[1];
406        1/1          		iic_en		&lt;= pwdata[0];
407                     	end
                        MISSING_ELSE
408                     
409                     always @(posedge pclk or negedge presetn) begin
410        1/1          	if (!presetn) begin
411        1/1          		tpm &lt;= 5'h00;
412                     	end
413        1/1          	else if (s28 &amp; s27) begin
414        1/1          		tpm &lt;= pwdata[4:0];
415                     	end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_116066_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1138.html#inst_tag_116066" >config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       336
 EXPRESSION (((master ^ rdwt)) ? fifo_half_empty : fifo_half_full)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       370
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_NACK))
             -1-    -2-    --------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       371
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_DO_ACK))
             -1-    -2-    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       372
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_IIC_RST))
             -1-    -2-    --------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (s28 &amp;&amp; s25 &amp;&amp; (pwdata[2:0] == CMD_TRANS))
             -1-    -2-    -------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       379
 EXPRESSION (cmpl_trig || arblose_trig)
             ----1----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       383
 EXPRESSION (s15 ? ({s16, 1'b1}) : ({1'b0, s16}))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_116066_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1138.html#inst_tag_116066" >config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[5:2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[31:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>sda</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>scl</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_int</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>st_gencall</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>st_busbusy</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>st_ack</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>nx_rdwt</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>nx_datacnt[8:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>cmpl_trig</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>byterecv_trig</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>bytetrans_trig</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>start_cond</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>stop_cond</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>arblose_trig</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>addrhit_trig</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_rd_data[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_empty</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_full</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_half_full</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_half_empty</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>slv_hit</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>addr[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_en_byterecv</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_st_cmpl</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>iic_rst</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>do_ack</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>do_nack</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>trans</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_wr</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_rd</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_wr_data[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_S</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_adr</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_dat</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>phase_P</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdwt</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>datacnt[8:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sp[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_hddat[4:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_sudat[4:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_high[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_low[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>addressing</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>master</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>iic_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>tpm[4:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_116066_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1138.html#inst_tag_116066" >config_ss_tb.DUT.config_ss.i2c_u.u_apbslv<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">57</td>
<td class="rt">98.28 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">336</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">272</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">280</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">288</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">296</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">312</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">320</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">328</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">339</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">361</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">375</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">386</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
336        assign 	s36		= (master ^ rdwt) ? fifo_half_empty : fifo_half_full;
                  	   		                  <font color = "green">-1-</font>  
                  	   		                  <font color = "green">==></font>  
                  	   		                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
383        assign	t_low	= s15 ? {s16, 1'b1} : {1'b0, s16};
                 	     	      <font color = "green">-1-</font>  
                 	     	      <font color = "green">==></font>  
                 	     	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221        	if (!presetn) begin
           	<font color = "green">-1-</font>  
222        		s0		<= 1'b0;
           <font color = "green">		==></font>
223        		int_en_byterecv 	<= 1'b0;
224        		s1 	<= 1'b0;
225        		s2		<= 1'b0;
226        		s3		<= 1'b0;
227        		s4		<= 1'b0;
228        		s5		<= 1'b0;
229        		s6		<= 1'b0;
230        		s7		<= 1'b0;
231        		s8		<= 1'b0;
232        	end
233        	else if (iic_rst) begin
           	     <font color = "green">-2-</font>  
234        		s0		<= 1'b0;
           <font color = "green">		==></font>
235        		int_en_byterecv 	<= 1'b0;
236        		s1 	<= 1'b0;
237        		s2		<= 1'b0;
238        		s3		<= 1'b0;
239        		s4		<= 1'b0;
240        		s5		<= 1'b0;
241        		s6		<= 1'b0;
242        		s7		<= 1'b0;
243        		s8		<= 1'b0;
244        	end
245        	else if (s28 & s20) begin
           	     <font color = "green">-3-</font>  
246        		s0		<= pwdata[9];
           <font color = "green">		==></font>
247        		int_en_byterecv 	<= pwdata[8];
248        		s1 	<= pwdata[7];
249        		s2		<= pwdata[6];
250        		s3		<= pwdata[5];
251        		s4		<= pwdata[4];
252        		s5		<= pwdata[3];
253        		s6		<= pwdata[2];
254        		s7		<= pwdata[1];
255        		s8		<= pwdata[0];
256        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272        	if (!presetn)
           	<font color = "green">-1-</font>  
273        		int_st_cmpl <= 1'b0;
           <font color = "green">		==></font>
274        	else if (iic_rst | (s28 & s21 & pwdata[9]))
           	     <font color = "green">-2-</font>  
275        		int_st_cmpl <= 1'b0;
           <font color = "green">		==></font>
276        	else if (cmpl_trig)
           	     <font color = "green">-3-</font>  
277        		int_st_cmpl <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
280        	if (!presetn)
           	<font color = "green">-1-</font>  
281        		s9 <= 1'b0;
           <font color = "green">		==></font>
282        	else if (iic_rst | (s28 & s21 & pwdata[8]))
           	     <font color = "green">-2-</font>  
283        		s9 <= 1'b0;
           <font color = "green">		==></font>
284        	else if (byterecv_trig)
           	     <font color = "green">-3-</font>  
285        		s9 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
288        	if (!presetn)
           	<font color = "green">-1-</font>  
289        		s10 <= 1'b0;
           <font color = "green">		==></font>
290        	else if (iic_rst | (s28 & s21 & pwdata[7]))
           	     <font color = "green">-2-</font>  
291        		s10 <= 1'b0;
           <font color = "green">		==></font>
292        	else if (bytetrans_trig)
           	     <font color = "green">-3-</font>  
293        		s10 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
296        	if (!presetn)
           	<font color = "green">-1-</font>  
297        		s11 <= 1'b0;
           <font color = "green">		==></font>
298        	else if (iic_rst | (s28 & s21 & pwdata[6]))
           	     <font color = "green">-2-</font>  
299        		s11 <= 1'b0;
           <font color = "green">		==></font>
300        	else if (start_cond)
           	     <font color = "green">-3-</font>  
301        		s11 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        	if (!presetn)
           	<font color = "green">-1-</font>  
305        		s12 <= 1'b0;
           <font color = "green">		==></font>
306        	else if (iic_rst | slv_hit | (s28 & s21 & pwdata[5]))
           	     <font color = "green">-2-</font>  
307        		s12 <= 1'b0;
           <font color = "green">		==></font>
308        	else if (stop_cond)
           	     <font color = "green">-3-</font>  
309        		s12 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
312        	if (!presetn)
           	<font color = "green">-1-</font>  
313        		s13 <= 1'b0;
           <font color = "green">		==></font>
314        	else if (iic_rst | (s28 & s21 & pwdata[4]))
           	     <font color = "green">-2-</font>  
315        		s13 <= 1'b0;
           <font color = "green">		==></font>
316        	else if (arblose_trig)
           	     <font color = "red">-3-</font>  
317        		s13 <= 1'b1;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
320        	if (!presetn)
           	<font color = "green">-1-</font>  
321        		s14 <= 1'b0;
           <font color = "green">		==></font>
322        	else if (iic_rst | (s28 & s21 & pwdata[3]))
           	     <font color = "green">-2-</font>  
323        		s14 <= 1'b0;
           <font color = "green">		==></font>
324        	else if (addrhit_trig)
           	     <font color = "green">-3-</font>  
325        		s14 <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
328        	if (!presetn)
           	<font color = "green">-1-</font>  
329        		addr <= 10'b0;
           <font color = "green">		==></font>
330        	else if (s28 & s22)
           	     <font color = "green">-2-</font>  
331        		addr <= pwdata[9:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339        	if (!presetn) begin
           	<font color = "green">-1-</font>  
340        		phase_S		<= 1'b1;
           <font color = "green">		==></font>
341        		phase_adr	<= 1'b1;
342        		phase_dat	<= 1'b1;
343        		phase_P		<= 1'b1;
344        	end
345        	else if (s28 & s24) begin
           	     <font color = "green">-2-</font>  
346        		phase_S		<= pwdata[12];
           <font color = "green">		==></font>
347        		phase_adr	<= pwdata[11];
348        		phase_dat	<= pwdata[10];
349        		phase_P		<= pwdata[9];
350        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
353        	if (!presetn)
           	<font color = "green">-1-</font>  
354        		rdwt	<= 1'b0;
           <font color = "green">		==></font>
355        	else if (s28 & s24)
           	     <font color = "green">-2-</font>  
356        		rdwt	<= pwdata[8];
           <font color = "green">		==></font>
357        	else
358        		rdwt	<= nx_rdwt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
361        	if (!presetn)
           	<font color = "green">-1-</font>  
362        		datacnt	<= 9'h0;
           <font color = "green">		==></font>
363        	else if (s28 & s24)
           	     <font color = "green">-2-</font>  
364        		datacnt	<= {pwdata[7:0] == 8'h0, pwdata[7:0]};
           <font color = "green">		==></font>
365        	else
366        		datacnt	<= nx_datacnt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
375        	if (!presetn)
           	<font color = "green">-1-</font>  
376        		trans <= 1'b0;
           <font color = "green">		==></font>
377        	else if (s28 && s25 && (pwdata[2:0] == CMD_TRANS))
           	     <font color = "green">-2-</font>  
378        		trans <= 1'b1;
           <font color = "green">		==></font>
379        	else if (cmpl_trig || arblose_trig)
           	     <font color = "green">-3-</font>  
380        		trans <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
386        	if (!presetn) begin
           	<font color = "green">-1-</font>  
387        		t_sudat		<= 5'h05;
           <font color = "green">		==></font>
388        		t_sp		<= 3'h1;
389        		t_hddat		<= 5'h05;
390        		s15	<= 1'h1;
391        		s16		<= 9'h010;
392        		dma_en		<= 1'b0;
393        		master		<= 1'b0;
394        		addressing	<= 1'b0;
395        		iic_en		<= 1'b0;
396        	end
397        	else if (s28 & s26) begin
           	     <font color = "green">-2-</font>  
398        		t_sudat		<= pwdata[28:24];
           <font color = "green">		==></font>
399        		t_sp		<= pwdata[23:21];
400        		t_hddat		<= pwdata[20:16];
401        		s15	<= pwdata[13];
402        		s16		<= pwdata[12:4];
403        		dma_en		<= pwdata[3];
404        		master		<= pwdata[2];
405        		addressing	<= pwdata[1];
406        		iic_en		<= pwdata[0];
407        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410        	if (!presetn) begin
           	<font color = "green">-1-</font>  
411        		tpm <= 5'h00;
           <font color = "green">		==></font>
412        	end
413        	else if (s28 & s27) begin
           	     <font color = "green">-2-</font>  
414        		tpm <= pwdata[4:0];
           <font color = "green">		==></font>
415        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_116066">
    <li>
      <a href="#inst_tag_116066_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_116066_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_116066_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_116066_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atciic100_apbslv">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
