// Seed: 3953448579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = (| ~1);
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    output logic id_11,
    input uwire id_12,
    input wor id_13
);
  wire id_15;
  assign id_1 = 1'h0;
  initial wait (id_6) id_11 <= #1 1'd0;
  module_0(
      id_15, id_15, id_15, id_15
  );
  assign id_5 = 1;
  wor  id_16;
  wire id_17;
  assign id_1 = id_16;
endmodule
