// Seed: 3376416842
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  logic id_3;
  logic id_4 [1 : (  1  )  ==  1] = -1 == id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign module_1.id_0 = 0;
  logic id_5;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_0.id_1 = 0;
endmodule
