// Seed: 2265855746
module module_0 (
    input supply1 id_0
    , id_2
);
  assign id_2 = 1;
  for (id_3 = id_2 && id_2; id_0; id_3 = 1) begin : id_4
    assign id_4 = id_2;
  end
endmodule
module module_1 (
    output wire id_0,
    output logic id_1
    , id_9,
    output wire id_2,
    input wor id_3,
    inout supply1 id_4,
    input tri id_5,
    output wire id_6,
    input supply1 id_7
);
  wire id_10;
  assign #1 id_6 = id_4;
  module_0(
      id_5
  );
  always @(1 or negedge (id_9 || 1)) begin
    id_1 <= 1;
    if (1) begin
      assert (id_3);
    end
  end
endmodule
