/* This file is autogenerated by tracetool, do not edit. */

#ifndef TRACE_HW_NET_GENERATED_TRACERS_H
#define TRACE_HW_NET_GENERATED_TRACERS_H

#include "qemu-common.h"
#include "trace/control.h"

extern TraceEvent _TRACE_LANCE_MEM_READW_EVENT;
extern TraceEvent _TRACE_LANCE_MEM_WRITEW_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_MDIO_READ_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_TX_FRAME_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_RX_FRAME_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_EVENT;
extern TraceEvent _TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_EVENT;
extern TraceEvent _TRACE_MIPSNET_SEND_EVENT;
extern TraceEvent _TRACE_MIPSNET_RECEIVE_EVENT;
extern TraceEvent _TRACE_MIPSNET_READ_EVENT;
extern TraceEvent _TRACE_MIPSNET_WRITE_EVENT;
extern TraceEvent _TRACE_MIPSNET_IRQ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_MII_WRITE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_MII_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_UPDATE_IRQ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_MCAST_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_REJECT_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_RECEIVE_DESC_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_START_XMIT_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_REG_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_REG_WRITE_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_DESC_READ_EVENT;
extern TraceEvent _TRACE_OPEN_ETH_DESC_WRITE_EVENT;
extern TraceEvent _TRACE_PCNET_S_RESET_EVENT;
extern TraceEvent _TRACE_PCNET_USER_INT_EVENT;
extern TraceEvent _TRACE_PCNET_ISR_CHANGE_EVENT;
extern TraceEvent _TRACE_PCNET_INIT_EVENT;
extern TraceEvent _TRACE_PCNET_RLEN_TLEN_EVENT;
extern TraceEvent _TRACE_PCNET_SS32_RDRA_TDRA_EVENT;
extern TraceEvent _TRACE_PCNET_APROM_WRITEB_EVENT;
extern TraceEvent _TRACE_PCNET_APROM_READB_EVENT;
extern TraceEvent _TRACE_PCNET_IOPORT_READ_EVENT;
extern TraceEvent _TRACE_PCNET_IOPORT_WRITE_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_WRITEB_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_WRITEW_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_WRITEL_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_READB_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_READW_EVENT;
extern TraceEvent _TRACE_PCNET_MMIO_READL_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_PARSED_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP4_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_TCP_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_IP6_EX_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_HASH_EVENT;
extern TraceEvent _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_EVENT;
extern TraceEvent _TRACE_E1000X_RX_CAN_RECV_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000X_VLAN_IS_VLAN_PKT_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000X_RX_LINK_DOWN_EVENT;
extern TraceEvent _TRACE_E1000X_RX_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000X_RX_OVERSIZED_EVENT;
extern TraceEvent _TRACE_E1000X_MAC_INDICATE_EVENT;
extern TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_START_EVENT;
extern TraceEvent _TRACE_E1000X_LINK_NEGOTIATION_DONE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_READ_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_READ_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_SW_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_CORE_CTRL_PHY_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_SET_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_READ_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_SET_EXT_PARAMS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_STATUS_EVENT;
extern TraceEvent _TRACE_E1000E_LINK_STATUS_CHANGED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_RO_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NO_TS_SUPPORT_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_EVENT;
extern TraceEvent _TRACE_E1000E_TX_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_TX_DESCR_EVENT;
extern TraceEvent _TRACE_E1000E_RING_FREE_SPACE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_CAN_RECV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_HAS_BUFFERS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_NULL_DESCRIPTOR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_VLAN_MATCH_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_PS_READ_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_PS_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_BUFF_SIZES_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_LEN_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESC_BUFF_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_DESCR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RECEIVE_IOV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_FLT_DROPPED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_WRITTEN_TO_GUEST_EVENT;
extern TraceEvent _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_EVENT;
extern TraceEvent _TRACE_E1000E_RX_INTERRUPT_SET_EVENT;
extern TraceEvent _TRACE_E1000E_RX_INTERRUPT_DELAYED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_CSO_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RDT_EVENT;
extern TraceEvent _TRACE_E1000E_RX_SET_RFCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_START_RECV_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_STARTED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_TYPE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP4_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP6_RFCTL_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_IP6_EVENT;
extern TraceEvent _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_PROTOCOLS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_VLAN_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_RSS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IP_ID_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_ACK_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_PKT_TYPE_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_EVENT;
extern TraceEvent _TRACE_E1000E_VLAN_VET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_LEGACY_NOTIFY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_CLEAR_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ADD_MSI_OTHER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_WRITE_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_WRITE_ICS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_READ_ICS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_READ_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_READ_ENTRY_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_READ_EXIT_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_REARM_TIMER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_THROTTLING_TIMER_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_EITR_SET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ITR_SET_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_EVENT;
extern TraceEvent _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_MSIX_VEC_WRONG_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_MSIX_INVALID_EVENT;
extern TraceEvent _TRACE_E1000E_MAC_SET_PERMANENT_EVENT;
extern TraceEvent _TRACE_E1000E_MAC_SET_SW_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PCI_REALIZE_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PCI_UNINIT_EVENT;
extern TraceEvent _TRACE_E1000E_CB_QDEV_RESET_EVENT;
extern TraceEvent _TRACE_E1000E_CB_PRE_SAVE_EVENT;
extern TraceEvent _TRACE_E1000E_CB_POST_LOAD_EVENT;
extern TraceEvent _TRACE_E1000E_IO_WRITE_ADDR_EVENT;
extern TraceEvent _TRACE_E1000E_IO_WRITE_DATA_EVENT;
extern TraceEvent _TRACE_E1000E_IO_READ_ADDR_EVENT;
extern TraceEvent _TRACE_E1000E_IO_READ_DATA_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_READ_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_FLASH_EVENT;
extern TraceEvent _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_EVENT;
extern TraceEvent _TRACE_E1000E_MSI_INIT_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_MSIX_INIT_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_EVENT;
extern TraceEvent _TRACE_E1000E_CFG_SUPPORT_VIRTIO_EVENT;
extern TraceEvent _TRACE_E1000E_VM_STATE_RUNNING_EVENT;
extern TraceEvent _TRACE_E1000E_VM_STATE_STOPPED_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_RECEIVE_WROTE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_EVENT;
extern TraceEvent _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_CHECKSUM_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_CHECKSUM_OOB_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_UNFINISHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_OVERFLOW_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_FINISHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_KICK_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_PROCESS_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_DESC_EVENT;
extern TraceEvent _TRACE_SUNGEM_TX_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_TXDMA_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_CHECK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_CHECK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_MULTICAST_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_MAC_COMPARE_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_PACKET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_DISABLED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_BAD_FRAME_SIZE_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_UNMATCHED_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_PROCESS_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_RINGFULL_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_DESC_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_RX_KICK_EVENT;
extern TraceEvent _TRACE_SUNGEM_RESET_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_INVALID_SOF_EVENT;
extern TraceEvent _TRACE_SUNGEM_MII_INVALID_OP_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_GREG_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_GREG_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_TXDMA_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_TXDMA_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_RXDMA_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_RXDMA_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MAC_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MAC_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MIF_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_MIF_READ_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_PCS_WRITE_EVENT;
extern TraceEvent _TRACE_SUNGEM_MMIO_PCS_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_SEB_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_SEB_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_ETX_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_ETX_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_ERX_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_ERX_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MAC_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MAC_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MII_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MII_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_MIF_WRITE_EVENT;
extern TraceEvent _TRACE_SUNHME_MIF_READ_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_DESC_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_XSUM_ADD_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_XSUM_STUFF_EVENT;
extern TraceEvent _TRACE_SUNHME_TX_DONE_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_INCOMING_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_DESTMAC_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_BCAST_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_HASH_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_REJECT_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_FILTER_ACCEPT_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_DESC_EVENT;
extern TraceEvent _TRACE_SUNHME_RX_XSUM_CALC_EVENT;
extern uint16_t _TRACE_LANCE_MEM_READW_DSTATE;
extern uint16_t _TRACE_LANCE_MEM_WRITEW_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_MDIO_READ_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_TX_FRAME_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_RX_FRAME_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_DSTATE;
extern uint16_t _TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_DSTATE;
extern uint16_t _TRACE_MIPSNET_SEND_DSTATE;
extern uint16_t _TRACE_MIPSNET_RECEIVE_DSTATE;
extern uint16_t _TRACE_MIPSNET_READ_DSTATE;
extern uint16_t _TRACE_MIPSNET_WRITE_DSTATE;
extern uint16_t _TRACE_MIPSNET_IRQ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_MII_WRITE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_MII_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_UPDATE_IRQ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_MCAST_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_REJECT_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_RECEIVE_DESC_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_START_XMIT_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_REG_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_REG_WRITE_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_DESC_READ_DSTATE;
extern uint16_t _TRACE_OPEN_ETH_DESC_WRITE_DSTATE;
extern uint16_t _TRACE_PCNET_S_RESET_DSTATE;
extern uint16_t _TRACE_PCNET_USER_INT_DSTATE;
extern uint16_t _TRACE_PCNET_ISR_CHANGE_DSTATE;
extern uint16_t _TRACE_PCNET_INIT_DSTATE;
extern uint16_t _TRACE_PCNET_RLEN_TLEN_DSTATE;
extern uint16_t _TRACE_PCNET_SS32_RDRA_TDRA_DSTATE;
extern uint16_t _TRACE_PCNET_APROM_WRITEB_DSTATE;
extern uint16_t _TRACE_PCNET_APROM_READB_DSTATE;
extern uint16_t _TRACE_PCNET_IOPORT_READ_DSTATE;
extern uint16_t _TRACE_PCNET_IOPORT_WRITE_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_WRITEB_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_WRITEW_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_WRITEL_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_READB_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_READW_DSTATE;
extern uint16_t _TRACE_PCNET_MMIO_READL_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_PARSED_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP4_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP4_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_TCP_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_IP6_EX_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_HASH_DSTATE;
extern uint16_t _TRACE_NET_RX_PKT_RSS_ADD_CHUNK_DSTATE;
extern uint16_t _TRACE_E1000X_RX_CAN_RECV_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000X_VLAN_IS_VLAN_PKT_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_UCAST_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000X_RX_LINK_DOWN_DSTATE;
extern uint16_t _TRACE_E1000X_RX_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000X_RX_OVERSIZED_DSTATE;
extern uint16_t _TRACE_E1000X_MAC_INDICATE_DSTATE;
extern uint16_t _TRACE_E1000X_LINK_NEGOTIATION_START_DSTATE;
extern uint16_t _TRACE_E1000X_LINK_NEGOTIATION_DONE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_READ_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_READ_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_SET_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_READ_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_STATUS_DSTATE;
extern uint16_t _TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE;
extern uint16_t _TRACE_E1000E_TX_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_TX_DESCR_DSTATE;
extern uint16_t _TRACE_E1000E_RING_FREE_SPACE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_CAN_RECV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_HAS_BUFFERS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_VLAN_MISMATCH_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_VLAN_MATCH_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_PS_READ_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_LEN_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_DESCR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RECEIVE_IOV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_FLT_DROPPED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE;
extern uint16_t _TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE;
extern uint16_t _TRACE_E1000E_RX_INTERRUPT_SET_DSTATE;
extern uint16_t _TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_CSO_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RDT_DSTATE;
extern uint16_t _TRACE_E1000E_RX_SET_RFCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_START_RECV_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_STARTED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_TYPE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP4_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_IP6_DSTATE;
extern uint16_t _TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_VLAN_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_RSS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IP_ID_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_ACK_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_NO_VIRTHDR_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE;
extern uint16_t _TRACE_E1000E_VLAN_VET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_CLEAR_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_SET_CAUSE_EXIT_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_WRITE_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_WRITE_ICS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_READ_ICS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_READ_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_READ_ENTRY_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_READ_EXIT_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_REARM_TIMER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_EITR_SET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ITR_SET_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_DSTATE;
extern uint16_t _TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_MSIX_INVALID_DSTATE;
extern uint16_t _TRACE_E1000E_MAC_SET_PERMANENT_DSTATE;
extern uint16_t _TRACE_E1000E_MAC_SET_SW_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PCI_REALIZE_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PCI_UNINIT_DSTATE;
extern uint16_t _TRACE_E1000E_CB_QDEV_RESET_DSTATE;
extern uint16_t _TRACE_E1000E_CB_PRE_SAVE_DSTATE;
extern uint16_t _TRACE_E1000E_CB_POST_LOAD_DSTATE;
extern uint16_t _TRACE_E1000E_IO_WRITE_ADDR_DSTATE;
extern uint16_t _TRACE_E1000E_IO_WRITE_DATA_DSTATE;
extern uint16_t _TRACE_E1000E_IO_READ_ADDR_DSTATE;
extern uint16_t _TRACE_E1000E_IO_READ_DATA_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_READ_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_FLASH_DSTATE;
extern uint16_t _TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_DSTATE;
extern uint16_t _TRACE_E1000E_MSI_INIT_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_MSIX_INIT_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_MSIX_USE_VECTOR_FAIL_DSTATE;
extern uint16_t _TRACE_E1000E_CFG_SUPPORT_VIRTIO_DSTATE;
extern uint16_t _TRACE_E1000E_VM_STATE_RUNNING_DSTATE;
extern uint16_t _TRACE_E1000E_VM_STATE_STOPPED_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_RECEIVE_WROTE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_DSTATE;
extern uint16_t _TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_CHECKSUM_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_CHECKSUM_OOB_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_UNFINISHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_OVERFLOW_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_FINISHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_KICK_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_PROCESS_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_DESC_DSTATE;
extern uint16_t _TRACE_SUNGEM_TX_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_TXDMA_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_CHECK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_CHECK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_MULTICAST_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_MAC_COMPARE_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_PACKET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_DISABLED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_BAD_FRAME_SIZE_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_UNMATCHED_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_PROCESS_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_RINGFULL_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_DESC_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_RX_KICK_DSTATE;
extern uint16_t _TRACE_SUNGEM_RESET_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_INVALID_SOF_DSTATE;
extern uint16_t _TRACE_SUNGEM_MII_INVALID_OP_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_GREG_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_GREG_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_TXDMA_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_TXDMA_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_RXDMA_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_RXDMA_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MAC_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MAC_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MIF_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_MIF_READ_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_PCS_WRITE_DSTATE;
extern uint16_t _TRACE_SUNGEM_MMIO_PCS_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_SEB_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_SEB_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_ETX_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_ETX_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_ERX_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_ERX_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MAC_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MAC_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MII_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MII_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_MIF_WRITE_DSTATE;
extern uint16_t _TRACE_SUNHME_MIF_READ_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_DESC_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_XSUM_ADD_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_XSUM_STUFF_DSTATE;
extern uint16_t _TRACE_SUNHME_TX_DONE_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_INCOMING_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_DESTMAC_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_BCAST_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_HASH_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_REJECT_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_FILTER_ACCEPT_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_DESC_DSTATE;
extern uint16_t _TRACE_SUNHME_RX_XSUM_CALC_DSTATE;
#define TRACE_LANCE_MEM_READW_ENABLED 1
#define TRACE_LANCE_MEM_WRITEW_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_MDIO_READ_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_TX_FRAME_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_RX_FRAME_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_ENABLED 1
#define TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_ENABLED 1
#define TRACE_MIPSNET_SEND_ENABLED 1
#define TRACE_MIPSNET_RECEIVE_ENABLED 1
#define TRACE_MIPSNET_READ_ENABLED 1
#define TRACE_MIPSNET_WRITE_ENABLED 1
#define TRACE_MIPSNET_IRQ_ENABLED 1
#define TRACE_OPEN_ETH_MII_WRITE_ENABLED 1
#define TRACE_OPEN_ETH_MII_READ_ENABLED 1
#define TRACE_OPEN_ETH_UPDATE_IRQ_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_MCAST_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_REJECT_ENABLED 1
#define TRACE_OPEN_ETH_RECEIVE_DESC_ENABLED 1
#define TRACE_OPEN_ETH_START_XMIT_ENABLED 1
#define TRACE_OPEN_ETH_REG_READ_ENABLED 1
#define TRACE_OPEN_ETH_REG_WRITE_ENABLED 1
#define TRACE_OPEN_ETH_DESC_READ_ENABLED 1
#define TRACE_OPEN_ETH_DESC_WRITE_ENABLED 1
#define TRACE_PCNET_S_RESET_ENABLED 1
#define TRACE_PCNET_USER_INT_ENABLED 1
#define TRACE_PCNET_ISR_CHANGE_ENABLED 1
#define TRACE_PCNET_INIT_ENABLED 1
#define TRACE_PCNET_RLEN_TLEN_ENABLED 1
#define TRACE_PCNET_SS32_RDRA_TDRA_ENABLED 1
#define TRACE_PCNET_APROM_WRITEB_ENABLED 1
#define TRACE_PCNET_APROM_READB_ENABLED 1
#define TRACE_PCNET_IOPORT_READ_ENABLED 1
#define TRACE_PCNET_IOPORT_WRITE_ENABLED 1
#define TRACE_PCNET_MMIO_WRITEB_ENABLED 1
#define TRACE_PCNET_MMIO_WRITEW_ENABLED 1
#define TRACE_PCNET_MMIO_WRITEL_ENABLED 1
#define TRACE_PCNET_MMIO_READB_ENABLED 1
#define TRACE_PCNET_MMIO_READW_ENABLED 1
#define TRACE_PCNET_MMIO_READL_ENABLED 1
#define TRACE_NET_RX_PKT_PARSED_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_ENABLED 1
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP4_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP4_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_TCP_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_IP6_EX_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_HASH_ENABLED 1
#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_ENABLED 1
#define TRACE_E1000X_RX_CAN_RECV_DISABLED_ENABLED 1
#define TRACE_E1000X_VLAN_IS_VLAN_PKT_ENABLED 1
#define TRACE_E1000X_RX_FLT_UCAST_MATCH_ENABLED 1
#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_ENABLED 1
#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_ENABLED 1
#define TRACE_E1000X_RX_LINK_DOWN_ENABLED 1
#define TRACE_E1000X_RX_DISABLED_ENABLED 1
#define TRACE_E1000X_RX_OVERSIZED_ENABLED 1
#define TRACE_E1000X_MAC_INDICATE_ENABLED 1
#define TRACE_E1000X_LINK_NEGOTIATION_START_ENABLED 1
#define TRACE_E1000X_LINK_NEGOTIATION_DONE_ENABLED 1
#define TRACE_E1000E_CORE_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_READ_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_READ_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_WRITE_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_SW_RESET_ENABLED 1
#define TRACE_E1000E_CORE_CTRL_PHY_RESET_ENABLED 1
#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_ENABLED 1
#define TRACE_E1000E_LINK_SET_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_READ_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_SET_EXT_PARAMS_ENABLED 1
#define TRACE_E1000E_LINK_STATUS_ENABLED 1
#define TRACE_E1000E_LINK_STATUS_CHANGED_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_RO_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_ENABLED 1
#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_ENABLED 1
#define TRACE_E1000E_WRN_NO_TS_SUPPORT_ENABLED 1
#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_ENABLED 1
#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_ENABLED 1
#define TRACE_E1000E_TX_DISABLED_ENABLED 1
#define TRACE_E1000E_TX_DESCR_ENABLED 1
#define TRACE_E1000E_RING_FREE_SPACE_ENABLED 1
#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_ENABLED 1
#define TRACE_E1000E_RX_CAN_RECV_ENABLED 1
#define TRACE_E1000E_RX_HAS_BUFFERS_ENABLED 1
#define TRACE_E1000E_RX_NULL_DESCRIPTOR_ENABLED 1
#define TRACE_E1000E_RX_FLT_VLAN_MISMATCH_ENABLED 1
#define TRACE_E1000E_RX_FLT_VLAN_MATCH_ENABLED 1
#define TRACE_E1000E_RX_DESC_PS_READ_ENABLED 1
#define TRACE_E1000E_RX_DESC_PS_WRITE_ENABLED 1
#define TRACE_E1000E_RX_DESC_BUFF_SIZES_ENABLED 1
#define TRACE_E1000E_RX_DESC_LEN_ENABLED 1
#define TRACE_E1000E_RX_DESC_BUFF_WRITE_ENABLED 1
#define TRACE_E1000E_RX_DESCR_ENABLED 1
#define TRACE_E1000E_RX_SET_RCTL_ENABLED 1
#define TRACE_E1000E_RX_RECEIVE_IOV_ENABLED 1
#define TRACE_E1000E_RX_FLT_DROPPED_ENABLED 1
#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_ENABLED 1
#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_ENABLED 1
#define TRACE_E1000E_RX_INTERRUPT_SET_ENABLED 1
#define TRACE_E1000E_RX_INTERRUPT_DELAYED_ENABLED 1
#define TRACE_E1000E_RX_SET_CSO_ENABLED 1
#define TRACE_E1000E_RX_SET_RDT_ENABLED 1
#define TRACE_E1000E_RX_SET_RFCTL_ENABLED 1
#define TRACE_E1000E_RX_START_RECV_ENABLED 1
#define TRACE_E1000E_RX_RSS_STARTED_ENABLED 1
#define TRACE_E1000E_RX_RSS_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_RSS_TYPE_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP4_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP6_RFCTL_ENABLED 1
#define TRACE_E1000E_RX_RSS_IP6_ENABLED 1
#define TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_ENABLED 1
#define TRACE_E1000E_RX_METADATA_PROTOCOLS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_VLAN_ENABLED 1
#define TRACE_E1000E_RX_METADATA_RSS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IP_ID_ENABLED 1
#define TRACE_E1000E_RX_METADATA_ACK_ENABLED 1
#define TRACE_E1000E_RX_METADATA_PKT_TYPE_ENABLED 1
#define TRACE_E1000E_RX_METADATA_NO_VIRTHDR_ENABLED 1
#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_ENABLED 1
#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_ENABLED 1
#define TRACE_E1000E_VLAN_VET_ENABLED 1
#define TRACE_E1000E_IRQ_MSI_NOTIFY_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_ENABLED 1
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_ENABLED 1
#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_ENABLED 1
#define TRACE_E1000E_IRQ_CLEAR_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_SET_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_ENABLED 1
#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_ENABLED 1
#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_ENABLED 1
#define TRACE_E1000E_IRQ_SET_CAUSE_EXIT_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_WRITE_ENABLED 1
#define TRACE_E1000E_IRQ_WRITE_ICS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_ENABLED 1
#define TRACE_E1000E_IRQ_READ_ICS_ENABLED 1
#define TRACE_E1000E_IRQ_READ_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_READ_ENTRY_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_READ_EXIT_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_ENABLED 1
#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_ENABLED 1
#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_ENABLED 1
#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_ENABLED 1
#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_ENABLED 1
#define TRACE_E1000E_IRQ_REARM_TIMER_ENABLED 1
#define TRACE_E1000E_IRQ_THROTTLING_TIMER_ENABLED 1
#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_ENABLED 1
#define TRACE_E1000E_IRQ_EITR_SET_ENABLED 1
#define TRACE_E1000E_IRQ_ITR_SET_ENABLED 1
#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_ENABLED 1
#define TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_ENABLED 1
#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_ENABLED 1
#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_ENABLED 1
#define TRACE_E1000E_WRN_MSIX_INVALID_ENABLED 1
#define TRACE_E1000E_MAC_SET_PERMANENT_ENABLED 1
#define TRACE_E1000E_MAC_SET_SW_ENABLED 1
#define TRACE_E1000E_CB_PCI_REALIZE_ENABLED 1
#define TRACE_E1000E_CB_PCI_UNINIT_ENABLED 1
#define TRACE_E1000E_CB_QDEV_RESET_ENABLED 1
#define TRACE_E1000E_CB_PRE_SAVE_ENABLED 1
#define TRACE_E1000E_CB_POST_LOAD_ENABLED 1
#define TRACE_E1000E_IO_WRITE_ADDR_ENABLED 1
#define TRACE_E1000E_IO_WRITE_DATA_ENABLED 1
#define TRACE_E1000E_IO_READ_ADDR_ENABLED 1
#define TRACE_E1000E_IO_READ_DATA_ENABLED 1
#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_FLASH_ENABLED 1
#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_ENABLED 1
#define TRACE_E1000E_MSI_INIT_FAIL_ENABLED 1
#define TRACE_E1000E_MSIX_INIT_FAIL_ENABLED 1
#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_ENABLED 1
#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_ENABLED 1
#define TRACE_E1000E_VM_STATE_RUNNING_ENABLED 1
#define TRACE_E1000E_VM_STATE_STOPPED_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_ENABLED 1
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_ENABLED 1
#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_ENABLED 1
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_ENABLED 1
#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_ENABLED 1
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_ENABLED 1
#define TRACE_SUNGEM_TX_CHECKSUM_ENABLED 1
#define TRACE_SUNGEM_TX_CHECKSUM_OOB_ENABLED 1
#define TRACE_SUNGEM_TX_UNFINISHED_ENABLED 1
#define TRACE_SUNGEM_TX_OVERFLOW_ENABLED 1
#define TRACE_SUNGEM_TX_FINISHED_ENABLED 1
#define TRACE_SUNGEM_TX_KICK_ENABLED 1
#define TRACE_SUNGEM_TX_DISABLED_ENABLED 1
#define TRACE_SUNGEM_TX_PROCESS_ENABLED 1
#define TRACE_SUNGEM_TX_DESC_ENABLED 1
#define TRACE_SUNGEM_TX_RESET_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_TXDMA_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_CHECK_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_CHECK_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_MULTICAST_ENABLED 1
#define TRACE_SUNGEM_RX_MAC_COMPARE_ENABLED 1
#define TRACE_SUNGEM_RX_PACKET_ENABLED 1
#define TRACE_SUNGEM_RX_DISABLED_ENABLED 1
#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_ENABLED 1
#define TRACE_SUNGEM_RX_UNMATCHED_ENABLED 1
#define TRACE_SUNGEM_RX_PROCESS_ENABLED 1
#define TRACE_SUNGEM_RX_RINGFULL_ENABLED 1
#define TRACE_SUNGEM_RX_DESC_ENABLED 1
#define TRACE_SUNGEM_RX_RESET_ENABLED 1
#define TRACE_SUNGEM_RX_KICK_ENABLED 1
#define TRACE_SUNGEM_RESET_ENABLED 1
#define TRACE_SUNGEM_MII_WRITE_ENABLED 1
#define TRACE_SUNGEM_MII_READ_ENABLED 1
#define TRACE_SUNGEM_MII_INVALID_SOF_ENABLED 1
#define TRACE_SUNGEM_MII_INVALID_OP_ENABLED 1
#define TRACE_SUNGEM_MMIO_GREG_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_GREG_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_TXDMA_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_RXDMA_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_MAC_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_MAC_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_MIF_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_MIF_READ_ENABLED 1
#define TRACE_SUNGEM_MMIO_PCS_WRITE_ENABLED 1
#define TRACE_SUNGEM_MMIO_PCS_READ_ENABLED 1
#define TRACE_SUNHME_SEB_WRITE_ENABLED 1
#define TRACE_SUNHME_SEB_READ_ENABLED 1
#define TRACE_SUNHME_ETX_WRITE_ENABLED 1
#define TRACE_SUNHME_ETX_READ_ENABLED 1
#define TRACE_SUNHME_ERX_WRITE_ENABLED 1
#define TRACE_SUNHME_ERX_READ_ENABLED 1
#define TRACE_SUNHME_MAC_WRITE_ENABLED 1
#define TRACE_SUNHME_MAC_READ_ENABLED 1
#define TRACE_SUNHME_MII_WRITE_ENABLED 1
#define TRACE_SUNHME_MII_READ_ENABLED 1
#define TRACE_SUNHME_MIF_WRITE_ENABLED 1
#define TRACE_SUNHME_MIF_READ_ENABLED 1
#define TRACE_SUNHME_TX_DESC_ENABLED 1
#define TRACE_SUNHME_TX_XSUM_ADD_ENABLED 1
#define TRACE_SUNHME_TX_XSUM_STUFF_ENABLED 1
#define TRACE_SUNHME_TX_DONE_ENABLED 1
#define TRACE_SUNHME_RX_INCOMING_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_DESTMAC_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_REJECT_ENABLED 1
#define TRACE_SUNHME_RX_FILTER_ACCEPT_ENABLED 1
#define TRACE_SUNHME_RX_DESC_ENABLED 1
#define TRACE_SUNHME_RX_XSUM_CALC_ENABLED 1

#define TRACE_LANCE_MEM_READW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_lance_mem_readw(uint64_t addr, uint32_t ret)
{
}

static inline void trace_lance_mem_readw(uint64_t addr, uint32_t ret)
{
    if (true) {
        _nocheck__trace_lance_mem_readw(addr, ret);
    }
}

#define TRACE_LANCE_MEM_WRITEW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_lance_mem_writew(uint64_t addr, uint32_t val)
{
}

static inline void trace_lance_mem_writew(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_lance_mem_writew(addr, val);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_memory_read(uint32_t addr, uint32_t value)
{
}

static inline void trace_milkymist_minimac2_memory_read(uint32_t addr, uint32_t value)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_memory_read(addr, value);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_memory_write(uint32_t addr, uint32_t value)
{
}

static inline void trace_milkymist_minimac2_memory_write(uint32_t addr, uint32_t value)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_memory_write(addr, value);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_mdio_write(uint8_t phy_addr, uint8_t addr, uint16_t value)
{
}

static inline void trace_milkymist_minimac2_mdio_write(uint8_t phy_addr, uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_mdio_write(phy_addr, addr, value);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_MDIO_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_mdio_read(uint8_t phy_addr, uint8_t addr, uint16_t value)
{
}

static inline void trace_milkymist_minimac2_mdio_read(uint8_t phy_addr, uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_mdio_read(phy_addr, addr, value);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_TX_FRAME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_tx_frame(uint32_t length)
{
}

static inline void trace_milkymist_minimac2_tx_frame(uint32_t length)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_tx_frame(length);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_RX_FRAME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_rx_frame(const void * buf, uint32_t length)
{
}

static inline void trace_milkymist_minimac2_rx_frame(const void * buf, uint32_t length)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_rx_frame(buf, length);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_rx_transfer(const void * buf, uint32_t length)
{
}

static inline void trace_milkymist_minimac2_rx_transfer(const void * buf, uint32_t length)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_rx_transfer(buf, length);
    }
}

#define TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_raise_irq_rx(void)
{
}

static inline void trace_milkymist_minimac2_raise_irq_rx(void)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_raise_irq_rx();
    }
}

#define TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_lower_irq_rx(void)
{
}

static inline void trace_milkymist_minimac2_lower_irq_rx(void)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_lower_irq_rx();
    }
}

#define TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_milkymist_minimac2_pulse_irq_tx(void)
{
}

static inline void trace_milkymist_minimac2_pulse_irq_tx(void)
{
    if (true) {
        _nocheck__trace_milkymist_minimac2_pulse_irq_tx();
    }
}

#define TRACE_MIPSNET_SEND_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_mipsnet_send(uint32_t size)
{
}

static inline void trace_mipsnet_send(uint32_t size)
{
    if (true) {
        _nocheck__trace_mipsnet_send(size);
    }
}

#define TRACE_MIPSNET_RECEIVE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_mipsnet_receive(uint32_t size)
{
}

static inline void trace_mipsnet_receive(uint32_t size)
{
    if (true) {
        _nocheck__trace_mipsnet_receive(size);
    }
}

#define TRACE_MIPSNET_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_mipsnet_read(uint64_t addr, uint32_t val)
{
}

static inline void trace_mipsnet_read(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_mipsnet_read(addr, val);
    }
}

#define TRACE_MIPSNET_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_mipsnet_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_mipsnet_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_mipsnet_write(addr, val);
    }
}

#define TRACE_MIPSNET_IRQ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_mipsnet_irq(uint32_t isr, uint32_t intctl)
{
}

static inline void trace_mipsnet_irq(uint32_t isr, uint32_t intctl)
{
    if (true) {
        _nocheck__trace_mipsnet_irq(isr, intctl);
    }
}

#define TRACE_OPEN_ETH_MII_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_mii_write(unsigned idx, uint16_t v)
{
}

static inline void trace_open_eth_mii_write(unsigned idx, uint16_t v)
{
    if (true) {
        _nocheck__trace_open_eth_mii_write(idx, v);
    }
}

#define TRACE_OPEN_ETH_MII_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_mii_read(unsigned idx, uint16_t v)
{
}

static inline void trace_open_eth_mii_read(unsigned idx, uint16_t v)
{
    if (true) {
        _nocheck__trace_open_eth_mii_read(idx, v);
    }
}

#define TRACE_OPEN_ETH_UPDATE_IRQ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_update_irq(uint32_t v)
{
}

static inline void trace_open_eth_update_irq(uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_update_irq(v);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_receive(unsigned len)
{
}

static inline void trace_open_eth_receive(unsigned len)
{
    if (true) {
        _nocheck__trace_open_eth_receive(len);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_MCAST_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1)
{
}

static inline void trace_open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1)
{
    if (true) {
        _nocheck__trace_open_eth_receive_mcast(idx, h0, h1);
    }
}

#define TRACE_OPEN_ETH_RECEIVE_REJECT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_receive_reject(void)
{
}

static inline void trace_open_eth_receive_reject(void)
{
    if (true) {
        _nocheck__trace_open_eth_receive_reject();
    }
}

#define TRACE_OPEN_ETH_RECEIVE_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_receive_desc(uint32_t addr, uint32_t len_flags)
{
}

static inline void trace_open_eth_receive_desc(uint32_t addr, uint32_t len_flags)
{
    if (true) {
        _nocheck__trace_open_eth_receive_desc(addr, len_flags);
    }
}

#define TRACE_OPEN_ETH_START_XMIT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len)
{
}

static inline void trace_open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len)
{
    if (true) {
        _nocheck__trace_open_eth_start_xmit(addr, len, tx_len);
    }
}

#define TRACE_OPEN_ETH_REG_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_reg_read(uint32_t addr, uint32_t v)
{
}

static inline void trace_open_eth_reg_read(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_reg_read(addr, v);
    }
}

#define TRACE_OPEN_ETH_REG_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_reg_write(uint32_t addr, uint32_t v)
{
}

static inline void trace_open_eth_reg_write(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_reg_write(addr, v);
    }
}

#define TRACE_OPEN_ETH_DESC_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_desc_read(uint32_t addr, uint32_t v)
{
}

static inline void trace_open_eth_desc_read(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_desc_read(addr, v);
    }
}

#define TRACE_OPEN_ETH_DESC_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_open_eth_desc_write(uint32_t addr, uint32_t v)
{
}

static inline void trace_open_eth_desc_write(uint32_t addr, uint32_t v)
{
    if (true) {
        _nocheck__trace_open_eth_desc_write(addr, v);
    }
}

#define TRACE_PCNET_S_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_s_reset(void * s)
{
}

static inline void trace_pcnet_s_reset(void * s)
{
    if (true) {
        _nocheck__trace_pcnet_s_reset(s);
    }
}

#define TRACE_PCNET_USER_INT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_user_int(void * s)
{
}

static inline void trace_pcnet_user_int(void * s)
{
    if (true) {
        _nocheck__trace_pcnet_user_int(s);
    }
}

#define TRACE_PCNET_ISR_CHANGE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_isr_change(void * s, uint32_t isr, uint32_t isr_old)
{
}

static inline void trace_pcnet_isr_change(void * s, uint32_t isr, uint32_t isr_old)
{
    if (true) {
        _nocheck__trace_pcnet_isr_change(s, isr, isr_old);
    }
}

#define TRACE_PCNET_INIT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_init(void * s, uint64_t init_addr)
{
}

static inline void trace_pcnet_init(void * s, uint64_t init_addr)
{
    if (true) {
        _nocheck__trace_pcnet_init(s, init_addr);
    }
}

#define TRACE_PCNET_RLEN_TLEN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_rlen_tlen(void * s, uint32_t rlen, uint32_t tlen)
{
}

static inline void trace_pcnet_rlen_tlen(void * s, uint32_t rlen, uint32_t tlen)
{
    if (true) {
        _nocheck__trace_pcnet_rlen_tlen(s, rlen, tlen);
    }
}

#define TRACE_PCNET_SS32_RDRA_TDRA_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_ss32_rdra_tdra(void * s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl)
{
}

static inline void trace_pcnet_ss32_rdra_tdra(void * s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl)
{
    if (true) {
        _nocheck__trace_pcnet_ss32_rdra_tdra(s, ss32, rdra, rcvrl, tdra, xmtrl);
    }
}

#define TRACE_PCNET_APROM_WRITEB_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_aprom_writeb(void * opaque, uint32_t addr, uint32_t val)
{
}

static inline void trace_pcnet_aprom_writeb(void * opaque, uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_aprom_writeb(opaque, addr, val);
    }
}

#define TRACE_PCNET_APROM_READB_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_aprom_readb(void * opaque, uint32_t addr, uint32_t val)
{
}

static inline void trace_pcnet_aprom_readb(void * opaque, uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_aprom_readb(opaque, addr, val);
    }
}

#define TRACE_PCNET_IOPORT_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_ioport_read(void * opaque, uint64_t addr, unsigned size)
{
}

static inline void trace_pcnet_ioport_read(void * opaque, uint64_t addr, unsigned size)
{
    if (true) {
        _nocheck__trace_pcnet_ioport_read(opaque, addr, size);
    }
}

#define TRACE_PCNET_IOPORT_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_ioport_write(void * opaque, uint64_t addr, uint64_t data, unsigned size)
{
}

static inline void trace_pcnet_ioport_write(void * opaque, uint64_t addr, uint64_t data, unsigned size)
{
    if (true) {
        _nocheck__trace_pcnet_ioport_write(opaque, addr, data, size);
    }
}

#define TRACE_PCNET_MMIO_WRITEB_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_writeb(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_writeb(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_writeb(opaque, addr, val);
    }
}

#define TRACE_PCNET_MMIO_WRITEW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_writew(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_writew(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_writew(opaque, addr, val);
    }
}

#define TRACE_PCNET_MMIO_WRITEL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_writel(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_writel(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_writel(opaque, addr, val);
    }
}

#define TRACE_PCNET_MMIO_READB_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_readb(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_readb(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_readb(opaque, addr, val);
    }
}

#define TRACE_PCNET_MMIO_READW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_readw(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_readw(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_readw(opaque, addr, val);
    }
}

#define TRACE_PCNET_MMIO_READL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_pcnet_mmio_readl(void * opaque, uint64_t addr, uint32_t val)
{
}

static inline void trace_pcnet_mmio_readl(void * opaque, uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_pcnet_mmio_readl(opaque, addr, val);
    }
}

#define TRACE_NET_RX_PKT_PARSED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_parsed(bool ip4, bool ip6, bool udp, bool tcp, size_t l3o, size_t l4o, size_t l5o)
{
}

static inline void trace_net_rx_pkt_parsed(bool ip4, bool ip6, bool udp, bool tcp, size_t l3o, size_t l4o, size_t l5o)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_parsed(ip4, ip6, udp, tcp, l3o, l4o, l5o);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_entry(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_validate_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_not_xxp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_validate_not_xxp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_not_xxp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_ip4_fragment(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_validate_ip4_fragment(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_ip4_fragment();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_validate_csum(bool csum_valid)
{
}

static inline void trace_net_rx_pkt_l4_csum_validate_csum(bool csum_valid)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_validate_csum(csum_valid);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_entry(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_udp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip4_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_udp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_tcp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip4_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip4_tcp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_udp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip6_udp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_udp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_tcp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_ip6_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ip6_tcp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_ph_csum(cntr, csl);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum)
{
}

static inline void trace_net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_calc_csum(l4hdr_off, csl, cntr, csum);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_entry(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_entry();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_tcp(l4_cso);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_udp(l4_cso);
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_not_xxp(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_not_xxp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_not_xxp();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_ip4_fragment(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_ip4_fragment(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_ip4_fragment();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum();
    }
}

#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum)
{
}

static inline void trace_net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l4_csum_fix_csum(cso, csum);
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_entry(void)
{
}

static inline void trace_net_rx_pkt_l3_csum_validate_entry(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_entry();
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_not_ip4(void)
{
}

static inline void trace_net_rx_pkt_l3_csum_validate_not_ip4(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_not_ip4();
    }
}

#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid)
{
}

static inline void trace_net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_l3_csum_validate_csum(l3hdr_off, csl, cntr, csum, csum_valid);
    }
}

#define TRACE_NET_RX_PKT_RSS_IP4_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip4(void)
{
}

static inline void trace_net_rx_pkt_rss_ip4(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip4();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP4_TCP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip4_tcp(void)
{
}

static inline void trace_net_rx_pkt_rss_ip4_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip4_tcp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_TCP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_tcp(void)
{
}

static inline void trace_net_rx_pkt_rss_ip6_tcp(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_tcp();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6(void)
{
}

static inline void trace_net_rx_pkt_rss_ip6(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6();
    }
}

#define TRACE_NET_RX_PKT_RSS_IP6_EX_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_ip6_ex(void)
{
}

static inline void trace_net_rx_pkt_rss_ip6_ex(void)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_ip6_ex();
    }
}

#define TRACE_NET_RX_PKT_RSS_HASH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash)
{
}

static inline void trace_net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_hash(rss_length, rss_hash);
    }
}

#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset)
{
}

static inline void trace_net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset)
{
    if (true) {
        _nocheck__trace_net_rx_pkt_rss_add_chunk(ptr, size, input_offset);
    }
}

#define TRACE_E1000X_RX_CAN_RECV_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master)
{
}

static inline void trace_e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master)
{
    if (true) {
        _nocheck__trace_e1000x_rx_can_recv_disabled(link_up, rx_enabled, pci_master);
    }
}

#define TRACE_E1000X_VLAN_IS_VLAN_PKT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet)
{
}

static inline void trace_e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet)
{
    if (true) {
        _nocheck__trace_e1000x_vlan_is_vlan_pkt(is_vlan_pkt, eth_proto, vet);
    }
}

#define TRACE_E1000X_RX_FLT_UCAST_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_ucast_match(idx, b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_ucast_mismatch(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val)
{
}

static inline void trace_e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val)
{
    if (true) {
        _nocheck__trace_e1000x_rx_flt_inexact_mismatch(b0, b1, b2, b3, b4, b5, mo, mta, mta_val);
    }
}

#define TRACE_E1000X_RX_LINK_DOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_link_down(uint32_t status_reg)
{
}

static inline void trace_e1000x_rx_link_down(uint32_t status_reg)
{
    if (true) {
        _nocheck__trace_e1000x_rx_link_down(status_reg);
    }
}

#define TRACE_E1000X_RX_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_disabled(uint32_t rctl_reg)
{
}

static inline void trace_e1000x_rx_disabled(uint32_t rctl_reg)
{
    if (true) {
        _nocheck__trace_e1000x_rx_disabled(rctl_reg);
    }
}

#define TRACE_E1000X_RX_OVERSIZED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_rx_oversized(size_t size)
{
}

static inline void trace_e1000x_rx_oversized(size_t size)
{
    if (true) {
        _nocheck__trace_e1000x_rx_oversized(size);
    }
}

#define TRACE_E1000X_MAC_INDICATE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000x_mac_indicate(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000X_LINK_NEGOTIATION_START_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_link_negotiation_start(void)
{
}

static inline void trace_e1000x_link_negotiation_start(void)
{
    if (true) {
        _nocheck__trace_e1000x_link_negotiation_start();
    }
}

#define TRACE_E1000X_LINK_NEGOTIATION_DONE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000x_link_negotiation_done(void)
{
}

static inline void trace_e1000x_link_negotiation_done(void)
{
    if (true) {
        _nocheck__trace_e1000x_link_negotiation_done();
    }
}

#define TRACE_E1000E_CORE_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_write(uint64_t index, uint32_t size, uint64_t val)
{
}

static inline void trace_e1000e_core_write(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_write(index, size, val);
    }
}

#define TRACE_E1000E_CORE_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_read(uint64_t index, uint32_t size, uint64_t val)
{
}

static inline void trace_e1000e_core_read(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_read(index, size, val);
    }
}

#define TRACE_E1000E_CORE_MDIC_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data)
{
}

static inline void trace_e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_read(page, addr, data);
    }
}

#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr)
{
}

static inline void trace_e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_read_unhandled(page, addr);
    }
}

#define TRACE_E1000E_CORE_MDIC_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data)
{
}

static inline void trace_e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_write(page, addr, data);
    }
}

#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr)
{
}

static inline void trace_e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_core_mdic_write_unhandled(page, addr);
    }
}

#define TRACE_E1000E_CORE_CTRL_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_write(uint64_t index, uint32_t val)
{
}

static inline void trace_e1000e_core_ctrl_write(uint64_t index, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_write(index, val);
    }
}

#define TRACE_E1000E_CORE_CTRL_SW_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_sw_reset(void)
{
}

static inline void trace_e1000e_core_ctrl_sw_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_sw_reset();
    }
}

#define TRACE_E1000E_CORE_CTRL_PHY_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_core_ctrl_phy_reset(void)
{
}

static inline void trace_e1000e_core_ctrl_phy_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_core_ctrl_phy_reset();
    }
}

#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_autoneg_flowctl(bool enabled)
{
}

static inline void trace_e1000e_link_autoneg_flowctl(bool enabled)
{
    if (true) {
        _nocheck__trace_e1000e_link_autoneg_flowctl(enabled);
    }
}

#define TRACE_E1000E_LINK_SET_PARAMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
}

static inline void trace_e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (true) {
        _nocheck__trace_e1000e_link_set_params(autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
    }
}

#define TRACE_E1000E_LINK_READ_PARAMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
}

static inline void trace_e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl)
{
    if (true) {
        _nocheck__trace_e1000e_link_read_params(autodetect, speed, force_spd, force_dplx, rx_fctl, tx_fctl);
    }
}

#define TRACE_E1000E_LINK_SET_EXT_PARAMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass)
{
}

static inline void trace_e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass)
{
    if (true) {
        _nocheck__trace_e1000e_link_set_ext_params(asd_check, speed_select_bypass);
    }
}

#define TRACE_E1000E_LINK_STATUS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv)
{
}

static inline void trace_e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv)
{
    if (true) {
        _nocheck__trace_e1000e_link_status(link_up, full_dplx, speed, asdv);
    }
}

#define TRACE_E1000E_LINK_STATUS_CHANGED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_link_status_changed(bool status)
{
}

static inline void trace_e1000e_link_status_changed(bool status)
{
    if (true) {
        _nocheck__trace_e1000e_link_status_changed(status);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_RO_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val)
{
}

static inline void trace_e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_ro(index, size, val);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val)
{
}

static inline void trace_e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_unknown(index, size, val);
    }
}

#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size)
{
}

static inline void trace_e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_read_unknown(index, size);
    }
}

#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_read_trivial(uint32_t index)
{
}

static inline void trace_e1000e_wrn_regs_read_trivial(uint32_t index)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_read_trivial(index);
    }
}

#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_regs_write_trivial(uint32_t index)
{
}

static inline void trace_e1000e_wrn_regs_write_trivial(uint32_t index)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_regs_write_trivial(index);
    }
}

#define TRACE_E1000E_WRN_NO_TS_SUPPORT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_no_ts_support(void)
{
}

static inline void trace_e1000e_wrn_no_ts_support(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_no_ts_support();
    }
}

#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_no_snap_support(void)
{
}

static inline void trace_e1000e_wrn_no_snap_support(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_no_snap_support();
    }
}

#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported(void)
{
}

static inline void trace_e1000e_wrn_iscsi_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported();
    }
}

#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported(void)
{
}

static inline void trace_e1000e_wrn_nfsw_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported();
    }
}

#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported(void)
{
}

static inline void trace_e1000e_wrn_nfsr_filtering_not_supported(void)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported();
    }
}

#define TRACE_E1000E_TX_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_tx_disabled(void)
{
}

static inline void trace_e1000e_tx_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_tx_disabled();
    }
}

#define TRACE_E1000E_TX_DESCR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_tx_descr(void * addr, uint32_t lower, uint32_t upper)
{
}

static inline void trace_e1000e_tx_descr(void * addr, uint32_t lower, uint32_t upper)
{
    if (true) {
        _nocheck__trace_e1000e_tx_descr(addr, lower, upper);
    }
}

#define TRACE_E1000E_RING_FREE_SPACE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt)
{
}

static inline void trace_e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt)
{
    if (true) {
        _nocheck__trace_e1000e_ring_free_space(ridx, rdlen, rdh, rdt);
    }
}

#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_can_recv_rings_full(void)
{
}

static inline void trace_e1000e_rx_can_recv_rings_full(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_can_recv_rings_full();
    }
}

#define TRACE_E1000E_RX_CAN_RECV_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_can_recv(void)
{
}

static inline void trace_e1000e_rx_can_recv(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_can_recv();
    }
}

#define TRACE_E1000E_RX_HAS_BUFFERS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size)
{
}

static inline void trace_e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size)
{
    if (true) {
        _nocheck__trace_e1000e_rx_has_buffers(ridx, free_desc, total_size, desc_buf_size);
    }
}

#define TRACE_E1000E_RX_NULL_DESCRIPTOR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_null_descriptor(void)
{
}

static inline void trace_e1000e_rx_null_descriptor(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_null_descriptor();
    }
}

#define TRACE_E1000E_RX_FLT_VLAN_MISMATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_vlan_mismatch(uint16_t vid)
{
}

static inline void trace_e1000e_rx_flt_vlan_mismatch(uint16_t vid)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_vlan_mismatch(vid);
    }
}

#define TRACE_E1000E_RX_FLT_VLAN_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_vlan_match(uint16_t vid)
{
}

static inline void trace_e1000e_rx_flt_vlan_match(uint16_t vid)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_vlan_match(vid);
    }
}

#define TRACE_E1000E_RX_DESC_PS_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3)
{
}

static inline void trace_e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_ps_read(a0, a1, a2, a3);
    }
}

#define TRACE_E1000E_RX_DESC_PS_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3)
{
}

static inline void trace_e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_ps_write(a0, a1, a2, a3);
    }
}

#define TRACE_E1000E_RX_DESC_BUFF_SIZES_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3)
{
}

static inline void trace_e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_buff_sizes(b0, b1, b2, b3);
    }
}

#define TRACE_E1000E_RX_DESC_LEN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_len(uint8_t rx_desc_len)
{
}

static inline void trace_e1000e_rx_desc_len(uint8_t rx_desc_len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_len(rx_desc_len);
    }
}

#define TRACE_E1000E_RX_DESC_BUFF_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len)
{
}

static inline void trace_e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_desc_buff_write(idx, addr, offset, source, len);
    }
}

#define TRACE_E1000E_RX_DESCR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_descr(int ridx, uint64_t base, uint8_t len)
{
}

static inline void trace_e1000e_rx_descr(int ridx, uint64_t base, uint8_t len)
{
    if (true) {
        _nocheck__trace_e1000e_rx_descr(ridx, base, len);
    }
}

#define TRACE_E1000E_RX_SET_RCTL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rctl(uint32_t rctl)
{
}

static inline void trace_e1000e_rx_set_rctl(uint32_t rctl)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rctl(rctl);
    }
}

#define TRACE_E1000E_RX_RECEIVE_IOV_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_receive_iov(int iovcnt)
{
}

static inline void trace_e1000e_rx_receive_iov(int iovcnt)
{
    if (true) {
        _nocheck__trace_e1000e_rx_receive_iov(iovcnt);
    }
}

#define TRACE_E1000E_RX_FLT_DROPPED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_flt_dropped(void)
{
}

static inline void trace_e1000e_rx_flt_dropped(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_flt_dropped();
    }
}

#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_written_to_guest(uint32_t causes)
{
}

static inline void trace_e1000e_rx_written_to_guest(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_written_to_guest(causes);
    }
}

#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_not_written_to_guest(uint32_t causes)
{
}

static inline void trace_e1000e_rx_not_written_to_guest(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_not_written_to_guest(causes);
    }
}

#define TRACE_E1000E_RX_INTERRUPT_SET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_interrupt_set(uint32_t causes)
{
}

static inline void trace_e1000e_rx_interrupt_set(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_interrupt_set(causes);
    }
}

#define TRACE_E1000E_RX_INTERRUPT_DELAYED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_interrupt_delayed(uint32_t causes)
{
}

static inline void trace_e1000e_rx_interrupt_delayed(uint32_t causes)
{
    if (true) {
        _nocheck__trace_e1000e_rx_interrupt_delayed(causes);
    }
}

#define TRACE_E1000E_RX_SET_CSO_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_set_cso(int cso_state)
{
}

static inline void trace_e1000e_rx_set_cso(int cso_state)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_cso(cso_state);
    }
}

#define TRACE_E1000E_RX_SET_RDT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rdt(int queue_idx, uint32_t val)
{
}

static inline void trace_e1000e_rx_set_rdt(int queue_idx, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rdt(queue_idx, val);
    }
}

#define TRACE_E1000E_RX_SET_RFCTL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_set_rfctl(uint32_t val)
{
}

static inline void trace_e1000e_rx_set_rfctl(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_rx_set_rfctl(val);
    }
}

#define TRACE_E1000E_RX_START_RECV_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_start_recv(void)
{
}

static inline void trace_e1000e_rx_start_recv(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_start_recv();
    }
}

#define TRACE_E1000E_RX_RSS_STARTED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_started(void)
{
}

static inline void trace_e1000e_rx_rss_started(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_started();
    }
}

#define TRACE_E1000E_RX_RSS_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_disabled(void)
{
}

static inline void trace_e1000e_rx_rss_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_disabled();
    }
}

#define TRACE_E1000E_RX_RSS_TYPE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_type(uint32_t type)
{
}

static inline void trace_e1000e_rx_rss_type(uint32_t type)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_type(type);
    }
}

#define TRACE_E1000E_RX_RSS_IP4_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip4(bool isfragment, bool istcp, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled)
{
}

static inline void trace_e1000e_rx_rss_ip4(bool isfragment, bool istcp, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip4(isfragment, istcp, mrqc, tcpipv4_enabled, ipv4_enabled);
    }
}

#define TRACE_E1000E_RX_RSS_IP6_RFCTL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip6_rfctl(uint32_t rfctl)
{
}

static inline void trace_e1000e_rx_rss_ip6_rfctl(uint32_t rfctl)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip6_rfctl(rfctl);
    }
}

#define TRACE_E1000E_RX_RSS_IP6_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, bool istcp, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6_enabled, bool ipv6ex_enabled, bool ipv6_enabled)
{
}

static inline void trace_e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, bool istcp, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6_enabled, bool ipv6ex_enabled, bool ipv6_enabled)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_ip6(ex_dis, new_ex_dis, istcp, has_ext_headers, ex_dst_valid, ex_src_valid, mrqc, tcpipv6_enabled, ipv6ex_enabled, ipv6_enabled);
    }
}

#define TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_rss_dispatched_to_queue(int queue_idx)
{
}

static inline void trace_e1000e_rx_rss_dispatched_to_queue(int queue_idx)
{
    if (true) {
        _nocheck__trace_e1000e_rx_rss_dispatched_to_queue(queue_idx);
    }
}

#define TRACE_E1000E_RX_METADATA_PROTOCOLS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_protocols(bool isip4, bool isip6, bool isudp, bool istcp)
{
}

static inline void trace_e1000e_rx_metadata_protocols(bool isip4, bool isip6, bool isudp, bool istcp)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_protocols(isip4, isip6, isudp, istcp);
    }
}

#define TRACE_E1000E_RX_METADATA_VLAN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_vlan(uint16_t vlan_tag)
{
}

static inline void trace_e1000e_rx_metadata_vlan(uint16_t vlan_tag)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_vlan(vlan_tag);
    }
}

#define TRACE_E1000E_RX_METADATA_RSS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq)
{
}

static inline void trace_e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_rss(rss, mrq);
    }
}

#define TRACE_E1000E_RX_METADATA_IP_ID_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ip_id(uint16_t ip_id)
{
}

static inline void trace_e1000e_rx_metadata_ip_id(uint16_t ip_id)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ip_id(ip_id);
    }
}

#define TRACE_E1000E_RX_METADATA_ACK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ack(void)
{
}

static inline void trace_e1000e_rx_metadata_ack(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ack();
    }
}

#define TRACE_E1000E_RX_METADATA_PKT_TYPE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_pkt_type(uint32_t pkt_type)
{
}

static inline void trace_e1000e_rx_metadata_pkt_type(uint32_t pkt_type)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_pkt_type(pkt_type);
    }
}

#define TRACE_E1000E_RX_METADATA_NO_VIRTHDR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_no_virthdr(void)
{
}

static inline void trace_e1000e_rx_metadata_no_virthdr(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_no_virthdr();
    }
}

#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info(void)
{
}

static inline void trace_e1000e_rx_metadata_virthdr_no_csum_info(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info();
    }
}

#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l3_cso_disabled(void)
{
}

static inline void trace_e1000e_rx_metadata_l3_cso_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l3_cso_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l4_cso_disabled(void)
{
}

static inline void trace_e1000e_rx_metadata_l4_cso_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l4_cso_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed(void)
{
}

static inline void trace_e1000e_rx_metadata_l3_csum_validation_failed(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed();
    }
}

#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed(void)
{
}

static inline void trace_e1000e_rx_metadata_l4_csum_validation_failed(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed();
    }
}

#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_status_flags(uint32_t status_flags)
{
}

static inline void trace_e1000e_rx_metadata_status_flags(uint32_t status_flags)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_status_flags(status_flags);
    }
}

#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled(void)
{
}

static inline void trace_e1000e_rx_metadata_ipv6_sum_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled();
    }
}

#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled(void)
{
}

static inline void trace_e1000e_rx_metadata_ipv6_filtering_disabled(void)
{
    if (true) {
        _nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled();
    }
}

#define TRACE_E1000E_VLAN_VET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_vlan_vet(uint16_t vet)
{
}

static inline void trace_e1000e_vlan_vet(uint16_t vet)
{
    if (true) {
        _nocheck__trace_e1000e_vlan_vet(vet);
    }
}

#define TRACE_E1000E_IRQ_MSI_NOTIFY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_msi_notify(uint32_t cause)
{
}

static inline void trace_e1000e_irq_msi_notify(uint32_t cause)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msi_notify(cause);
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_no_pending_interrupts(void)
{
}

static inline void trace_e1000e_irq_throttling_no_pending_interrupts(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_no_pending_interrupts();
    }
}

#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_msi_notify_postponed(void)
{
}

static inline void trace_e1000e_irq_msi_notify_postponed(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msi_notify_postponed();
    }
}

#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_legacy_notify_postponed(void)
{
}

static inline void trace_e1000e_irq_legacy_notify_postponed(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_legacy_notify_postponed();
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_no_pending_vec(int idx)
{
}

static inline void trace_e1000e_irq_throttling_no_pending_vec(int idx)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_no_pending_vec(idx);
    }
}

#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_notify_postponed_vec(int idx)
{
}

static inline void trace_e1000e_irq_msix_notify_postponed_vec(int idx)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_notify_postponed_vec(idx);
    }
}

#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_legacy_notify(bool level)
{
}

static inline void trace_e1000e_irq_legacy_notify(bool level)
{
    if (true) {
        _nocheck__trace_e1000e_irq_legacy_notify(level);
    }
}

#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_notify_vec(uint32_t vector)
{
}

static inline void trace_e1000e_irq_msix_notify_vec(uint32_t vector)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_notify_vec(vector);
    }
}

#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_postponed_by_xitr(uint32_t reg)
{
}

static inline void trace_e1000e_irq_postponed_by_xitr(uint32_t reg)
{
    if (true) {
        _nocheck__trace_e1000e_irq_postponed_by_xitr(reg);
    }
}

#define TRACE_E1000E_IRQ_CLEAR_IMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_clear_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
}

static inline void trace_e1000e_irq_clear_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_clear_ims(bits, old_ims, new_ims);
    }
}

#define TRACE_E1000E_IRQ_SET_IMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_set_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
}

static inline void trace_e1000e_irq_set_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_ims(bits, old_ims, new_ims);
    }
}

#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_fix_icr_asserted(uint32_t new_val)
{
}

static inline void trace_e1000e_irq_fix_icr_asserted(uint32_t new_val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fix_icr_asserted(new_val);
    }
}

#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_add_msi_other(uint32_t new_val)
{
}

static inline void trace_e1000e_irq_add_msi_other(uint32_t new_val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_add_msi_other(new_val);
    }
}

#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims)
{
}

static inline void trace_e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_pending_interrupts(pending, icr, ims);
    }
}

#define TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_set_cause_entry(uint32_t val, uint32_t icr)
{
}

static inline void trace_e1000e_irq_set_cause_entry(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_cause_entry(val, icr);
    }
}

#define TRACE_E1000E_IRQ_SET_CAUSE_EXIT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_set_cause_exit(uint32_t val, uint32_t icr)
{
}

static inline void trace_e1000e_irq_set_cause_exit(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_set_cause_exit(val, icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_write(uint32_t bits, uint32_t old_icr, uint32_t new_icr)
{
}

static inline void trace_e1000e_irq_icr_write(uint32_t bits, uint32_t old_icr, uint32_t new_icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_write(bits, old_icr, new_icr);
    }
}

#define TRACE_E1000E_IRQ_WRITE_ICS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_write_ics(uint32_t val)
{
}

static inline void trace_e1000e_irq_write_ics(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_write_ics(val);
    }
}

#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_process_iame(void)
{
}

static inline void trace_e1000e_irq_icr_process_iame(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_process_iame();
    }
}

#define TRACE_E1000E_IRQ_READ_ICS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_read_ics(uint32_t ics)
{
}

static inline void trace_e1000e_irq_read_ics(uint32_t ics)
{
    if (true) {
        _nocheck__trace_e1000e_irq_read_ics(ics);
    }
}

#define TRACE_E1000E_IRQ_READ_IMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_read_ims(uint32_t ims)
{
}

static inline void trace_e1000e_irq_read_ims(uint32_t ims)
{
    if (true) {
        _nocheck__trace_e1000e_irq_read_ims(ims);
    }
}

#define TRACE_E1000E_IRQ_ICR_READ_ENTRY_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_read_entry(uint32_t icr)
{
}

static inline void trace_e1000e_irq_icr_read_entry(uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_read_entry(icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_READ_EXIT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_read_exit(uint32_t icr)
{
}

static inline void trace_e1000e_irq_icr_read_exit(uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_read_exit(icr);
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_zero_ims(void)
{
}

static inline void trace_e1000e_irq_icr_clear_zero_ims(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_zero_ims();
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_iame(void)
{
}

static inline void trace_e1000e_irq_icr_clear_iame(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_iame();
    }
}

#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause)
{
}

static inline void trace_e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause)
{
    if (true) {
        _nocheck__trace_e1000e_irq_iam_clear_eiame(iam, cause);
    }
}

#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac)
{
}

static inline void trace_e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac)
{
    if (true) {
        _nocheck__trace_e1000e_irq_icr_clear_eiac(icr, eiac);
    }
}

#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_ims_clear_set_imc(uint32_t val)
{
}

static inline void trace_e1000e_irq_ims_clear_set_imc(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_ims_clear_set_imc(val);
    }
}

#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_fire_delayed_interrupts(void)
{
}

static inline void trace_e1000e_irq_fire_delayed_interrupts(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fire_delayed_interrupts();
    }
}

#define TRACE_E1000E_IRQ_REARM_TIMER_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns)
{
}

static inline void trace_e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rearm_timer(reg, delay_ns);
    }
}

#define TRACE_E1000E_IRQ_THROTTLING_TIMER_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_throttling_timer(uint32_t reg)
{
}

static inline void trace_e1000e_irq_throttling_timer(uint32_t reg)
{
    if (true) {
        _nocheck__trace_e1000e_irq_throttling_timer(reg);
    }
}

#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_rdtr_fpd_running(void)
{
}

static inline void trace_e1000e_irq_rdtr_fpd_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rdtr_fpd_running();
    }
}

#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_rdtr_fpd_not_running(void)
{
}

static inline void trace_e1000e_irq_rdtr_fpd_not_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_rdtr_fpd_not_running();
    }
}

#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_tidv_fpd_running(void)
{
}

static inline void trace_e1000e_irq_tidv_fpd_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_tidv_fpd_running();
    }
}

#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_tidv_fpd_not_running(void)
{
}

static inline void trace_e1000e_irq_tidv_fpd_not_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_irq_tidv_fpd_not_running();
    }
}

#define TRACE_E1000E_IRQ_EITR_SET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val)
{
}

static inline void trace_e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_eitr_set(eitr_num, val);
    }
}

#define TRACE_E1000E_IRQ_ITR_SET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_itr_set(uint32_t val)
{
}

static inline void trace_e1000e_irq_itr_set(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_itr_set(val);
    }
}

#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_fire_all_timers(uint32_t val)
{
}

static inline void trace_e1000e_irq_fire_all_timers(uint32_t val)
{
    if (true) {
        _nocheck__trace_e1000e_irq_fire_all_timers(val);
    }
}

#define TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_adding_delayed_causes(uint32_t val, uint32_t icr)
{
}

static inline void trace_e1000e_irq_adding_delayed_causes(uint32_t val, uint32_t icr)
{
    if (true) {
        _nocheck__trace_e1000e_irq_adding_delayed_causes(val, icr);
    }
}

#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec)
{
}

static inline void trace_e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec)
{
    if (true) {
        _nocheck__trace_e1000e_irq_msix_pending_clearing(cause, int_cfg, vec);
    }
}

#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg)
{
}

static inline void trace_e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_msix_vec_wrong(cause, cfg);
    }
}

#define TRACE_E1000E_WRN_MSIX_INVALID_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg)
{
}

static inline void trace_e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_msix_invalid(cause, cfg);
    }
}

#define TRACE_E1000E_MAC_SET_PERMANENT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000e_mac_set_permanent(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000E_MAC_SET_SW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_e1000e_mac_set_sw(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_E1000E_CB_PCI_REALIZE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cb_pci_realize(void)
{
}

static inline void trace_e1000e_cb_pci_realize(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pci_realize();
    }
}

#define TRACE_E1000E_CB_PCI_UNINIT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cb_pci_uninit(void)
{
}

static inline void trace_e1000e_cb_pci_uninit(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pci_uninit();
    }
}

#define TRACE_E1000E_CB_QDEV_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cb_qdev_reset(void)
{
}

static inline void trace_e1000e_cb_qdev_reset(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_qdev_reset();
    }
}

#define TRACE_E1000E_CB_PRE_SAVE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cb_pre_save(void)
{
}

static inline void trace_e1000e_cb_pre_save(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_pre_save();
    }
}

#define TRACE_E1000E_CB_POST_LOAD_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cb_post_load(void)
{
}

static inline void trace_e1000e_cb_post_load(void)
{
    if (true) {
        _nocheck__trace_e1000e_cb_post_load();
    }
}

#define TRACE_E1000E_IO_WRITE_ADDR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_io_write_addr(uint64_t addr)
{
}

static inline void trace_e1000e_io_write_addr(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_io_write_addr(addr);
    }
}

#define TRACE_E1000E_IO_WRITE_DATA_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_io_write_data(uint64_t addr, uint64_t val)
{
}

static inline void trace_e1000e_io_write_data(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_io_write_data(addr, val);
    }
}

#define TRACE_E1000E_IO_READ_ADDR_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_io_read_addr(uint64_t addr)
{
}

static inline void trace_e1000e_io_read_addr(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_io_read_addr(addr);
    }
}

#define TRACE_E1000E_IO_READ_DATA_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_io_read_data(uint64_t addr, uint64_t val)
{
}

static inline void trace_e1000e_io_read_data(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_e1000e_io_read_data(addr, val);
    }
}

#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_write_unknown(uint64_t addr)
{
}

static inline void trace_e1000e_wrn_io_write_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_write_unknown(addr);
    }
}

#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_read_unknown(uint64_t addr)
{
}

static inline void trace_e1000e_wrn_io_read_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_read_unknown(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_undefined(uint64_t addr)
{
}

static inline void trace_e1000e_wrn_io_addr_undefined(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_undefined(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_FLASH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_flash(uint64_t addr)
{
}

static inline void trace_e1000e_wrn_io_addr_flash(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_flash(addr);
    }
}

#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_wrn_io_addr_unknown(uint64_t addr)
{
}

static inline void trace_e1000e_wrn_io_addr_unknown(uint64_t addr)
{
    if (true) {
        _nocheck__trace_e1000e_wrn_io_addr_unknown(addr);
    }
}

#define TRACE_E1000E_MSI_INIT_FAIL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_msi_init_fail(int32_t res)
{
}

static inline void trace_e1000e_msi_init_fail(int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msi_init_fail(res);
    }
}

#define TRACE_E1000E_MSIX_INIT_FAIL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_msix_init_fail(int32_t res)
{
}

static inline void trace_e1000e_msix_init_fail(int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msix_init_fail(res);
    }
}

#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_msix_use_vector_fail(uint32_t vec, int32_t res)
{
}

static inline void trace_e1000e_msix_use_vector_fail(uint32_t vec, int32_t res)
{
    if (true) {
        _nocheck__trace_e1000e_msix_use_vector_fail(vec, res);
    }
}

#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_cfg_support_virtio(bool support)
{
}

static inline void trace_e1000e_cfg_support_virtio(bool support)
{
    if (true) {
        _nocheck__trace_e1000e_cfg_support_virtio(support);
    }
}

#define TRACE_E1000E_VM_STATE_RUNNING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_vm_state_running(void)
{
}

static inline void trace_e1000e_vm_state_running(void)
{
    if (true) {
        _nocheck__trace_e1000e_vm_state_running();
    }
}

#define TRACE_E1000E_VM_STATE_STOPPED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_e1000e_vm_state_stopped(void)
{
}

static inline void trace_e1000e_vm_state_stopped(void)
{
    if (true) {
        _nocheck__trace_e1000e_vm_state_stopped();
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs)
{
}

static inline void trace_spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_pool_found(pool, count, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd)
{
}

static inline void trace_spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_page(buf_ptr, bd);
    }
}

#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs)
{
}

static inline void trace_spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_get_rx_bd_from_page_found(use_buf_ptr, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_receive(const char * id, uint32_t rx_bufs)
{
}

static inline void trace_spapr_vlan_receive(const char * id, uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive(id, rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_receive_dma_completed(void)
{
}

static inline void trace_spapr_vlan_receive_dma_completed(void)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive_dma_completed();
    }
}

#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo)
{
}

static inline void trace_spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo)
{
    if (true) {
        _nocheck__trace_spapr_vlan_receive_wrote(ptr, hi, lo);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len)
{
}

static inline void trace_spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_pool_create(pool, len);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count)
{
}

static inline void trace_spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_pool(pool, len, count);
    }
}

#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd)
{
}

static inline void trace_spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd)
{
    if (true) {
        _nocheck__trace_spapr_vlan_add_rxbuf_to_page(ptr, rx_bufs, bd);
    }
}

#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf)
{
}

static inline void trace_spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_add_logical_lan_buffer(reg, buf);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token)
{
}

static inline void trace_spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan(reg, continue_token);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs)
{
}

static inline void trace_spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_rxbufs(rx_bufs);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf)
{
}

static inline void trace_spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_buf_desc(buf);
    }
}

#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len)
{
}

static inline void trace_spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len)
{
    if (true) {
        _nocheck__trace_spapr_vlan_h_send_logical_lan_total(nbufs, total_len);
    }
}

#define TRACE_SUNGEM_TX_CHECKSUM_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_checksum(uint16_t start, uint16_t off)
{
}

static inline void trace_sungem_tx_checksum(uint16_t start, uint16_t off)
{
    if (true) {
        _nocheck__trace_sungem_tx_checksum(start, off);
    }
}

#define TRACE_SUNGEM_TX_CHECKSUM_OOB_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_checksum_oob(void)
{
}

static inline void trace_sungem_tx_checksum_oob(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_checksum_oob();
    }
}

#define TRACE_SUNGEM_TX_UNFINISHED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_unfinished(void)
{
}

static inline void trace_sungem_tx_unfinished(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_unfinished();
    }
}

#define TRACE_SUNGEM_TX_OVERFLOW_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_overflow(void)
{
}

static inline void trace_sungem_tx_overflow(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_overflow();
    }
}

#define TRACE_SUNGEM_TX_FINISHED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_finished(uint32_t size)
{
}

static inline void trace_sungem_tx_finished(uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_tx_finished(size);
    }
}

#define TRACE_SUNGEM_TX_KICK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_kick(void)
{
}

static inline void trace_sungem_tx_kick(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_kick();
    }
}

#define TRACE_SUNGEM_TX_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_disabled(void)
{
}

static inline void trace_sungem_tx_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_disabled();
    }
}

#define TRACE_SUNGEM_TX_PROCESS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size)
{
}

static inline void trace_sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_tx_process(comp, kick, size);
    }
}

#define TRACE_SUNGEM_TX_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer)
{
}

static inline void trace_sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer)
{
    if (true) {
        _nocheck__trace_sungem_tx_desc(comp, control, buffer);
    }
}

#define TRACE_SUNGEM_TX_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_tx_reset(void)
{
}

static inline void trace_sungem_tx_reset(void)
{
    if (true) {
        _nocheck__trace_sungem_tx_reset();
    }
}

#define TRACE_SUNGEM_RX_MAC_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_mac_disabled(void)
{
}

static inline void trace_sungem_rx_mac_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_disabled();
    }
}

#define TRACE_SUNGEM_RX_TXDMA_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_txdma_disabled(void)
{
}

static inline void trace_sungem_rx_txdma_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_txdma_disabled();
    }
}

#define TRACE_SUNGEM_RX_CHECK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_check(bool full, uint32_t kick, uint32_t done)
{
}

static inline void trace_sungem_rx_check(bool full, uint32_t kick, uint32_t done)
{
    if (true) {
        _nocheck__trace_sungem_rx_check(full, kick, done);
    }
}

#define TRACE_SUNGEM_RX_MAC_CHECK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
}

static inline void trace_sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_check(mac0, mac1, mac2);
    }
}

#define TRACE_SUNGEM_RX_MAC_MULTICAST_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_mac_multicast(void)
{
}

static inline void trace_sungem_rx_mac_multicast(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_multicast();
    }
}

#define TRACE_SUNGEM_RX_MAC_COMPARE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
}

static inline void trace_sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2)
{
    if (true) {
        _nocheck__trace_sungem_rx_mac_compare(mac0, mac1, mac2);
    }
}

#define TRACE_SUNGEM_RX_PACKET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_packet(size_t size)
{
}

static inline void trace_sungem_rx_packet(size_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_packet(size);
    }
}

#define TRACE_SUNGEM_RX_DISABLED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_disabled(void)
{
}

static inline void trace_sungem_rx_disabled(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_disabled();
    }
}

#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_bad_frame_size(size_t size)
{
}

static inline void trace_sungem_rx_bad_frame_size(size_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_bad_frame_size(size);
    }
}

#define TRACE_SUNGEM_RX_UNMATCHED_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_unmatched(void)
{
}

static inline void trace_sungem_rx_unmatched(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_unmatched();
    }
}

#define TRACE_SUNGEM_RX_PROCESS_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size)
{
}

static inline void trace_sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size)
{
    if (true) {
        _nocheck__trace_sungem_rx_process(done, kick, size);
    }
}

#define TRACE_SUNGEM_RX_RINGFULL_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_ringfull(void)
{
}

static inline void trace_sungem_rx_ringfull(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_ringfull();
    }
}

#define TRACE_SUNGEM_RX_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_desc(uint64_t control, uint64_t buffer)
{
}

static inline void trace_sungem_rx_desc(uint64_t control, uint64_t buffer)
{
    if (true) {
        _nocheck__trace_sungem_rx_desc(control, buffer);
    }
}

#define TRACE_SUNGEM_RX_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_reset(void)
{
}

static inline void trace_sungem_rx_reset(void)
{
    if (true) {
        _nocheck__trace_sungem_rx_reset();
    }
}

#define TRACE_SUNGEM_RX_KICK_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_rx_kick(uint64_t val)
{
}

static inline void trace_sungem_rx_kick(uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_rx_kick(val);
    }
}

#define TRACE_SUNGEM_RESET_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_reset(bool pci_reset)
{
}

static inline void trace_sungem_reset(bool pci_reset)
{
    if (true) {
        _nocheck__trace_sungem_reset(pci_reset);
    }
}

#define TRACE_SUNGEM_MII_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
}

static inline void trace_sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_write(phy_addr, reg_addr, val);
    }
}

#define TRACE_SUNGEM_MII_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
}

static inline void trace_sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_read(phy_addr, reg_addr, val);
    }
}

#define TRACE_SUNGEM_MII_INVALID_SOF_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mii_invalid_sof(uint32_t val)
{
}

static inline void trace_sungem_mii_invalid_sof(uint32_t val)
{
    if (true) {
        _nocheck__trace_sungem_mii_invalid_sof(val);
    }
}

#define TRACE_SUNGEM_MII_INVALID_OP_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mii_invalid_op(uint8_t op)
{
}

static inline void trace_sungem_mii_invalid_op(uint8_t op)
{
    if (true) {
        _nocheck__trace_sungem_mii_invalid_op(op);
    }
}

#define TRACE_SUNGEM_MMIO_GREG_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_greg_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_greg_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_greg_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_GREG_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_greg_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_greg_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_greg_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_txdma_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_txdma_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_txdma_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_TXDMA_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_txdma_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_txdma_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_txdma_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_rxdma_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_rxdma_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_rxdma_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_RXDMA_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_rxdma_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_rxdma_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_rxdma_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MAC_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_mac_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_mac_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mac_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MAC_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_mac_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_mac_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mac_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MIF_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_mif_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_mif_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mif_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_MIF_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_mif_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_mif_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_mif_read(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_PCS_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_pcs_write(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_pcs_write(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_pcs_write(addr, val);
    }
}

#define TRACE_SUNGEM_MMIO_PCS_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sungem_mmio_pcs_read(uint64_t addr, uint64_t val)
{
}

static inline void trace_sungem_mmio_pcs_read(uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_sungem_mmio_pcs_read(addr, val);
    }
}

#define TRACE_SUNHME_SEB_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_seb_write(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_seb_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_seb_write(addr, value);
    }
}

#define TRACE_SUNHME_SEB_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_seb_read(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_seb_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_seb_read(addr, value);
    }
}

#define TRACE_SUNHME_ETX_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_etx_write(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_etx_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_etx_write(addr, value);
    }
}

#define TRACE_SUNHME_ETX_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_etx_read(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_etx_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_etx_read(addr, value);
    }
}

#define TRACE_SUNHME_ERX_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_erx_write(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_erx_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_erx_write(addr, value);
    }
}

#define TRACE_SUNHME_ERX_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_erx_read(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_erx_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_erx_read(addr, value);
    }
}

#define TRACE_SUNHME_MAC_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mac_write(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_mac_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mac_write(addr, value);
    }
}

#define TRACE_SUNHME_MAC_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mac_read(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_mac_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mac_read(addr, value);
    }
}

#define TRACE_SUNHME_MII_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mii_write(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_mii_write(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mii_write(addr, value);
    }
}

#define TRACE_SUNHME_MII_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mii_read(uint8_t addr, uint16_t value)
{
}

static inline void trace_sunhme_mii_read(uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mii_read(addr, value);
    }
}

#define TRACE_SUNHME_MIF_WRITE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mif_write(uint8_t addr, uint16_t value)
{
}

static inline void trace_sunhme_mif_write(uint8_t addr, uint16_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mif_write(addr, value);
    }
}

#define TRACE_SUNHME_MIF_READ_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_mif_read(uint64_t addr, uint64_t value)
{
}

static inline void trace_sunhme_mif_read(uint64_t addr, uint64_t value)
{
    if (true) {
        _nocheck__trace_sunhme_mif_read(addr, value);
    }
}

#define TRACE_SUNHME_TX_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr)
{
}

static inline void trace_sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr)
{
    if (true) {
        _nocheck__trace_sunhme_tx_desc(buffer, status, cr, nr);
    }
}

#define TRACE_SUNHME_TX_XSUM_ADD_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_tx_xsum_add(int offset, int len)
{
}

static inline void trace_sunhme_tx_xsum_add(int offset, int len)
{
    if (true) {
        _nocheck__trace_sunhme_tx_xsum_add(offset, len);
    }
}

#define TRACE_SUNHME_TX_XSUM_STUFF_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_tx_xsum_stuff(uint16_t xsum, int offset)
{
}

static inline void trace_sunhme_tx_xsum_stuff(uint16_t xsum, int offset)
{
    if (true) {
        _nocheck__trace_sunhme_tx_xsum_stuff(xsum, offset);
    }
}

#define TRACE_SUNHME_TX_DONE_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_tx_done(int len)
{
}

static inline void trace_sunhme_tx_done(int len)
{
    if (true) {
        _nocheck__trace_sunhme_tx_done(len);
    }
}

#define TRACE_SUNHME_RX_INCOMING_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_incoming(size_t len)
{
}

static inline void trace_sunhme_rx_incoming(size_t len)
{
    if (true) {
        _nocheck__trace_sunhme_rx_incoming(len);
    }
}

#define TRACE_SUNHME_RX_FILTER_DESTMAC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
}

static inline void trace_sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_destmac(b0, b1, b2, b3, b4, b5);
    }
}

#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_local_match(void)
{
}

static inline void trace_sunhme_rx_filter_local_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_local_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_bcast_match(void)
{
}

static inline void trace_sunhme_rx_filter_bcast_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_bcast_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_hash_nomatch(void)
{
}

static inline void trace_sunhme_rx_filter_hash_nomatch(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_hash_nomatch();
    }
}

#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_hash_match(void)
{
}

static inline void trace_sunhme_rx_filter_hash_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_hash_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_promisc_match(void)
{
}

static inline void trace_sunhme_rx_filter_promisc_match(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_promisc_match();
    }
}

#define TRACE_SUNHME_RX_FILTER_REJECT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_reject(void)
{
}

static inline void trace_sunhme_rx_filter_reject(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_reject();
    }
}

#define TRACE_SUNHME_RX_FILTER_ACCEPT_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_filter_accept(void)
{
}

static inline void trace_sunhme_rx_filter_accept(void)
{
    if (true) {
        _nocheck__trace_sunhme_rx_filter_accept();
    }
}

#define TRACE_SUNHME_RX_DESC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr)
{
}

static inline void trace_sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr)
{
    if (true) {
        _nocheck__trace_sunhme_rx_desc(addr, offset, status, len, cr, nr);
    }
}

#define TRACE_SUNHME_RX_XSUM_CALC_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_sunhme_rx_xsum_calc(uint16_t xsum)
{
}

static inline void trace_sunhme_rx_xsum_calc(uint16_t xsum)
{
    if (true) {
        _nocheck__trace_sunhme_rx_xsum_calc(xsum);
    }
}
#endif /* TRACE_HW_NET_GENERATED_TRACERS_H */
