

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_mix_columns'
================================================================
* Date:           Sun Feb 04 10:32:38 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  101|  101|  101|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  100|  100|        25|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        | + Loop 1.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	5  / (exitcond1)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	2  / (exitcond)
	6  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: col_0_s [1/1] 0.00ns
:0  %col_0_s = alloca i8

ST_1: col_1_s [1/1] 0.00ns
:1  %col_1_s = alloca i8

ST_1: col_2_s [1/1] 0.00ns
:2  %col_2_s = alloca i8

ST_1: col_3_s [1/1] 0.00ns
:3  %col_3_s = alloca i8

ST_1: stg_11 [1/1] 1.57ns
:4  br label %.loopexit


 <State 2>: 1.62ns
ST_2: j [1/1] 0.00ns
.loopexit:0  %j = phi i3 [ 0, %0 ], [ %j_2, %2 ]

ST_2: exitcond2 [1/1] 1.62ns
.loopexit:1  %exitcond2 = icmp eq i3 %j, -4

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: j_2 [1/1] 0.80ns
.loopexit:3  %j_2 = add i3 %j, 1

ST_2: stg_16 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond2, label %4, label %.preheader.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_cast = zext i3 %j to i4

ST_2: stg_18 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader

ST_2: stg_19 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.19ns
ST_3: i [1/1] 0.00ns
.preheader:0  %i = phi i3 [ 0, %.preheader.preheader ], [ %i_8, %_ifconv ]

ST_3: exitcond1 [1/1] 1.62ns
.preheader:1  %exitcond1 = icmp eq i3 %i, -4

ST_3: empty_16 [1/1] 0.00ns
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: i_8 [1/1] 0.80ns
.preheader:3  %i_8 = add i3 %i, 1

ST_3: stg_24 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %1, label %_ifconv

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:4  %tmp_11 = trunc i3 %i to i2

ST_3: tmp_s [1/1] 0.00ns
_ifconv:5  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_11, i2 0)

ST_3: tmp_4 [1/1] 0.80ns
_ifconv:6  %tmp_4 = add i4 %tmp_cast, %tmp_s

ST_3: tmp_5 [1/1] 0.00ns
_ifconv:7  %tmp_5 = zext i4 %tmp_4 to i64

ST_3: state_addr [1/1] 0.00ns
_ifconv:8  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_5

ST_3: col_0 [2/2] 2.39ns
_ifconv:9  %col_0 = load i8* %state_addr, align 1

ST_3: col_0_load [1/1] 0.00ns
:0  %col_0_load = load i8* %col_0_s

ST_3: col_1_load [1/1] 0.00ns
:1  %col_1_load = load i8* %col_1_s

ST_3: col_2_load [1/1] 0.00ns
:2  %col_2_load = load i8* %col_2_s

ST_3: col_3_load [1/1] 0.00ns
:3  %col_3_load = load i8* %col_3_s

ST_3: tmp_i [2/2] 3.05ns
:4  %tmp_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_0_load)

ST_3: tmp_i_17 [2/2] 3.05ns
:5  %tmp_i_17 = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_1_load)

ST_3: tmp_20_i [2/2] 3.05ns
:6  %tmp_20_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_2_load)

ST_3: tmp_21_i [2/2] 3.05ns
:7  %tmp_21_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_3_load)

ST_3: tmp_24_i [2/2] 3.05ns
:11  %tmp_24_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_0_load)

ST_3: tmp_25_i [2/2] 3.05ns
:12  %tmp_25_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_1_load)

ST_3: tmp_26_i [2/2] 3.05ns
:13  %tmp_26_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_2_load)

ST_3: tmp_29_i [2/2] 3.05ns
:17  %tmp_29_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_1_load)

ST_3: tmp_30_i [2/2] 3.05ns
:18  %tmp_30_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_2_load)

ST_3: tmp_31_i [2/2] 3.05ns
:19  %tmp_31_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_3_load)

ST_3: tmp_34_i [2/2] 3.05ns
:23  %tmp_34_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_0_load)

ST_3: tmp_35_i [2/2] 3.05ns
:24  %tmp_35_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_3_load)


 <State 4>: 4.10ns
ST_4: col_0_load_1 [1/1] 0.00ns
_ifconv:0  %col_0_load_1 = load i8* %col_0_s

ST_4: col_1_load_1 [1/1] 0.00ns
_ifconv:1  %col_1_load_1 = load i8* %col_1_s

ST_4: col_2_load_1 [1/1] 0.00ns
_ifconv:2  %col_2_load_1 = load i8* %col_2_s

ST_4: col_3_load_1 [1/1] 0.00ns
_ifconv:3  %col_3_load_1 = load i8* %col_3_s

ST_4: col_0 [1/2] 2.39ns
_ifconv:9  %col_0 = load i8* %state_addr, align 1

ST_4: sel_tmp [1/1] 1.36ns
_ifconv:10  %sel_tmp = icmp eq i2 %tmp_11, -2

ST_4: sel_tmp2 [1/1] 1.36ns
_ifconv:11  %sel_tmp2 = icmp eq i2 %tmp_11, 1

ST_4: sel_tmp4 [1/1] 1.36ns
_ifconv:12  %sel_tmp4 = icmp eq i2 %tmp_11, 0

ST_4: or_cond [1/1] 1.37ns
_ifconv:13  %or_cond = or i1 %sel_tmp4, %sel_tmp2

ST_4: newSel [1/1] 0.00ns (grouped into LUT with out node col_3)
_ifconv:14  %newSel = select i1 %sel_tmp, i8 %col_3_load_1, i8 %col_0

ST_4: col_3 [1/1] 1.37ns (out node of the LUT)
_ifconv:15  %col_3 = select i1 %or_cond, i8 %col_3_load_1, i8 %newSel

ST_4: newSel2 [1/1] 0.00ns (grouped into LUT with out node col_3_1)
_ifconv:16  %newSel2 = select i1 %sel_tmp, i8 %col_0, i8 %col_2_load_1

ST_4: col_3_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:17  %col_3_1 = select i1 %or_cond, i8 %col_2_load_1, i8 %newSel2

ST_4: col_3_3 [1/1] 0.00ns (grouped into LUT with out node col_3_4)
_ifconv:18  %col_3_3 = select i1 %sel_tmp2, i8 %col_0, i8 %col_1_load_1

ST_4: col_3_4 [1/1] 1.37ns (out node of the LUT)
_ifconv:19  %col_3_4 = select i1 %sel_tmp4, i8 %col_1_load_1, i8 %col_3_3

ST_4: col_3_5 [1/1] 1.37ns
_ifconv:20  %col_3_5 = select i1 %sel_tmp4, i8 %col_0, i8 %col_0_load_1

ST_4: stg_63 [1/1] 0.00ns
_ifconv:21  store i8 %col_3, i8* %col_3_s

ST_4: stg_64 [1/1] 0.00ns
_ifconv:22  store i8 %col_3_1, i8* %col_2_s

ST_4: stg_65 [1/1] 0.00ns
_ifconv:23  store i8 %col_3_4, i8* %col_1_s

ST_4: stg_66 [1/1] 0.00ns
_ifconv:24  store i8 %col_3_5, i8* %col_0_s

ST_4: stg_67 [1/1] 0.00ns
_ifconv:25  br label %.preheader


 <State 5>: 1.57ns
ST_5: tmp_i [1/2] 0.00ns
:4  %tmp_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_0_load)

ST_5: tmp_i_17 [1/2] 0.00ns
:5  %tmp_i_17 = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_1_load)

ST_5: tmp_20_i [1/2] 0.00ns
:6  %tmp_20_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_2_load)

ST_5: tmp_21_i [1/2] 0.00ns
:7  %tmp_21_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_3_load)

ST_5: tmp [1/1] 0.00ns (grouped into LUT with out node res_0)
:8  %tmp = xor i8 %tmp_i_17, %tmp_i

ST_5: tmp2 [1/1] 0.00ns (grouped into LUT with out node res_0)
:9  %tmp2 = xor i8 %tmp_20_i, %tmp_21_i

ST_5: res_0 [1/1] 1.37ns (out node of the LUT)
:10  %res_0 = xor i8 %tmp2, %tmp

ST_5: tmp_24_i [1/2] 0.00ns
:11  %tmp_24_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_0_load)

ST_5: tmp_25_i [1/2] 0.00ns
:12  %tmp_25_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_1_load)

ST_5: tmp_26_i [1/2] 0.00ns
:13  %tmp_26_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_2_load)

ST_5: tmp3 [1/1] 0.00ns (grouped into LUT with out node res_1)
:14  %tmp3 = xor i8 %tmp_25_i, %tmp_24_i

ST_5: tmp4 [1/1] 0.00ns (grouped into LUT with out node res_1)
:15  %tmp4 = xor i8 %tmp_26_i, %tmp_21_i

ST_5: res_1 [1/1] 1.37ns (out node of the LUT)
:16  %res_1 = xor i8 %tmp4, %tmp3

ST_5: tmp_29_i [1/2] 0.00ns
:17  %tmp_29_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 1, i8 zeroext %col_1_load)

ST_5: tmp_30_i [1/2] 0.00ns
:18  %tmp_30_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_2_load)

ST_5: tmp_31_i [1/2] 0.00ns
:19  %tmp_31_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_3_load)

ST_5: tmp5 [1/1] 0.00ns (grouped into LUT with out node res_2)
:20  %tmp5 = xor i8 %tmp_29_i, %tmp_24_i

ST_5: tmp6 [1/1] 0.00ns (grouped into LUT with out node res_2)
:21  %tmp6 = xor i8 %tmp_30_i, %tmp_31_i

ST_5: res_2 [1/1] 1.37ns (out node of the LUT)
:22  %res_2 = xor i8 %tmp6, %tmp5

ST_5: tmp_34_i [1/2] 0.00ns
:23  %tmp_34_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 3, i8 zeroext %col_0_load)

ST_5: tmp_35_i [1/2] 0.00ns
:24  %tmp_35_i = call fastcc zeroext i8 @single_block_CTR_encrypt_gmult(i4 zeroext 2, i8 zeroext %col_3_load)

ST_5: tmp7 [1/1] 0.00ns (grouped into LUT with out node res_3)
:25  %tmp7 = xor i8 %tmp_29_i, %tmp_34_i

ST_5: tmp8 [1/1] 0.00ns (grouped into LUT with out node res_3)
:26  %tmp8 = xor i8 %tmp_20_i, %tmp_35_i

ST_5: res_3 [1/1] 1.37ns (out node of the LUT)
:27  %res_3 = xor i8 %tmp8, %tmp7

ST_5: stg_92 [1/1] 1.57ns
:28  br label %2


 <State 6>: 3.96ns
ST_6: i_1 [1/1] 0.00ns
:0  %i_1 = phi i3 [ 0, %1 ], [ %i_9, %3 ]

ST_6: exitcond [1/1] 1.62ns
:1  %exitcond = icmp eq i3 %i_1, -4

ST_6: empty_18 [1/1] 0.00ns
:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: i_9 [1/1] 0.80ns
:3  %i_9 = add i3 %i_1, 1

ST_6: stg_97 [1/1] 0.00ns
:4  br i1 %exitcond, label %.loopexit, label %3

ST_6: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = trunc i3 %i_1 to i2

ST_6: tmp_9 [1/1] 1.57ns
:1  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %res_0, i8 %res_1, i8 %res_2, i8 %res_3, i2 %tmp_12)

ST_6: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_12, i2 0)

ST_6: tmp_7 [1/1] 0.80ns
:3  %tmp_7 = add i4 %tmp_cast, %tmp_6

ST_6: tmp_8 [1/1] 0.00ns
:4  %tmp_8 = zext i4 %tmp_7 to i64

ST_6: state_addr_4 [1/1] 0.00ns
:5  %state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_8

ST_6: stg_104 [1/1] 2.39ns
:6  store i8 %tmp_9, i8* %state_addr_4, align 1

ST_6: stg_105 [1/1] 0.00ns
:7  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_0_s      (alloca           ) [ 0011111]
col_1_s      (alloca           ) [ 0011111]
col_2_s      (alloca           ) [ 0011111]
col_3_s      (alloca           ) [ 0011111]
stg_11       (br               ) [ 0111111]
j            (phi              ) [ 0010000]
exitcond2    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
j_2          (add              ) [ 0111111]
stg_16       (br               ) [ 0000000]
tmp_cast     (zext             ) [ 0001111]
stg_18       (br               ) [ 0011111]
stg_19       (ret              ) [ 0000000]
i            (phi              ) [ 0001000]
exitcond1    (icmp             ) [ 0011111]
empty_16     (speclooptripcount) [ 0000000]
i_8          (add              ) [ 0011111]
stg_24       (br               ) [ 0000000]
tmp_11       (trunc            ) [ 0000100]
tmp_s        (bitconcatenate   ) [ 0000000]
tmp_4        (add              ) [ 0000000]
tmp_5        (zext             ) [ 0000000]
state_addr   (getelementptr    ) [ 0000100]
col_0_load   (load             ) [ 0000010]
col_1_load   (load             ) [ 0000010]
col_2_load   (load             ) [ 0000010]
col_3_load   (load             ) [ 0000010]
col_0_load_1 (load             ) [ 0000000]
col_1_load_1 (load             ) [ 0000000]
col_2_load_1 (load             ) [ 0000000]
col_3_load_1 (load             ) [ 0000000]
col_0        (load             ) [ 0000000]
sel_tmp      (icmp             ) [ 0000000]
sel_tmp2     (icmp             ) [ 0000000]
sel_tmp4     (icmp             ) [ 0000000]
or_cond      (or               ) [ 0000000]
newSel       (select           ) [ 0000000]
col_3        (select           ) [ 0000000]
newSel2      (select           ) [ 0000000]
col_3_1      (select           ) [ 0000000]
col_3_3      (select           ) [ 0000000]
col_3_4      (select           ) [ 0000000]
col_3_5      (select           ) [ 0000000]
stg_63       (store            ) [ 0000000]
stg_64       (store            ) [ 0000000]
stg_65       (store            ) [ 0000000]
stg_66       (store            ) [ 0000000]
stg_67       (br               ) [ 0011111]
tmp_i        (call             ) [ 0000000]
tmp_i_17     (call             ) [ 0000000]
tmp_20_i     (call             ) [ 0000000]
tmp_21_i     (call             ) [ 0000000]
tmp          (xor              ) [ 0000000]
tmp2         (xor              ) [ 0000000]
res_0        (xor              ) [ 0000001]
tmp_24_i     (call             ) [ 0000000]
tmp_25_i     (call             ) [ 0000000]
tmp_26_i     (call             ) [ 0000000]
tmp3         (xor              ) [ 0000000]
tmp4         (xor              ) [ 0000000]
res_1        (xor              ) [ 0000001]
tmp_29_i     (call             ) [ 0000000]
tmp_30_i     (call             ) [ 0000000]
tmp_31_i     (call             ) [ 0000000]
tmp5         (xor              ) [ 0000000]
tmp6         (xor              ) [ 0000000]
res_2        (xor              ) [ 0000001]
tmp_34_i     (call             ) [ 0000000]
tmp_35_i     (call             ) [ 0000000]
tmp7         (xor              ) [ 0000000]
tmp8         (xor              ) [ 0000000]
res_3        (xor              ) [ 0000001]
stg_92       (br               ) [ 0011111]
i_1          (phi              ) [ 0000001]
exitcond     (icmp             ) [ 0011111]
empty_18     (speclooptripcount) [ 0000000]
i_9          (add              ) [ 0011111]
stg_97       (br               ) [ 0111111]
tmp_12       (trunc            ) [ 0000000]
tmp_9        (mux              ) [ 0000000]
tmp_6        (bitconcatenate   ) [ 0000000]
tmp_7        (add              ) [ 0000000]
tmp_8        (zext             ) [ 0000000]
state_addr_4 (getelementptr    ) [ 0000000]
stg_104      (store            ) [ 0000000]
stg_105      (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_block_CTR_encrypt_gmult"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="col_0_s_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_0_s/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="col_1_s_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_1_s/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="col_2_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_2_s/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="col_3_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_3_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="state_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_0/3 stg_104/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="state_addr_4_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/6 "/>
</bind>
</comp>

<comp id="70" class="1005" name="j_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="1"/>
<pin id="83" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_17/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_20_i/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_21_i/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_24_i/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_25_i/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_26_i/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_29_i/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_30_i/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_31_i/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_34_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_single_block_CTR_encrypt_gmult_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_35_i/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="2"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_0_load/3 col_0_load_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_1_load/3 col_1_load_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_2_load/3 col_2_load_1/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_3_load/3 col_3_load_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_11_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sel_tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sel_tmp2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sel_tmp4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_cond_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="newSel_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="col_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="newSel2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="col_3_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="col_3_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3_3/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="col_3_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3_4/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="col_3_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3_5/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="stg_63_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="3"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_63/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="stg_64_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="3"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="stg_65_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="3"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="stg_66_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="3"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="res_0_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_0/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="res_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_1/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="res_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_2/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="res_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_3/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="exitcond_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="1"/>
<pin id="449" dir="0" index="2" bw="8" slack="1"/>
<pin id="450" dir="0" index="3" bw="8" slack="1"/>
<pin id="451" dir="0" index="4" bw="8" slack="1"/>
<pin id="452" dir="0" index="5" bw="2" slack="0"/>
<pin id="453" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="3"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="475" class="1005" name="col_0_s_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="col_0_s "/>
</bind>
</comp>

<comp id="481" class="1005" name="col_1_s_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="col_1_s "/>
</bind>
</comp>

<comp id="487" class="1005" name="col_2_s_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="col_2_s "/>
</bind>
</comp>

<comp id="493" class="1005" name="col_3_s_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="2"/>
<pin id="495" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="col_3_s "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_cast_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="516" class="1005" name="i_8_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_11_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="1"/>
<pin id="523" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="528" class="1005" name="state_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="col_0_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_0_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="col_1_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_1_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="col_2_load_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_2_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="col_3_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_3_load "/>
</bind>
</comp>

<comp id="561" class="1005" name="res_0_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_0 "/>
</bind>
</comp>

<comp id="566" class="1005" name="res_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="res_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="res_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_9_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="62" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="215"><net_src comp="74" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="74" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="74" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="85" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="85" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="85" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="266" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="261" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="205" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="57" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="276" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="205" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="261" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="57" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="199" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="276" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="199" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="298" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="266" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="57" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="193" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="271" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="193" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="314" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="271" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="57" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="187" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="290" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="306" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="322" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="330" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="110" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="103" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="117" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="124" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="138" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="131" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="145" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="124" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="152" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="131" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="159" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="166" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="152" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="173" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="117" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="180" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="96" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="96" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="96" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="456"><net_src comp="446" pin="6"/><net_sink comp="57" pin=1"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="442" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="16" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="478"><net_src comp="34" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="484"><net_src comp="38" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="490"><net_src comp="42" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="496"><net_src comp="46" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="505"><net_src comp="217" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="510"><net_src comp="223" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="519"><net_src comp="233" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="524"><net_src comp="239" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="531"><net_src comp="50" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="536"><net_src comp="187" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="543"><net_src comp="193" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="550"><net_src comp="199" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="557"><net_src comp="205" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="564"><net_src comp="370" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="569"><net_src comp="388" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="574"><net_src comp="406" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="446" pin=3"/></net>

<net id="579"><net_src comp="424" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="446" pin=4"/></net>

<net id="587"><net_src comp="436" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {6 }
 - Input state : 
	Port: single_block_CTR_encrypt_mix_columns : state | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		j_2 : 1
		stg_16 : 2
		tmp_cast : 1
	State 3
		exitcond1 : 1
		i_8 : 1
		stg_24 : 2
		tmp_11 : 1
		tmp_s : 2
		tmp_4 : 3
		tmp_5 : 4
		state_addr : 5
		col_0 : 6
		tmp_i : 1
		tmp_i_17 : 1
		tmp_20_i : 1
		tmp_21_i : 1
		tmp_24_i : 1
		tmp_25_i : 1
		tmp_26_i : 1
		tmp_29_i : 1
		tmp_30_i : 1
		tmp_31_i : 1
		tmp_34_i : 1
		tmp_35_i : 1
	State 4
		or_cond : 1
		newSel : 1
		col_3 : 1
		newSel2 : 1
		col_3_1 : 1
		col_3_3 : 1
		col_3_4 : 2
		col_3_5 : 1
		stg_63 : 2
		stg_64 : 2
		stg_65 : 3
		stg_66 : 2
	State 5
		tmp : 1
		tmp2 : 1
		res_0 : 1
		tmp3 : 1
		tmp4 : 1
		res_1 : 1
		tmp5 : 1
		tmp6 : 1
		res_2 : 1
		tmp7 : 1
		tmp8 : 1
		res_3 : 1
	State 6
		exitcond : 1
		i_9 : 1
		stg_97 : 2
		tmp_12 : 1
		tmp_9 : 2
		tmp_6 : 2
		tmp_7 : 3
		tmp_8 : 4
		state_addr_4 : 5
		stg_104 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          | grp_single_block_CTR_encrypt_gmult_fu_103 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_110 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_117 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_124 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_131 |    72   |    38   |
|   call   | grp_single_block_CTR_encrypt_gmult_fu_138 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_145 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_152 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_159 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_166 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_173 |    72   |    38   |
|          | grp_single_block_CTR_encrypt_gmult_fu_180 |    72   |    38   |
|----------|-------------------------------------------|---------|---------|
|          |                 tmp_fu_358                |    0    |    8    |
|          |                tmp2_fu_364                |    0    |    8    |
|          |                res_0_fu_370               |    0    |    8    |
|          |                tmp3_fu_376                |    0    |    8    |
|          |                tmp4_fu_382                |    0    |    8    |
|    xor   |                res_1_fu_388               |    0    |    8    |
|          |                tmp5_fu_394                |    0    |    8    |
|          |                tmp6_fu_400                |    0    |    8    |
|          |                res_2_fu_406               |    0    |    8    |
|          |                tmp7_fu_412                |    0    |    8    |
|          |                tmp8_fu_418                |    0    |    8    |
|          |                res_3_fu_424               |    0    |    8    |
|----------|-------------------------------------------|---------|---------|
|          |               newSel_fu_282               |    0    |    8    |
|          |                col_3_fu_290               |    0    |    8    |
|          |               newSel2_fu_298              |    0    |    8    |
|  select  |               col_3_1_fu_306              |    0    |    8    |
|          |               col_3_3_fu_314              |    0    |    8    |
|          |               col_3_4_fu_322              |    0    |    8    |
|          |               col_3_5_fu_330              |    0    |    8    |
|----------|-------------------------------------------|---------|---------|
|          |                 j_2_fu_217                |    0    |    3    |
|          |                 i_8_fu_233                |    0    |    3    |
|    add   |                tmp_4_fu_251               |    0    |    4    |
|          |                 i_9_fu_436                |    0    |    3    |
|          |                tmp_7_fu_465               |    0    |    4    |
|----------|-------------------------------------------|---------|---------|
|          |              exitcond2_fu_211             |    0    |    2    |
|          |              exitcond1_fu_227             |    0    |    2    |
|   icmp   |               sel_tmp_fu_261              |    0    |    1    |
|          |              sel_tmp2_fu_266              |    0    |    1    |
|          |              sel_tmp4_fu_271              |    0    |    1    |
|          |              exitcond_fu_430              |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|    mux   |                tmp_9_fu_446               |    0    |    8    |
|----------|-------------------------------------------|---------|---------|
|    or    |               or_cond_fu_276              |    0    |    1    |
|----------|-------------------------------------------|---------|---------|
|          |              tmp_cast_fu_223              |    0    |    0    |
|   zext   |                tmp_5_fu_256               |    0    |    0    |
|          |                tmp_8_fu_470               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |               tmp_11_fu_239               |    0    |    0    |
|          |               tmp_12_fu_442               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|                tmp_s_fu_243               |    0    |    0    |
|          |                tmp_6_fu_457               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |   864   |   643   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|col_0_load_reg_533|    8   |
|  col_0_s_reg_475 |    8   |
|col_1_load_reg_540|    8   |
|  col_1_s_reg_481 |    8   |
|col_2_load_reg_547|    8   |
|  col_2_s_reg_487 |    8   |
|col_3_load_reg_554|    8   |
|  col_3_s_reg_493 |    8   |
|    i_1_reg_92    |    3   |
|    i_8_reg_516   |    3   |
|    i_9_reg_584   |    3   |
|     i_reg_81     |    3   |
|    j_2_reg_502   |    3   |
|     j_reg_70     |    3   |
|   res_0_reg_561  |    8   |
|   res_1_reg_566  |    8   |
|   res_2_reg_571  |    8   |
|   res_3_reg_576  |    8   |
|state_addr_reg_528|    4   |
|  tmp_11_reg_521  |    2   |
| tmp_cast_reg_507 |    4   |
+------------------+--------+
|       Total      |   124  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_57             |  p0  |   3  |   4  |   12   ||    4    |
| grp_single_block_CTR_encrypt_gmult_fu_103 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_110 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_117 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_124 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_131 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_138 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_145 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_152 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_159 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_166 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_173 |  p2  |   2  |   8  |   16   ||    8    |
| grp_single_block_CTR_encrypt_gmult_fu_180 |  p2  |   2  |   8  |   16   ||    8    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   204  ||  20.423 ||   100   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   864  |   643  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   100  |
|  Register |    -   |   124  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   988  |   743  |
+-----------+--------+--------+--------+
