// Seed: 1888022176
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1 or negedge id_5);
  wire id_9;
endmodule
module module_1 ();
  parameter id_1 = "";
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wor id_0
    , id_24,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri id_6,
    output wand id_7,
    input wand id_8,
    input supply0 id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13,
    input uwire id_14,
    output wor id_15,
    output tri1 id_16,
    input wand id_17,
    output wand id_18,
    output wire id_19
    , id_25,
    input supply1 id_20,
    input wand id_21,
    input tri0 id_22
);
  wire id_26;
  assign id_18 = id_20;
  wire [1 : -1] id_27;
endmodule
module module_3 (
    output tri0 id_0,
    output wor  id_1,
    input  wor  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wire id_5,
    input  wor  id_6,
    input  wor  id_7
);
  assign id_0 = id_4 * -1;
  module_2 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_5,
      id_6,
      id_1,
      id_5,
      id_3,
      id_6,
      id_5,
      id_4,
      id_0,
      id_5,
      id_7,
      id_2,
      id_3,
      id_0,
      id_7,
      id_3,
      id_3,
      id_4,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
