/*
 * arch/arm/mach-tz3000/include/mach/regs/mbox_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _MBOX_REG_DEF_H
#define _MBOX_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// INT_REG000_SET Register
#define MBOX_INT_REG000_SET_OFS                  0x00000000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG000_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG000_SET_SET_SHIFT            0 
#define MBOX_INT_REG000_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG000_SET_SET_BITWIDTH         32
// INT_REG001_SET Register
#define MBOX_INT_REG001_SET_OFS                  0x00000004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG001_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG001_SET_SET_SHIFT            0 
#define MBOX_INT_REG001_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG001_SET_SET_BITWIDTH         32
// INT_REG002_SET Register
#define MBOX_INT_REG002_SET_OFS                  0x00000008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG002_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG002_SET_SET_SHIFT            0 
#define MBOX_INT_REG002_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG002_SET_SET_BITWIDTH         32
// INT_REG003_SET Register
#define MBOX_INT_REG003_SET_OFS                  0x0000000C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG003_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG003_SET_SET_SHIFT            0 
#define MBOX_INT_REG003_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG003_SET_SET_BITWIDTH         32
// INT_REG004_SET Register
#define MBOX_INT_REG004_SET_OFS                  0x00000010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG004_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG004_SET_SET_SHIFT            0 
#define MBOX_INT_REG004_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG004_SET_SET_BITWIDTH         32
// INT_REG005_SET Register
#define MBOX_INT_REG005_SET_OFS                  0x00000014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG005_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG005_SET_SET_SHIFT            0 
#define MBOX_INT_REG005_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG005_SET_SET_BITWIDTH         32
// INT_REG006_SET Register
#define MBOX_INT_REG006_SET_OFS                  0x00000018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG006_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG006_SET_SET_SHIFT            0 
#define MBOX_INT_REG006_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG006_SET_SET_BITWIDTH         32
// INT_REG007_SET Register
#define MBOX_INT_REG007_SET_OFS                  0x0000001C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG007_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG007_SET_SET_SHIFT            0 
#define MBOX_INT_REG007_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG007_SET_SET_BITWIDTH         32
// INT_REG008_SET Register
#define MBOX_INT_REG008_SET_OFS                  0x00000020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG008_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG008_SET_SET_SHIFT            0 
#define MBOX_INT_REG008_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG008_SET_SET_BITWIDTH         32
// INT_REG009_SET Register
#define MBOX_INT_REG009_SET_OFS                  0x00000024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG009_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG009_SET_SET_SHIFT            0 
#define MBOX_INT_REG009_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG009_SET_SET_BITWIDTH         32
// INT_REG010_SET Register
#define MBOX_INT_REG010_SET_OFS                  0x00000028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG010_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG010_SET_SET_SHIFT            0 
#define MBOX_INT_REG010_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG010_SET_SET_BITWIDTH         32
// INT_REG011_SET Register
#define MBOX_INT_REG011_SET_OFS                  0x0000002C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG011_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG011_SET_SET_SHIFT            0 
#define MBOX_INT_REG011_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG011_SET_SET_BITWIDTH         32
// INT_REG012_SET Register
#define MBOX_INT_REG012_SET_OFS                  0x00000030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG012_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG012_SET_SET_SHIFT            0 
#define MBOX_INT_REG012_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG012_SET_SET_BITWIDTH         32
// INT_REG013_SET Register
#define MBOX_INT_REG013_SET_OFS                  0x00000034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG013_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG013_SET_SET_SHIFT            0 
#define MBOX_INT_REG013_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG013_SET_SET_BITWIDTH         32
// INT_REG014_SET Register
#define MBOX_INT_REG014_SET_OFS                  0x00000038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG014_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG014_SET_SET_SHIFT            0 
#define MBOX_INT_REG014_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG014_SET_SET_BITWIDTH         32
// INT_REG015_SET Register
#define MBOX_INT_REG015_SET_OFS                  0x0000003C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG015_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG015_SET_SET_SHIFT            0 
#define MBOX_INT_REG015_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG015_SET_SET_BITWIDTH         32
// INT_REG000_CLEAR Register
#define MBOX_INT_REG000_CLEAR_OFS                0x00000400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG000_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG000_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG000_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG000_CLEAR_CLEAR_BITWIDTH     32
// INT_REG001_CLEAR Register
#define MBOX_INT_REG001_CLEAR_OFS                0x00000404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG001_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG001_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG001_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG001_CLEAR_CLEAR_BITWIDTH     32
// INT_REG002_CLEAR Register
#define MBOX_INT_REG002_CLEAR_OFS                0x00000408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG002_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG002_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG002_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG002_CLEAR_CLEAR_BITWIDTH     32
// INT_REG003_CLEAR Register
#define MBOX_INT_REG003_CLEAR_OFS                0x0000040C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG003_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG003_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG003_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG003_CLEAR_CLEAR_BITWIDTH     32
// INT_REG004_CLEAR Register
#define MBOX_INT_REG004_CLEAR_OFS                0x00000410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG004_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG004_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG004_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG004_CLEAR_CLEAR_BITWIDTH     32
// INT_REG005_CLEAR Register
#define MBOX_INT_REG005_CLEAR_OFS                0x00000414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG005_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG005_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG005_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG005_CLEAR_CLEAR_BITWIDTH     32
// INT_REG006_CLEAR Register
#define MBOX_INT_REG006_CLEAR_OFS                0x00000418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG006_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG006_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG006_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG006_CLEAR_CLEAR_BITWIDTH     32
// INT_REG007_CLEAR Register
#define MBOX_INT_REG007_CLEAR_OFS                0x0000041C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG007_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG007_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG007_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG007_CLEAR_CLEAR_BITWIDTH     32
// INT_REG008_CLEAR Register
#define MBOX_INT_REG008_CLEAR_OFS                0x00000420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG008_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG008_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG008_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG008_CLEAR_CLEAR_BITWIDTH     32
// INT_REG009_CLEAR Register
#define MBOX_INT_REG009_CLEAR_OFS                0x00000424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG009_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG009_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG009_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG009_CLEAR_CLEAR_BITWIDTH     32
// INT_REG010_CLEAR Register
#define MBOX_INT_REG010_CLEAR_OFS                0x00000428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG010_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG010_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG010_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG010_CLEAR_CLEAR_BITWIDTH     32
// INT_REG011_CLEAR Register
#define MBOX_INT_REG011_CLEAR_OFS                0x0000042C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG011_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG011_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG011_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG011_CLEAR_CLEAR_BITWIDTH     32
// INT_REG012_CLEAR Register
#define MBOX_INT_REG012_CLEAR_OFS                0x00000430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG012_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG012_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG012_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG012_CLEAR_CLEAR_BITWIDTH     32
// INT_REG013_CLEAR Register
#define MBOX_INT_REG013_CLEAR_OFS                0x00000434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG013_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG013_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG013_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG013_CLEAR_CLEAR_BITWIDTH     32
// INT_REG014_CLEAR Register
#define MBOX_INT_REG014_CLEAR_OFS                0x00000438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG014_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG014_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG014_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG014_CLEAR_CLEAR_BITWIDTH     32
// INT_REG015_CLEAR Register
#define MBOX_INT_REG015_CLEAR_OFS                0x0000043C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG015_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG015_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG015_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG015_CLEAR_CLEAR_BITWIDTH     32
// INT_REG000_MASK Register
#define MBOX_INT_REG000_MASK_OFS                 0x00000800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG000_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG000_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG000_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG000_MASK_MASK_BITWIDTH       32
// INT_REG001_MASK Register
#define MBOX_INT_REG001_MASK_OFS                 0x00000804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG001_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG001_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG001_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG001_MASK_MASK_BITWIDTH       32
// INT_REG002_MASK Register
#define MBOX_INT_REG002_MASK_OFS                 0x00000808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG002_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG002_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG002_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG002_MASK_MASK_BITWIDTH       32
// INT_REG003_MASK Register
#define MBOX_INT_REG003_MASK_OFS                 0x0000080C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG003_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG003_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG003_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG003_MASK_MASK_BITWIDTH       32
// INT_REG004_MASK Register
#define MBOX_INT_REG004_MASK_OFS                 0x00000810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG004_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG004_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG004_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG004_MASK_MASK_BITWIDTH       32
// INT_REG005_MASK Register
#define MBOX_INT_REG005_MASK_OFS                 0x00000814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG005_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG005_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG005_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG005_MASK_MASK_BITWIDTH       32
// INT_REG006_MASK Register
#define MBOX_INT_REG006_MASK_OFS                 0x00000818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG006_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG006_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG006_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG006_MASK_MASK_BITWIDTH       32
// INT_REG007_MASK Register
#define MBOX_INT_REG007_MASK_OFS                 0x0000081C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG007_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG007_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG007_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG007_MASK_MASK_BITWIDTH       32
// INT_REG008_MASK Register
#define MBOX_INT_REG008_MASK_OFS                 0x00000820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG008_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG008_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG008_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG008_MASK_MASK_BITWIDTH       32
// INT_REG009_MASK Register
#define MBOX_INT_REG009_MASK_OFS                 0x00000824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG009_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG009_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG009_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG009_MASK_MASK_BITWIDTH       32
// INT_REG010_MASK Register
#define MBOX_INT_REG010_MASK_OFS                 0x00000828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG010_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG010_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG010_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG010_MASK_MASK_BITWIDTH       32
// INT_REG011_MASK Register
#define MBOX_INT_REG011_MASK_OFS                 0x0000082C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG011_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG011_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG011_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG011_MASK_MASK_BITWIDTH       32
// INT_REG012_MASK Register
#define MBOX_INT_REG012_MASK_OFS                 0x00000830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG012_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG012_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG012_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG012_MASK_MASK_BITWIDTH       32
// INT_REG013_MASK Register
#define MBOX_INT_REG013_MASK_OFS                 0x00000834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG013_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG013_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG013_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG013_MASK_MASK_BITWIDTH       32
// INT_REG014_MASK Register
#define MBOX_INT_REG014_MASK_OFS                 0x00000838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG014_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG014_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG014_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG014_MASK_MASK_BITWIDTH       32
// INT_REG015_MASK Register
#define MBOX_INT_REG015_MASK_OFS                 0x0000083C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG015_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG015_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG015_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG015_MASK_MASK_BITWIDTH       32
// INT_SIG00_SEL Register
#define MBOX_INT_SIG00_SEL_OFS                   0x00000C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG00_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG00_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG00_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG00_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG00_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG00_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG00_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG00_SEL_RESERVED_BITWIDTH     16
// INT_SIG00_STAT Register
#define MBOX_INT_SIG00_STAT_OFS                  0x00000C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG00_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG00_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG00_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG00_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG00_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG00_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG00_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG00_STAT_RESERVED_BITWIDTH    16
// INT_SIG01_SEL Register
#define MBOX_INT_SIG01_SEL_OFS                   0x00000C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG01_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG01_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG01_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG01_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG01_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG01_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG01_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG01_SEL_RESERVED_BITWIDTH     16
// INT_SIG01_STAT Register
#define MBOX_INT_SIG01_STAT_OFS                  0x00000C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG01_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG01_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG01_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG01_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG01_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG01_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG01_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG01_STAT_RESERVED_BITWIDTH    16
// INT_SIG02_SEL Register
#define MBOX_INT_SIG02_SEL_OFS                   0x00000C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG02_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG02_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG02_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG02_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG02_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG02_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG02_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG02_SEL_RESERVED_BITWIDTH     16
// INT_SIG02_STAT Register
#define MBOX_INT_SIG02_STAT_OFS                  0x00000C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG02_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG02_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG02_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG02_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG02_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG02_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG02_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG02_STAT_RESERVED_BITWIDTH    16
// INT_SIG03_SEL Register
#define MBOX_INT_SIG03_SEL_OFS                   0x00000C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG03_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG03_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG03_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG03_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG03_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG03_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG03_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG03_SEL_RESERVED_BITWIDTH     16
// INT_SIG03_STAT Register
#define MBOX_INT_SIG03_STAT_OFS                  0x00000C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG03_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG03_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG03_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG03_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG03_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG03_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG03_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG03_STAT_RESERVED_BITWIDTH    16
// INT_REG100_SET Register
#define MBOX_INT_REG100_SET_OFS                  0x00001000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG100_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG100_SET_SET_SHIFT            0 
#define MBOX_INT_REG100_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG100_SET_SET_BITWIDTH         32
// INT_REG101_SET Register
#define MBOX_INT_REG101_SET_OFS                  0x00001004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG101_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG101_SET_SET_SHIFT            0 
#define MBOX_INT_REG101_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG101_SET_SET_BITWIDTH         32
// INT_REG102_SET Register
#define MBOX_INT_REG102_SET_OFS                  0x00001008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG102_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG102_SET_SET_SHIFT            0 
#define MBOX_INT_REG102_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG102_SET_SET_BITWIDTH         32
// INT_REG103_SET Register
#define MBOX_INT_REG103_SET_OFS                  0x0000100C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG103_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG103_SET_SET_SHIFT            0 
#define MBOX_INT_REG103_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG103_SET_SET_BITWIDTH         32
// INT_REG104_SET Register
#define MBOX_INT_REG104_SET_OFS                  0x00001010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG104_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG104_SET_SET_SHIFT            0 
#define MBOX_INT_REG104_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG104_SET_SET_BITWIDTH         32
// INT_REG105_SET Register
#define MBOX_INT_REG105_SET_OFS                  0x00001014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG105_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG105_SET_SET_SHIFT            0 
#define MBOX_INT_REG105_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG105_SET_SET_BITWIDTH         32
// INT_REG106_SET Register
#define MBOX_INT_REG106_SET_OFS                  0x00001018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG106_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG106_SET_SET_SHIFT            0 
#define MBOX_INT_REG106_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG106_SET_SET_BITWIDTH         32
// INT_REG107_SET Register
#define MBOX_INT_REG107_SET_OFS                  0x0000101C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG107_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG107_SET_SET_SHIFT            0 
#define MBOX_INT_REG107_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG107_SET_SET_BITWIDTH         32
// INT_REG108_SET Register
#define MBOX_INT_REG108_SET_OFS                  0x00001020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG108_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG108_SET_SET_SHIFT            0 
#define MBOX_INT_REG108_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG108_SET_SET_BITWIDTH         32
// INT_REG109_SET Register
#define MBOX_INT_REG109_SET_OFS                  0x00001024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG109_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG109_SET_SET_SHIFT            0 
#define MBOX_INT_REG109_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG109_SET_SET_BITWIDTH         32
// INT_REG110_SET Register
#define MBOX_INT_REG110_SET_OFS                  0x00001028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG110_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG110_SET_SET_SHIFT            0 
#define MBOX_INT_REG110_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG110_SET_SET_BITWIDTH         32
// INT_REG111_SET Register
#define MBOX_INT_REG111_SET_OFS                  0x0000102C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG111_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG111_SET_SET_SHIFT            0 
#define MBOX_INT_REG111_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG111_SET_SET_BITWIDTH         32
// INT_REG112_SET Register
#define MBOX_INT_REG112_SET_OFS                  0x00001030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG112_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG112_SET_SET_SHIFT            0 
#define MBOX_INT_REG112_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG112_SET_SET_BITWIDTH         32
// INT_REG113_SET Register
#define MBOX_INT_REG113_SET_OFS                  0x00001034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG113_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG113_SET_SET_SHIFT            0 
#define MBOX_INT_REG113_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG113_SET_SET_BITWIDTH         32
// INT_REG114_SET Register
#define MBOX_INT_REG114_SET_OFS                  0x00001038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG114_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG114_SET_SET_SHIFT            0 
#define MBOX_INT_REG114_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG114_SET_SET_BITWIDTH         32
// INT_REG115_SET Register
#define MBOX_INT_REG115_SET_OFS                  0x0000103C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG115_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG115_SET_SET_SHIFT            0 
#define MBOX_INT_REG115_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG115_SET_SET_BITWIDTH         32
// INT_REG100_CLEAR Register
#define MBOX_INT_REG100_CLEAR_OFS                0x00001400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG100_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG100_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG100_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG100_CLEAR_CLEAR_BITWIDTH     32
// INT_REG101_CLEAR Register
#define MBOX_INT_REG101_CLEAR_OFS                0x00001404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG101_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG101_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG101_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG101_CLEAR_CLEAR_BITWIDTH     32
// INT_REG102_CLEAR Register
#define MBOX_INT_REG102_CLEAR_OFS                0x00001408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG102_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG102_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG102_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG102_CLEAR_CLEAR_BITWIDTH     32
// INT_REG103_CLEAR Register
#define MBOX_INT_REG103_CLEAR_OFS                0x0000140C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG103_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG103_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG103_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG103_CLEAR_CLEAR_BITWIDTH     32
// INT_REG104_CLEAR Register
#define MBOX_INT_REG104_CLEAR_OFS                0x00001410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG104_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG104_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG104_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG104_CLEAR_CLEAR_BITWIDTH     32
// INT_REG105_CLEAR Register
#define MBOX_INT_REG105_CLEAR_OFS                0x00001414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG105_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG105_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG105_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG105_CLEAR_CLEAR_BITWIDTH     32
// INT_REG106_CLEAR Register
#define MBOX_INT_REG106_CLEAR_OFS                0x00001418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG106_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG106_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG106_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG106_CLEAR_CLEAR_BITWIDTH     32
// INT_REG107_CLEAR Register
#define MBOX_INT_REG107_CLEAR_OFS                0x0000141C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG107_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG107_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG107_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG107_CLEAR_CLEAR_BITWIDTH     32
// INT_REG108_CLEAR Register
#define MBOX_INT_REG108_CLEAR_OFS                0x00001420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG108_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG108_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG108_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG108_CLEAR_CLEAR_BITWIDTH     32
// INT_REG109_CLEAR Register
#define MBOX_INT_REG109_CLEAR_OFS                0x00001424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG109_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG109_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG109_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG109_CLEAR_CLEAR_BITWIDTH     32
// INT_REG110_CLEAR Register
#define MBOX_INT_REG110_CLEAR_OFS                0x00001428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG110_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG110_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG110_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG110_CLEAR_CLEAR_BITWIDTH     32
// INT_REG111_CLEAR Register
#define MBOX_INT_REG111_CLEAR_OFS                0x0000142C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG111_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG111_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG111_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG111_CLEAR_CLEAR_BITWIDTH     32
// INT_REG112_CLEAR Register
#define MBOX_INT_REG112_CLEAR_OFS                0x00001430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG112_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG112_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG112_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG112_CLEAR_CLEAR_BITWIDTH     32
// INT_REG113_CLEAR Register
#define MBOX_INT_REG113_CLEAR_OFS                0x00001434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG113_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG113_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG113_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG113_CLEAR_CLEAR_BITWIDTH     32
// INT_REG114_CLEAR Register
#define MBOX_INT_REG114_CLEAR_OFS                0x00001438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG114_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG114_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG114_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG114_CLEAR_CLEAR_BITWIDTH     32
// INT_REG115_CLEAR Register
#define MBOX_INT_REG115_CLEAR_OFS                0x0000143C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG115_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG115_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG115_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG115_CLEAR_CLEAR_BITWIDTH     32
// INT_REG100_MASK Register
#define MBOX_INT_REG100_MASK_OFS                 0x00001800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG100_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG100_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG100_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG100_MASK_MASK_BITWIDTH       32
// INT_REG101_MASK Register
#define MBOX_INT_REG101_MASK_OFS                 0x00001804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG101_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG101_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG101_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG101_MASK_MASK_BITWIDTH       32
// INT_REG102_MASK Register
#define MBOX_INT_REG102_MASK_OFS                 0x00001808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG102_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG102_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG102_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG102_MASK_MASK_BITWIDTH       32
// INT_REG103_MASK Register
#define MBOX_INT_REG103_MASK_OFS                 0x0000180C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG103_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG103_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG103_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG103_MASK_MASK_BITWIDTH       32
// INT_REG104_MASK Register
#define MBOX_INT_REG104_MASK_OFS                 0x00001810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG104_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG104_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG104_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG104_MASK_MASK_BITWIDTH       32
// INT_REG105_MASK Register
#define MBOX_INT_REG105_MASK_OFS                 0x00001814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG105_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG105_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG105_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG105_MASK_MASK_BITWIDTH       32
// INT_REG106_MASK Register
#define MBOX_INT_REG106_MASK_OFS                 0x00001818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG106_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG106_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG106_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG106_MASK_MASK_BITWIDTH       32
// INT_REG107_MASK Register
#define MBOX_INT_REG107_MASK_OFS                 0x0000181C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG107_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG107_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG107_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG107_MASK_MASK_BITWIDTH       32
// INT_REG108_MASK Register
#define MBOX_INT_REG108_MASK_OFS                 0x00001820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG108_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG108_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG108_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG108_MASK_MASK_BITWIDTH       32
// INT_REG109_MASK Register
#define MBOX_INT_REG109_MASK_OFS                 0x00001824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG109_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG109_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG109_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG109_MASK_MASK_BITWIDTH       32
// INT_REG110_MASK Register
#define MBOX_INT_REG110_MASK_OFS                 0x00001828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG110_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG110_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG110_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG110_MASK_MASK_BITWIDTH       32
// INT_REG111_MASK Register
#define MBOX_INT_REG111_MASK_OFS                 0x0000182C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG111_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG111_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG111_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG111_MASK_MASK_BITWIDTH       32
// INT_REG112_MASK Register
#define MBOX_INT_REG112_MASK_OFS                 0x00001830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG112_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG112_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG112_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG112_MASK_MASK_BITWIDTH       32
// INT_REG113_MASK Register
#define MBOX_INT_REG113_MASK_OFS                 0x00001834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG113_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG113_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG113_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG113_MASK_MASK_BITWIDTH       32
// INT_REG114_MASK Register
#define MBOX_INT_REG114_MASK_OFS                 0x00001838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG114_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG114_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG114_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG114_MASK_MASK_BITWIDTH       32
// INT_REG115_MASK Register
#define MBOX_INT_REG115_MASK_OFS                 0x0000183C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG115_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG115_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG115_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG115_MASK_MASK_BITWIDTH       32
// INT_SIG10_SEL Register
#define MBOX_INT_SIG10_SEL_OFS                   0x00001C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG10_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG10_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG10_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG10_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG10_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG10_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG10_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG10_SEL_RESERVED_BITWIDTH     16
// INT_SIG10_STAT Register
#define MBOX_INT_SIG10_STAT_OFS                  0x00001C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG10_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG10_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG10_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG10_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG10_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG10_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG10_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG10_STAT_RESERVED_BITWIDTH    16
// INT_SIG11_SEL Register
#define MBOX_INT_SIG11_SEL_OFS                   0x00001C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG11_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG11_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG11_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG11_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG11_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG11_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG11_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG11_SEL_RESERVED_BITWIDTH     16
// INT_SIG11_STAT Register
#define MBOX_INT_SIG11_STAT_OFS                  0x00001C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG11_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG11_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG11_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG11_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG11_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG11_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG11_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG11_STAT_RESERVED_BITWIDTH    16
// INT_SIG12_SEL Register
#define MBOX_INT_SIG12_SEL_OFS                   0x00001C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG12_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG12_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG12_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG12_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG12_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG12_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG12_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG12_SEL_RESERVED_BITWIDTH     16
// INT_SIG12_STAT Register
#define MBOX_INT_SIG12_STAT_OFS                  0x00001C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG12_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG12_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG12_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG12_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG12_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG12_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG12_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG12_STAT_RESERVED_BITWIDTH    16
// INT_SIG13_SEL Register
#define MBOX_INT_SIG13_SEL_OFS                   0x00001C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG13_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG13_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG13_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG13_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG13_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG13_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG13_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG13_SEL_RESERVED_BITWIDTH     16
// INT_SIG13_STAT Register
#define MBOX_INT_SIG13_STAT_OFS                  0x00001C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG13_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG13_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG13_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG13_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG13_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG13_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG13_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG13_STAT_RESERVED_BITWIDTH    16
// INT_REG200_SET Register
#define MBOX_INT_REG200_SET_OFS                  0x00002000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG200_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG200_SET_SET_SHIFT            0 
#define MBOX_INT_REG200_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG200_SET_SET_BITWIDTH         32
// INT_REG201_SET Register
#define MBOX_INT_REG201_SET_OFS                  0x00002004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG201_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG201_SET_SET_SHIFT            0 
#define MBOX_INT_REG201_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG201_SET_SET_BITWIDTH         32
// INT_REG202_SET Register
#define MBOX_INT_REG202_SET_OFS                  0x00002008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG202_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG202_SET_SET_SHIFT            0 
#define MBOX_INT_REG202_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG202_SET_SET_BITWIDTH         32
// INT_REG203_SET Register
#define MBOX_INT_REG203_SET_OFS                  0x0000200C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG203_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG203_SET_SET_SHIFT            0 
#define MBOX_INT_REG203_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG203_SET_SET_BITWIDTH         32
// INT_REG204_SET Register
#define MBOX_INT_REG204_SET_OFS                  0x00002010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG204_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG204_SET_SET_SHIFT            0 
#define MBOX_INT_REG204_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG204_SET_SET_BITWIDTH         32
// INT_REG205_SET Register
#define MBOX_INT_REG205_SET_OFS                  0x00002014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG205_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG205_SET_SET_SHIFT            0 
#define MBOX_INT_REG205_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG205_SET_SET_BITWIDTH         32
// INT_REG206_SET Register
#define MBOX_INT_REG206_SET_OFS                  0x00002018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG206_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG206_SET_SET_SHIFT            0 
#define MBOX_INT_REG206_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG206_SET_SET_BITWIDTH         32
// INT_REG207_SET Register
#define MBOX_INT_REG207_SET_OFS                  0x0000201C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG207_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG207_SET_SET_SHIFT            0 
#define MBOX_INT_REG207_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG207_SET_SET_BITWIDTH         32
// INT_REG208_SET Register
#define MBOX_INT_REG208_SET_OFS                  0x00002020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG208_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG208_SET_SET_SHIFT            0 
#define MBOX_INT_REG208_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG208_SET_SET_BITWIDTH         32
// INT_REG209_SET Register
#define MBOX_INT_REG209_SET_OFS                  0x00002024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG209_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG209_SET_SET_SHIFT            0 
#define MBOX_INT_REG209_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG209_SET_SET_BITWIDTH         32
// INT_REG210_SET Register
#define MBOX_INT_REG210_SET_OFS                  0x00002028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG210_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG210_SET_SET_SHIFT            0 
#define MBOX_INT_REG210_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG210_SET_SET_BITWIDTH         32
// INT_REG211_SET Register
#define MBOX_INT_REG211_SET_OFS                  0x0000202C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG211_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG211_SET_SET_SHIFT            0 
#define MBOX_INT_REG211_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG211_SET_SET_BITWIDTH         32
// INT_REG212_SET Register
#define MBOX_INT_REG212_SET_OFS                  0x00002030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG212_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG212_SET_SET_SHIFT            0 
#define MBOX_INT_REG212_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG212_SET_SET_BITWIDTH         32
// INT_REG213_SET Register
#define MBOX_INT_REG213_SET_OFS                  0x00002034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG213_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG213_SET_SET_SHIFT            0 
#define MBOX_INT_REG213_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG213_SET_SET_BITWIDTH         32
// INT_REG214_SET Register
#define MBOX_INT_REG214_SET_OFS                  0x00002038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG214_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG214_SET_SET_SHIFT            0 
#define MBOX_INT_REG214_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG214_SET_SET_BITWIDTH         32
// INT_REG215_SET Register
#define MBOX_INT_REG215_SET_OFS                  0x0000203C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG215_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG215_SET_SET_SHIFT            0 
#define MBOX_INT_REG215_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG215_SET_SET_BITWIDTH         32
// INT_REG200_CLEAR Register
#define MBOX_INT_REG200_CLEAR_OFS                0x00002400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG200_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG200_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG200_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG200_CLEAR_CLEAR_BITWIDTH     32
// INT_REG201_CLEAR Register
#define MBOX_INT_REG201_CLEAR_OFS                0x00002404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG201_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG201_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG201_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG201_CLEAR_CLEAR_BITWIDTH     32
// INT_REG202_CLEAR Register
#define MBOX_INT_REG202_CLEAR_OFS                0x00002408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG202_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG202_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG202_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG202_CLEAR_CLEAR_BITWIDTH     32
// INT_REG203_CLEAR Register
#define MBOX_INT_REG203_CLEAR_OFS                0x0000240C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG203_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG203_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG203_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG203_CLEAR_CLEAR_BITWIDTH     32
// INT_REG204_CLEAR Register
#define MBOX_INT_REG204_CLEAR_OFS                0x00002410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG204_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG204_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG204_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG204_CLEAR_CLEAR_BITWIDTH     32
// INT_REG205_CLEAR Register
#define MBOX_INT_REG205_CLEAR_OFS                0x00002414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG205_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG205_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG205_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG205_CLEAR_CLEAR_BITWIDTH     32
// INT_REG206_CLEAR Register
#define MBOX_INT_REG206_CLEAR_OFS                0x00002418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG206_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG206_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG206_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG206_CLEAR_CLEAR_BITWIDTH     32
// INT_REG207_CLEAR Register
#define MBOX_INT_REG207_CLEAR_OFS                0x0000241C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG207_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG207_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG207_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG207_CLEAR_CLEAR_BITWIDTH     32
// INT_REG208_CLEAR Register
#define MBOX_INT_REG208_CLEAR_OFS                0x00002420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG208_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG208_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG208_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG208_CLEAR_CLEAR_BITWIDTH     32
// INT_REG209_CLEAR Register
#define MBOX_INT_REG209_CLEAR_OFS                0x00002424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG209_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG209_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG209_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG209_CLEAR_CLEAR_BITWIDTH     32
// INT_REG210_CLEAR Register
#define MBOX_INT_REG210_CLEAR_OFS                0x00002428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG210_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG210_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG210_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG210_CLEAR_CLEAR_BITWIDTH     32
// INT_REG211_CLEAR Register
#define MBOX_INT_REG211_CLEAR_OFS                0x0000242C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG211_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG211_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG211_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG211_CLEAR_CLEAR_BITWIDTH     32
// INT_REG212_CLEAR Register
#define MBOX_INT_REG212_CLEAR_OFS                0x00002430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG212_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG212_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG212_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG212_CLEAR_CLEAR_BITWIDTH     32
// INT_REG213_CLEAR Register
#define MBOX_INT_REG213_CLEAR_OFS                0x00002434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG213_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG213_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG213_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG213_CLEAR_CLEAR_BITWIDTH     32
// INT_REG214_CLEAR Register
#define MBOX_INT_REG214_CLEAR_OFS                0x00002438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG214_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG214_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG214_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG214_CLEAR_CLEAR_BITWIDTH     32
// INT_REG215_CLEAR Register
#define MBOX_INT_REG215_CLEAR_OFS                0x0000243C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG215_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG215_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG215_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG215_CLEAR_CLEAR_BITWIDTH     32
// INT_REG200_MASK Register
#define MBOX_INT_REG200_MASK_OFS                 0x00002800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG200_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG200_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG200_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG200_MASK_MASK_BITWIDTH       32
// INT_REG201_MASK Register
#define MBOX_INT_REG201_MASK_OFS                 0x00002804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG201_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG201_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG201_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG201_MASK_MASK_BITWIDTH       32
// INT_REG202_MASK Register
#define MBOX_INT_REG202_MASK_OFS                 0x00002808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG202_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG202_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG202_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG202_MASK_MASK_BITWIDTH       32
// INT_REG203_MASK Register
#define MBOX_INT_REG203_MASK_OFS                 0x0000280C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG203_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG203_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG203_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG203_MASK_MASK_BITWIDTH       32
// INT_REG204_MASK Register
#define MBOX_INT_REG204_MASK_OFS                 0x00002810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG204_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG204_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG204_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG204_MASK_MASK_BITWIDTH       32
// INT_REG205_MASK Register
#define MBOX_INT_REG205_MASK_OFS                 0x00002814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG205_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG205_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG205_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG205_MASK_MASK_BITWIDTH       32
// INT_REG206_MASK Register
#define MBOX_INT_REG206_MASK_OFS                 0x00002818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG206_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG206_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG206_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG206_MASK_MASK_BITWIDTH       32
// INT_REG207_MASK Register
#define MBOX_INT_REG207_MASK_OFS                 0x0000281C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG207_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG207_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG207_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG207_MASK_MASK_BITWIDTH       32
// INT_REG208_MASK Register
#define MBOX_INT_REG208_MASK_OFS                 0x00002820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG208_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG208_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG208_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG208_MASK_MASK_BITWIDTH       32
// INT_REG209_MASK Register
#define MBOX_INT_REG209_MASK_OFS                 0x00002824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG209_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG209_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG209_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG209_MASK_MASK_BITWIDTH       32
// INT_REG210_MASK Register
#define MBOX_INT_REG210_MASK_OFS                 0x00002828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG210_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG210_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG210_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG210_MASK_MASK_BITWIDTH       32
// INT_REG211_MASK Register
#define MBOX_INT_REG211_MASK_OFS                 0x0000282C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG211_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG211_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG211_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG211_MASK_MASK_BITWIDTH       32
// INT_REG212_MASK Register
#define MBOX_INT_REG212_MASK_OFS                 0x00002830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG212_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG212_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG212_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG212_MASK_MASK_BITWIDTH       32
// INT_REG213_MASK Register
#define MBOX_INT_REG213_MASK_OFS                 0x00002834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG213_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG213_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG213_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG213_MASK_MASK_BITWIDTH       32
// INT_REG214_MASK Register
#define MBOX_INT_REG214_MASK_OFS                 0x00002838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG214_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG214_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG214_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG214_MASK_MASK_BITWIDTH       32
// INT_REG215_MASK Register
#define MBOX_INT_REG215_MASK_OFS                 0x0000283C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG215_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG215_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG215_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG215_MASK_MASK_BITWIDTH       32
// INT_SIG20_SEL Register
#define MBOX_INT_SIG20_SEL_OFS                   0x00002C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG20_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG20_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG20_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG20_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG20_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG20_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG20_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG20_SEL_RESERVED_BITWIDTH     16
// INT_SIG20_STAT Register
#define MBOX_INT_SIG20_STAT_OFS                  0x00002C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG20_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG20_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG20_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG20_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG20_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG20_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG20_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG20_STAT_RESERVED_BITWIDTH    16
// INT_SIG21_SEL Register
#define MBOX_INT_SIG21_SEL_OFS                   0x00002C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG21_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG21_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG21_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG21_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG21_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG21_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG21_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG21_SEL_RESERVED_BITWIDTH     16
// INT_SIG21_STAT Register
#define MBOX_INT_SIG21_STAT_OFS                  0x00002C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG21_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG21_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG21_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG21_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG21_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG21_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG21_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG21_STAT_RESERVED_BITWIDTH    16
// INT_SIG22_SEL Register
#define MBOX_INT_SIG22_SEL_OFS                   0x00002C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG22_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG22_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG22_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG22_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG22_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG22_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG22_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG22_SEL_RESERVED_BITWIDTH     16
// INT_SIG22_STAT Register
#define MBOX_INT_SIG22_STAT_OFS                  0x00002C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG22_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG22_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG22_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG22_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG22_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG22_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG22_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG22_STAT_RESERVED_BITWIDTH    16
// INT_SIG23_SEL Register
#define MBOX_INT_SIG23_SEL_OFS                   0x00002C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG23_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG23_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG23_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG23_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG23_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG23_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG23_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG23_SEL_RESERVED_BITWIDTH     16
// INT_SIG23_STAT Register
#define MBOX_INT_SIG23_STAT_OFS                  0x00002C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG23_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG23_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG23_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG23_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG23_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG23_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG23_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG23_STAT_RESERVED_BITWIDTH    16
// INT_REG300_SET Register
#define MBOX_INT_REG300_SET_OFS                  0x00003000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG300_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG300_SET_SET_SHIFT            0 
#define MBOX_INT_REG300_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG300_SET_SET_BITWIDTH         32
// INT_REG301_SET Register
#define MBOX_INT_REG301_SET_OFS                  0x00003004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG301_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG301_SET_SET_SHIFT            0 
#define MBOX_INT_REG301_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG301_SET_SET_BITWIDTH         32
// INT_REG302_SET Register
#define MBOX_INT_REG302_SET_OFS                  0x00003008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG302_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG302_SET_SET_SHIFT            0 
#define MBOX_INT_REG302_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG302_SET_SET_BITWIDTH         32
// INT_REG303_SET Register
#define MBOX_INT_REG303_SET_OFS                  0x0000300C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG303_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG303_SET_SET_SHIFT            0 
#define MBOX_INT_REG303_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG303_SET_SET_BITWIDTH         32
// INT_REG304_SET Register
#define MBOX_INT_REG304_SET_OFS                  0x00003010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG304_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG304_SET_SET_SHIFT            0 
#define MBOX_INT_REG304_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG304_SET_SET_BITWIDTH         32
// INT_REG305_SET Register
#define MBOX_INT_REG305_SET_OFS                  0x00003014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG305_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG305_SET_SET_SHIFT            0 
#define MBOX_INT_REG305_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG305_SET_SET_BITWIDTH         32
// INT_REG306_SET Register
#define MBOX_INT_REG306_SET_OFS                  0x00003018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG306_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG306_SET_SET_SHIFT            0 
#define MBOX_INT_REG306_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG306_SET_SET_BITWIDTH         32
// INT_REG307_SET Register
#define MBOX_INT_REG307_SET_OFS                  0x0000301C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG307_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG307_SET_SET_SHIFT            0 
#define MBOX_INT_REG307_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG307_SET_SET_BITWIDTH         32
// INT_REG308_SET Register
#define MBOX_INT_REG308_SET_OFS                  0x00003020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG308_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG308_SET_SET_SHIFT            0 
#define MBOX_INT_REG308_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG308_SET_SET_BITWIDTH         32
// INT_REG309_SET Register
#define MBOX_INT_REG309_SET_OFS                  0x00003024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG309_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG309_SET_SET_SHIFT            0 
#define MBOX_INT_REG309_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG309_SET_SET_BITWIDTH         32
// INT_REG310_SET Register
#define MBOX_INT_REG310_SET_OFS                  0x00003028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG310_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG310_SET_SET_SHIFT            0 
#define MBOX_INT_REG310_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG310_SET_SET_BITWIDTH         32
// INT_REG311_SET Register
#define MBOX_INT_REG311_SET_OFS                  0x0000302C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG311_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG311_SET_SET_SHIFT            0 
#define MBOX_INT_REG311_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG311_SET_SET_BITWIDTH         32
// INT_REG312_SET Register
#define MBOX_INT_REG312_SET_OFS                  0x00003030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG312_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG312_SET_SET_SHIFT            0 
#define MBOX_INT_REG312_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG312_SET_SET_BITWIDTH         32
// INT_REG313_SET Register
#define MBOX_INT_REG313_SET_OFS                  0x00003034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG313_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG313_SET_SET_SHIFT            0 
#define MBOX_INT_REG313_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG313_SET_SET_BITWIDTH         32
// INT_REG314_SET Register
#define MBOX_INT_REG314_SET_OFS                  0x00003038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG314_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG314_SET_SET_SHIFT            0 
#define MBOX_INT_REG314_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG314_SET_SET_BITWIDTH         32
// INT_REG315_SET Register
#define MBOX_INT_REG315_SET_OFS                  0x0000303C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG315_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG315_SET_SET_SHIFT            0 
#define MBOX_INT_REG315_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG315_SET_SET_BITWIDTH         32
// INT_REG300_CLEAR Register
#define MBOX_INT_REG300_CLEAR_OFS                0x00003400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG300_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG300_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG300_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG300_CLEAR_CLEAR_BITWIDTH     32
// INT_REG301_CLEAR Register
#define MBOX_INT_REG301_CLEAR_OFS                0x00003404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG301_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG301_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG301_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG301_CLEAR_CLEAR_BITWIDTH     32
// INT_REG302_CLEAR Register
#define MBOX_INT_REG302_CLEAR_OFS                0x00003408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG302_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG302_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG302_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG302_CLEAR_CLEAR_BITWIDTH     32
// INT_REG303_CLEAR Register
#define MBOX_INT_REG303_CLEAR_OFS                0x0000340C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG303_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG303_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG303_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG303_CLEAR_CLEAR_BITWIDTH     32
// INT_REG304_CLEAR Register
#define MBOX_INT_REG304_CLEAR_OFS                0x00003410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG304_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG304_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG304_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG304_CLEAR_CLEAR_BITWIDTH     32
// INT_REG305_CLEAR Register
#define MBOX_INT_REG305_CLEAR_OFS                0x00003414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG305_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG305_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG305_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG305_CLEAR_CLEAR_BITWIDTH     32
// INT_REG306_CLEAR Register
#define MBOX_INT_REG306_CLEAR_OFS                0x00003418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG306_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG306_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG306_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG306_CLEAR_CLEAR_BITWIDTH     32
// INT_REG307_CLEAR Register
#define MBOX_INT_REG307_CLEAR_OFS                0x0000341C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG307_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG307_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG307_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG307_CLEAR_CLEAR_BITWIDTH     32
// INT_REG308_CLEAR Register
#define MBOX_INT_REG308_CLEAR_OFS                0x00003420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG308_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG308_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG308_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG308_CLEAR_CLEAR_BITWIDTH     32
// INT_REG309_CLEAR Register
#define MBOX_INT_REG309_CLEAR_OFS                0x00003424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG309_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG309_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG309_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG309_CLEAR_CLEAR_BITWIDTH     32
// INT_REG310_CLEAR Register
#define MBOX_INT_REG310_CLEAR_OFS                0x00003428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG310_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG310_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG310_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG310_CLEAR_CLEAR_BITWIDTH     32
// INT_REG311_CLEAR Register
#define MBOX_INT_REG311_CLEAR_OFS                0x0000342C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG311_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG311_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG311_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG311_CLEAR_CLEAR_BITWIDTH     32
// INT_REG312_CLEAR Register
#define MBOX_INT_REG312_CLEAR_OFS                0x00003430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG312_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG312_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG312_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG312_CLEAR_CLEAR_BITWIDTH     32
// INT_REG313_CLEAR Register
#define MBOX_INT_REG313_CLEAR_OFS                0x00003434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG313_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG313_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG313_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG313_CLEAR_CLEAR_BITWIDTH     32
// INT_REG314_CLEAR Register
#define MBOX_INT_REG314_CLEAR_OFS                0x00003438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG314_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG314_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG314_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG314_CLEAR_CLEAR_BITWIDTH     32
// INT_REG315_CLEAR Register
#define MBOX_INT_REG315_CLEAR_OFS                0x0000343C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG315_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG315_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG315_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG315_CLEAR_CLEAR_BITWIDTH     32
// INT_REG300_MASK Register
#define MBOX_INT_REG300_MASK_OFS                 0x00003800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG300_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG300_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG300_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG300_MASK_MASK_BITWIDTH       32
// INT_REG301_MASK Register
#define MBOX_INT_REG301_MASK_OFS                 0x00003804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG301_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG301_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG301_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG301_MASK_MASK_BITWIDTH       32
// INT_REG302_MASK Register
#define MBOX_INT_REG302_MASK_OFS                 0x00003808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG302_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG302_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG302_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG302_MASK_MASK_BITWIDTH       32
// INT_REG303_MASK Register
#define MBOX_INT_REG303_MASK_OFS                 0x0000380C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG303_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG303_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG303_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG303_MASK_MASK_BITWIDTH       32
// INT_REG304_MASK Register
#define MBOX_INT_REG304_MASK_OFS                 0x00003810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG304_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG304_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG304_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG304_MASK_MASK_BITWIDTH       32
// INT_REG305_MASK Register
#define MBOX_INT_REG305_MASK_OFS                 0x00003814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG305_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG305_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG305_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG305_MASK_MASK_BITWIDTH       32
// INT_REG306_MASK Register
#define MBOX_INT_REG306_MASK_OFS                 0x00003818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG306_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG306_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG306_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG306_MASK_MASK_BITWIDTH       32
// INT_REG307_MASK Register
#define MBOX_INT_REG307_MASK_OFS                 0x0000381C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG307_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG307_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG307_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG307_MASK_MASK_BITWIDTH       32
// INT_REG308_MASK Register
#define MBOX_INT_REG308_MASK_OFS                 0x00003820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG308_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG308_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG308_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG308_MASK_MASK_BITWIDTH       32
// INT_REG309_MASK Register
#define MBOX_INT_REG309_MASK_OFS                 0x00003824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG309_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG309_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG309_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG309_MASK_MASK_BITWIDTH       32
// INT_REG310_MASK Register
#define MBOX_INT_REG310_MASK_OFS                 0x00003828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG310_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG310_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG310_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG310_MASK_MASK_BITWIDTH       32
// INT_REG311_MASK Register
#define MBOX_INT_REG311_MASK_OFS                 0x0000382C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG311_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG311_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG311_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG311_MASK_MASK_BITWIDTH       32
// INT_REG312_MASK Register
#define MBOX_INT_REG312_MASK_OFS                 0x00003830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG312_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG312_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG312_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG312_MASK_MASK_BITWIDTH       32
// INT_REG313_MASK Register
#define MBOX_INT_REG313_MASK_OFS                 0x00003834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG313_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG313_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG313_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG313_MASK_MASK_BITWIDTH       32
// INT_REG314_MASK Register
#define MBOX_INT_REG314_MASK_OFS                 0x00003838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG314_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG314_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG314_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG314_MASK_MASK_BITWIDTH       32
// INT_REG315_MASK Register
#define MBOX_INT_REG315_MASK_OFS                 0x0000383C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG315_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG315_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG315_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG315_MASK_MASK_BITWIDTH       32
// INT_SIG30_SEL Register
#define MBOX_INT_SIG30_SEL_OFS                   0x00003C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG30_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG30_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG30_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG30_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG30_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG30_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG30_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG30_SEL_RESERVED_BITWIDTH     16
// INT_SIG30_STAT Register
#define MBOX_INT_SIG30_STAT_OFS                  0x00003C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG30_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG30_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG30_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG30_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG30_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG30_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG30_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG30_STAT_RESERVED_BITWIDTH    16
// INT_SIG31_SEL Register
#define MBOX_INT_SIG31_SEL_OFS                   0x00003C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG31_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG31_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG31_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG31_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG31_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG31_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG31_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG31_SEL_RESERVED_BITWIDTH     16
// INT_SIG31_STAT Register
#define MBOX_INT_SIG31_STAT_OFS                  0x00003C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG31_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG31_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG31_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG31_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG31_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG31_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG31_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG31_STAT_RESERVED_BITWIDTH    16
// INT_SIG32_SEL Register
#define MBOX_INT_SIG32_SEL_OFS                   0x00003C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG32_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG32_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG32_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG32_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG32_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG32_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG32_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG32_SEL_RESERVED_BITWIDTH     16
// INT_SIG32_STAT Register
#define MBOX_INT_SIG32_STAT_OFS                  0x00003C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG32_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG32_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG32_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG32_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG32_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG32_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG32_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG32_STAT_RESERVED_BITWIDTH    16
// INT_SIG33_SEL Register
#define MBOX_INT_SIG33_SEL_OFS                   0x00003C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG33_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG33_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG33_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG33_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG33_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG33_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG33_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG33_SEL_RESERVED_BITWIDTH     16
// INT_SIG33_STAT Register
#define MBOX_INT_SIG33_STAT_OFS                  0x00003C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG33_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG33_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG33_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG33_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG33_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG33_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG33_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG33_STAT_RESERVED_BITWIDTH    16
// INT_REG400_SET Register
#define MBOX_INT_REG400_SET_OFS                  0x00004000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG400_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG400_SET_SET_SHIFT            0 
#define MBOX_INT_REG400_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG400_SET_SET_BITWIDTH         32
// INT_REG401_SET Register
#define MBOX_INT_REG401_SET_OFS                  0x00004004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG401_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG401_SET_SET_SHIFT            0 
#define MBOX_INT_REG401_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG401_SET_SET_BITWIDTH         32
// INT_REG402_SET Register
#define MBOX_INT_REG402_SET_OFS                  0x00004008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG402_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG402_SET_SET_SHIFT            0 
#define MBOX_INT_REG402_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG402_SET_SET_BITWIDTH         32
// INT_REG403_SET Register
#define MBOX_INT_REG403_SET_OFS                  0x0000400C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG403_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG403_SET_SET_SHIFT            0 
#define MBOX_INT_REG403_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG403_SET_SET_BITWIDTH         32
// INT_REG404_SET Register
#define MBOX_INT_REG404_SET_OFS                  0x00004010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG404_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG404_SET_SET_SHIFT            0 
#define MBOX_INT_REG404_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG404_SET_SET_BITWIDTH         32
// INT_REG405_SET Register
#define MBOX_INT_REG405_SET_OFS                  0x00004014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG405_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG405_SET_SET_SHIFT            0 
#define MBOX_INT_REG405_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG405_SET_SET_BITWIDTH         32
// INT_REG406_SET Register
#define MBOX_INT_REG406_SET_OFS                  0x00004018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG406_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG406_SET_SET_SHIFT            0 
#define MBOX_INT_REG406_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG406_SET_SET_BITWIDTH         32
// INT_REG407_SET Register
#define MBOX_INT_REG407_SET_OFS                  0x0000401C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG407_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG407_SET_SET_SHIFT            0 
#define MBOX_INT_REG407_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG407_SET_SET_BITWIDTH         32
// INT_REG408_SET Register
#define MBOX_INT_REG408_SET_OFS                  0x00004020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG408_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG408_SET_SET_SHIFT            0 
#define MBOX_INT_REG408_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG408_SET_SET_BITWIDTH         32
// INT_REG409_SET Register
#define MBOX_INT_REG409_SET_OFS                  0x00004024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG409_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG409_SET_SET_SHIFT            0 
#define MBOX_INT_REG409_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG409_SET_SET_BITWIDTH         32
// INT_REG410_SET Register
#define MBOX_INT_REG410_SET_OFS                  0x00004028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG410_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG410_SET_SET_SHIFT            0 
#define MBOX_INT_REG410_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG410_SET_SET_BITWIDTH         32
// INT_REG411_SET Register
#define MBOX_INT_REG411_SET_OFS                  0x0000402C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG411_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG411_SET_SET_SHIFT            0 
#define MBOX_INT_REG411_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG411_SET_SET_BITWIDTH         32
// INT_REG412_SET Register
#define MBOX_INT_REG412_SET_OFS                  0x00004030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG412_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG412_SET_SET_SHIFT            0 
#define MBOX_INT_REG412_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG412_SET_SET_BITWIDTH         32
// INT_REG413_SET Register
#define MBOX_INT_REG413_SET_OFS                  0x00004034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG413_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG413_SET_SET_SHIFT            0 
#define MBOX_INT_REG413_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG413_SET_SET_BITWIDTH         32
// INT_REG414_SET Register
#define MBOX_INT_REG414_SET_OFS                  0x00004038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG414_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG414_SET_SET_SHIFT            0 
#define MBOX_INT_REG414_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG414_SET_SET_BITWIDTH         32
// INT_REG415_SET Register
#define MBOX_INT_REG415_SET_OFS                  0x0000403C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG415_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG415_SET_SET_SHIFT            0 
#define MBOX_INT_REG415_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG415_SET_SET_BITWIDTH         32
// INT_REG400_CLEAR Register
#define MBOX_INT_REG400_CLEAR_OFS                0x00004400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG400_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG400_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG400_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG400_CLEAR_CLEAR_BITWIDTH     32
// INT_REG401_CLEAR Register
#define MBOX_INT_REG401_CLEAR_OFS                0x00004404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG401_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG401_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG401_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG401_CLEAR_CLEAR_BITWIDTH     32
// INT_REG402_CLEAR Register
#define MBOX_INT_REG402_CLEAR_OFS                0x00004408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG402_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG402_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG402_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG402_CLEAR_CLEAR_BITWIDTH     32
// INT_REG403_CLEAR Register
#define MBOX_INT_REG403_CLEAR_OFS                0x0000440C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG403_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG403_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG403_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG403_CLEAR_CLEAR_BITWIDTH     32
// INT_REG404_CLEAR Register
#define MBOX_INT_REG404_CLEAR_OFS                0x00004410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG404_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG404_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG404_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG404_CLEAR_CLEAR_BITWIDTH     32
// INT_REG405_CLEAR Register
#define MBOX_INT_REG405_CLEAR_OFS                0x00004414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG405_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG405_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG405_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG405_CLEAR_CLEAR_BITWIDTH     32
// INT_REG406_CLEAR Register
#define MBOX_INT_REG406_CLEAR_OFS                0x00004418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG406_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG406_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG406_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG406_CLEAR_CLEAR_BITWIDTH     32
// INT_REG407_CLEAR Register
#define MBOX_INT_REG407_CLEAR_OFS                0x0000441C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG407_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG407_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG407_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG407_CLEAR_CLEAR_BITWIDTH     32
// INT_REG408_CLEAR Register
#define MBOX_INT_REG408_CLEAR_OFS                0x00004420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG408_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG408_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG408_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG408_CLEAR_CLEAR_BITWIDTH     32
// INT_REG409_CLEAR Register
#define MBOX_INT_REG409_CLEAR_OFS                0x00004424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG409_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG409_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG409_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG409_CLEAR_CLEAR_BITWIDTH     32
// INT_REG410_CLEAR Register
#define MBOX_INT_REG410_CLEAR_OFS                0x00004428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG410_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG410_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG410_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG410_CLEAR_CLEAR_BITWIDTH     32
// INT_REG411_CLEAR Register
#define MBOX_INT_REG411_CLEAR_OFS                0x0000442C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG411_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG411_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG411_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG411_CLEAR_CLEAR_BITWIDTH     32
// INT_REG412_CLEAR Register
#define MBOX_INT_REG412_CLEAR_OFS                0x00004430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG412_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG412_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG412_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG412_CLEAR_CLEAR_BITWIDTH     32
// INT_REG413_CLEAR Register
#define MBOX_INT_REG413_CLEAR_OFS                0x00004434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG413_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG413_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG413_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG413_CLEAR_CLEAR_BITWIDTH     32
// INT_REG414_CLEAR Register
#define MBOX_INT_REG414_CLEAR_OFS                0x00004438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG414_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG414_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG414_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG414_CLEAR_CLEAR_BITWIDTH     32
// INT_REG415_CLEAR Register
#define MBOX_INT_REG415_CLEAR_OFS                0x0000443C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG415_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG415_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG415_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG415_CLEAR_CLEAR_BITWIDTH     32
// INT_REG400_MASK Register
#define MBOX_INT_REG400_MASK_OFS                 0x00004800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG400_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG400_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG400_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG400_MASK_MASK_BITWIDTH       32
// INT_REG401_MASK Register
#define MBOX_INT_REG401_MASK_OFS                 0x00004804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG401_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG401_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG401_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG401_MASK_MASK_BITWIDTH       32
// INT_REG402_MASK Register
#define MBOX_INT_REG402_MASK_OFS                 0x00004808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG402_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG402_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG402_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG402_MASK_MASK_BITWIDTH       32
// INT_REG403_MASK Register
#define MBOX_INT_REG403_MASK_OFS                 0x0000480C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG403_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG403_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG403_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG403_MASK_MASK_BITWIDTH       32
// INT_REG404_MASK Register
#define MBOX_INT_REG404_MASK_OFS                 0x00004810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG404_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG404_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG404_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG404_MASK_MASK_BITWIDTH       32
// INT_REG405_MASK Register
#define MBOX_INT_REG405_MASK_OFS                 0x00004814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG405_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG405_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG405_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG405_MASK_MASK_BITWIDTH       32
// INT_REG406_MASK Register
#define MBOX_INT_REG406_MASK_OFS                 0x00004818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG406_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG406_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG406_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG406_MASK_MASK_BITWIDTH       32
// INT_REG407_MASK Register
#define MBOX_INT_REG407_MASK_OFS                 0x0000481C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG407_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG407_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG407_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG407_MASK_MASK_BITWIDTH       32
// INT_REG408_MASK Register
#define MBOX_INT_REG408_MASK_OFS                 0x00004820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG408_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG408_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG408_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG408_MASK_MASK_BITWIDTH       32
// INT_REG409_MASK Register
#define MBOX_INT_REG409_MASK_OFS                 0x00004824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG409_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG409_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG409_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG409_MASK_MASK_BITWIDTH       32
// INT_REG410_MASK Register
#define MBOX_INT_REG410_MASK_OFS                 0x00004828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG410_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG410_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG410_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG410_MASK_MASK_BITWIDTH       32
// INT_REG411_MASK Register
#define MBOX_INT_REG411_MASK_OFS                 0x0000482C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG411_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG411_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG411_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG411_MASK_MASK_BITWIDTH       32
// INT_REG412_MASK Register
#define MBOX_INT_REG412_MASK_OFS                 0x00004830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG412_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG412_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG412_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG412_MASK_MASK_BITWIDTH       32
// INT_REG413_MASK Register
#define MBOX_INT_REG413_MASK_OFS                 0x00004834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG413_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG413_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG413_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG413_MASK_MASK_BITWIDTH       32
// INT_REG414_MASK Register
#define MBOX_INT_REG414_MASK_OFS                 0x00004838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG414_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG414_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG414_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG414_MASK_MASK_BITWIDTH       32
// INT_REG415_MASK Register
#define MBOX_INT_REG415_MASK_OFS                 0x0000483C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG415_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG415_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG415_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG415_MASK_MASK_BITWIDTH       32
// INT_SIG40_SEL Register
#define MBOX_INT_SIG40_SEL_OFS                   0x00004C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG40_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG40_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG40_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG40_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG40_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG40_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG40_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG40_SEL_RESERVED_BITWIDTH     16
// INT_SIG40_STAT Register
#define MBOX_INT_SIG40_STAT_OFS                  0x00004C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG40_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG40_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG40_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG40_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG40_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG40_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG40_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG40_STAT_RESERVED_BITWIDTH    16
// INT_SIG41_SEL Register
#define MBOX_INT_SIG41_SEL_OFS                   0x00004C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG41_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG41_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG41_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG41_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG41_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG41_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG41_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG41_SEL_RESERVED_BITWIDTH     16
// INT_SIG41_STAT Register
#define MBOX_INT_SIG41_STAT_OFS                  0x00004C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG41_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG41_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG41_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG41_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG41_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG41_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG41_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG41_STAT_RESERVED_BITWIDTH    16
// INT_SIG42_SEL Register
#define MBOX_INT_SIG42_SEL_OFS                   0x00004C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG42_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG42_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG42_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG42_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG42_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG42_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG42_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG42_SEL_RESERVED_BITWIDTH     16
// INT_SIG42_STAT Register
#define MBOX_INT_SIG42_STAT_OFS                  0x00004C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG42_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG42_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG42_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG42_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG42_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG42_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG42_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG42_STAT_RESERVED_BITWIDTH    16
// INT_SIG43_SEL Register
#define MBOX_INT_SIG43_SEL_OFS                   0x00004C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG43_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG43_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG43_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG43_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG43_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG43_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG43_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG43_SEL_RESERVED_BITWIDTH     16
// INT_SIG43_STAT Register
#define MBOX_INT_SIG43_STAT_OFS                  0x00004C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG43_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG43_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG43_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG43_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG43_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG43_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG43_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG43_STAT_RESERVED_BITWIDTH    16
// INT_REG500_SET Register
#define MBOX_INT_REG500_SET_OFS                  0x00005000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG500_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG500_SET_SET_SHIFT            0 
#define MBOX_INT_REG500_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG500_SET_SET_BITWIDTH         32
// INT_REG501_SET Register
#define MBOX_INT_REG501_SET_OFS                  0x00005004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG501_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG501_SET_SET_SHIFT            0 
#define MBOX_INT_REG501_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG501_SET_SET_BITWIDTH         32
// INT_REG502_SET Register
#define MBOX_INT_REG502_SET_OFS                  0x00005008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG502_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG502_SET_SET_SHIFT            0 
#define MBOX_INT_REG502_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG502_SET_SET_BITWIDTH         32
// INT_REG503_SET Register
#define MBOX_INT_REG503_SET_OFS                  0x0000500C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG503_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG503_SET_SET_SHIFT            0 
#define MBOX_INT_REG503_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG503_SET_SET_BITWIDTH         32
// INT_REG504_SET Register
#define MBOX_INT_REG504_SET_OFS                  0x00005010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG504_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG504_SET_SET_SHIFT            0 
#define MBOX_INT_REG504_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG504_SET_SET_BITWIDTH         32
// INT_REG505_SET Register
#define MBOX_INT_REG505_SET_OFS                  0x00005014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG505_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG505_SET_SET_SHIFT            0 
#define MBOX_INT_REG505_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG505_SET_SET_BITWIDTH         32
// INT_REG506_SET Register
#define MBOX_INT_REG506_SET_OFS                  0x00005018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG506_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG506_SET_SET_SHIFT            0 
#define MBOX_INT_REG506_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG506_SET_SET_BITWIDTH         32
// INT_REG507_SET Register
#define MBOX_INT_REG507_SET_OFS                  0x0000501C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG507_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG507_SET_SET_SHIFT            0 
#define MBOX_INT_REG507_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG507_SET_SET_BITWIDTH         32
// INT_REG508_SET Register
#define MBOX_INT_REG508_SET_OFS                  0x00005020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG508_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG508_SET_SET_SHIFT            0 
#define MBOX_INT_REG508_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG508_SET_SET_BITWIDTH         32
// INT_REG509_SET Register
#define MBOX_INT_REG509_SET_OFS                  0x00005024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG509_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG509_SET_SET_SHIFT            0 
#define MBOX_INT_REG509_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG509_SET_SET_BITWIDTH         32
// INT_REG510_SET Register
#define MBOX_INT_REG510_SET_OFS                  0x00005028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG510_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG510_SET_SET_SHIFT            0 
#define MBOX_INT_REG510_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG510_SET_SET_BITWIDTH         32
// INT_REG511_SET Register
#define MBOX_INT_REG511_SET_OFS                  0x0000502C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG511_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG511_SET_SET_SHIFT            0 
#define MBOX_INT_REG511_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG511_SET_SET_BITWIDTH         32
// INT_REG512_SET Register
#define MBOX_INT_REG512_SET_OFS                  0x00005030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG512_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG512_SET_SET_SHIFT            0 
#define MBOX_INT_REG512_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG512_SET_SET_BITWIDTH         32
// INT_REG513_SET Register
#define MBOX_INT_REG513_SET_OFS                  0x00005034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG513_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG513_SET_SET_SHIFT            0 
#define MBOX_INT_REG513_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG513_SET_SET_BITWIDTH         32
// INT_REG514_SET Register
#define MBOX_INT_REG514_SET_OFS                  0x00005038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG514_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG514_SET_SET_SHIFT            0 
#define MBOX_INT_REG514_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG514_SET_SET_BITWIDTH         32
// INT_REG515_SET Register
#define MBOX_INT_REG515_SET_OFS                  0x0000503C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG515_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG515_SET_SET_SHIFT            0 
#define MBOX_INT_REG515_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG515_SET_SET_BITWIDTH         32
// INT_REG500_CLEAR Register
#define MBOX_INT_REG500_CLEAR_OFS                0x00005400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG500_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG500_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG500_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG500_CLEAR_CLEAR_BITWIDTH     32
// INT_REG501_CLEAR Register
#define MBOX_INT_REG501_CLEAR_OFS                0x00005404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG501_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG501_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG501_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG501_CLEAR_CLEAR_BITWIDTH     32
// INT_REG502_CLEAR Register
#define MBOX_INT_REG502_CLEAR_OFS                0x00005408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG502_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG502_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG502_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG502_CLEAR_CLEAR_BITWIDTH     32
// INT_REG503_CLEAR Register
#define MBOX_INT_REG503_CLEAR_OFS                0x0000540C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG503_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG503_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG503_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG503_CLEAR_CLEAR_BITWIDTH     32
// INT_REG504_CLEAR Register
#define MBOX_INT_REG504_CLEAR_OFS                0x00005410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG504_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG504_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG504_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG504_CLEAR_CLEAR_BITWIDTH     32
// INT_REG505_CLEAR Register
#define MBOX_INT_REG505_CLEAR_OFS                0x00005414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG505_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG505_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG505_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG505_CLEAR_CLEAR_BITWIDTH     32
// INT_REG506_CLEAR Register
#define MBOX_INT_REG506_CLEAR_OFS                0x00005418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG506_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG506_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG506_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG506_CLEAR_CLEAR_BITWIDTH     32
// INT_REG507_CLEAR Register
#define MBOX_INT_REG507_CLEAR_OFS                0x0000541C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG507_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG507_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG507_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG507_CLEAR_CLEAR_BITWIDTH     32
// INT_REG508_CLEAR Register
#define MBOX_INT_REG508_CLEAR_OFS                0x00005420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG508_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG508_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG508_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG508_CLEAR_CLEAR_BITWIDTH     32
// INT_REG509_CLEAR Register
#define MBOX_INT_REG509_CLEAR_OFS                0x00005424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG509_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG509_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG509_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG509_CLEAR_CLEAR_BITWIDTH     32
// INT_REG510_CLEAR Register
#define MBOX_INT_REG510_CLEAR_OFS                0x00005428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG510_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG510_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG510_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG510_CLEAR_CLEAR_BITWIDTH     32
// INT_REG511_CLEAR Register
#define MBOX_INT_REG511_CLEAR_OFS                0x0000542C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG511_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG511_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG511_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG511_CLEAR_CLEAR_BITWIDTH     32
// INT_REG512_CLEAR Register
#define MBOX_INT_REG512_CLEAR_OFS                0x00005430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG512_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG512_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG512_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG512_CLEAR_CLEAR_BITWIDTH     32
// INT_REG513_CLEAR Register
#define MBOX_INT_REG513_CLEAR_OFS                0x00005434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG513_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG513_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG513_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG513_CLEAR_CLEAR_BITWIDTH     32
// INT_REG514_CLEAR Register
#define MBOX_INT_REG514_CLEAR_OFS                0x00005438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG514_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG514_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG514_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG514_CLEAR_CLEAR_BITWIDTH     32
// INT_REG515_CLEAR Register
#define MBOX_INT_REG515_CLEAR_OFS                0x0000543C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG515_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG515_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG515_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG515_CLEAR_CLEAR_BITWIDTH     32
// INT_REG500_MASK Register
#define MBOX_INT_REG500_MASK_OFS                 0x00005800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG500_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG500_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG500_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG500_MASK_MASK_BITWIDTH       32
// INT_REG501_MASK Register
#define MBOX_INT_REG501_MASK_OFS                 0x00005804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG501_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG501_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG501_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG501_MASK_MASK_BITWIDTH       32
// INT_REG502_MASK Register
#define MBOX_INT_REG502_MASK_OFS                 0x00005808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG502_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG502_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG502_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG502_MASK_MASK_BITWIDTH       32
// INT_REG503_MASK Register
#define MBOX_INT_REG503_MASK_OFS                 0x0000580C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG503_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG503_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG503_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG503_MASK_MASK_BITWIDTH       32
// INT_REG504_MASK Register
#define MBOX_INT_REG504_MASK_OFS                 0x00005810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG504_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG504_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG504_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG504_MASK_MASK_BITWIDTH       32
// INT_REG505_MASK Register
#define MBOX_INT_REG505_MASK_OFS                 0x00005814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG505_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG505_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG505_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG505_MASK_MASK_BITWIDTH       32
// INT_REG506_MASK Register
#define MBOX_INT_REG506_MASK_OFS                 0x00005818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG506_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG506_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG506_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG506_MASK_MASK_BITWIDTH       32
// INT_REG507_MASK Register
#define MBOX_INT_REG507_MASK_OFS                 0x0000581C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG507_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG507_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG507_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG507_MASK_MASK_BITWIDTH       32
// INT_REG508_MASK Register
#define MBOX_INT_REG508_MASK_OFS                 0x00005820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG508_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG508_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG508_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG508_MASK_MASK_BITWIDTH       32
// INT_REG509_MASK Register
#define MBOX_INT_REG509_MASK_OFS                 0x00005824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG509_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG509_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG509_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG509_MASK_MASK_BITWIDTH       32
// INT_REG510_MASK Register
#define MBOX_INT_REG510_MASK_OFS                 0x00005828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG510_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG510_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG510_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG510_MASK_MASK_BITWIDTH       32
// INT_REG511_MASK Register
#define MBOX_INT_REG511_MASK_OFS                 0x0000582C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG511_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG511_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG511_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG511_MASK_MASK_BITWIDTH       32
// INT_REG512_MASK Register
#define MBOX_INT_REG512_MASK_OFS                 0x00005830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG512_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG512_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG512_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG512_MASK_MASK_BITWIDTH       32
// INT_REG513_MASK Register
#define MBOX_INT_REG513_MASK_OFS                 0x00005834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG513_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG513_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG513_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG513_MASK_MASK_BITWIDTH       32
// INT_REG514_MASK Register
#define MBOX_INT_REG514_MASK_OFS                 0x00005838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG514_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG514_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG514_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG514_MASK_MASK_BITWIDTH       32
// INT_REG515_MASK Register
#define MBOX_INT_REG515_MASK_OFS                 0x0000583C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG515_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG515_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG515_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG515_MASK_MASK_BITWIDTH       32
// INT_SIG50_SEL Register
#define MBOX_INT_SIG50_SEL_OFS                   0x00005C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG50_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG50_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG50_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG50_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG50_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG50_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG50_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG50_SEL_RESERVED_BITWIDTH     16
// INT_SIG50_STAT Register
#define MBOX_INT_SIG50_STAT_OFS                  0x00005C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG50_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG50_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG50_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG50_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG50_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG50_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG50_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG50_STAT_RESERVED_BITWIDTH    16
// INT_SIG51_SEL Register
#define MBOX_INT_SIG51_SEL_OFS                   0x00005C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG51_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG51_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG51_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG51_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG51_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG51_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG51_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG51_SEL_RESERVED_BITWIDTH     16
// INT_SIG51_STAT Register
#define MBOX_INT_SIG51_STAT_OFS                  0x00005C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG51_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG51_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG51_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG51_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG51_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG51_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG51_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG51_STAT_RESERVED_BITWIDTH    16
// INT_SIG52_SEL Register
#define MBOX_INT_SIG52_SEL_OFS                   0x00005C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG52_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG52_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG52_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG52_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG52_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG52_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG52_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG52_SEL_RESERVED_BITWIDTH     16
// INT_SIG52_STAT Register
#define MBOX_INT_SIG52_STAT_OFS                  0x00005C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG52_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG52_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG52_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG52_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG52_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG52_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG52_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG52_STAT_RESERVED_BITWIDTH    16
// INT_SIG53_SEL Register
#define MBOX_INT_SIG53_SEL_OFS                   0x00005C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG53_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG53_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG53_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG53_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG53_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG53_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG53_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG53_SEL_RESERVED_BITWIDTH     16
// INT_SIG53_STAT Register
#define MBOX_INT_SIG53_STAT_OFS                  0x00005C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG53_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG53_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG53_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG53_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG53_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG53_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG53_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG53_STAT_RESERVED_BITWIDTH    16
// INT_REG600_SET Register
#define MBOX_INT_REG600_SET_OFS                  0x00006000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG600_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG600_SET_SET_SHIFT            0 
#define MBOX_INT_REG600_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG600_SET_SET_BITWIDTH         32
// INT_REG601_SET Register
#define MBOX_INT_REG601_SET_OFS                  0x00006004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG601_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG601_SET_SET_SHIFT            0 
#define MBOX_INT_REG601_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG601_SET_SET_BITWIDTH         32
// INT_REG602_SET Register
#define MBOX_INT_REG602_SET_OFS                  0x00006008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG602_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG602_SET_SET_SHIFT            0 
#define MBOX_INT_REG602_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG602_SET_SET_BITWIDTH         32
// INT_REG603_SET Register
#define MBOX_INT_REG603_SET_OFS                  0x0000600C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG603_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG603_SET_SET_SHIFT            0 
#define MBOX_INT_REG603_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG603_SET_SET_BITWIDTH         32
// INT_REG604_SET Register
#define MBOX_INT_REG604_SET_OFS                  0x00006010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG604_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG604_SET_SET_SHIFT            0 
#define MBOX_INT_REG604_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG604_SET_SET_BITWIDTH         32
// INT_REG605_SET Register
#define MBOX_INT_REG605_SET_OFS                  0x00006014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG605_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG605_SET_SET_SHIFT            0 
#define MBOX_INT_REG605_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG605_SET_SET_BITWIDTH         32
// INT_REG606_SET Register
#define MBOX_INT_REG606_SET_OFS                  0x00006018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG606_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG606_SET_SET_SHIFT            0 
#define MBOX_INT_REG606_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG606_SET_SET_BITWIDTH         32
// INT_REG607_SET Register
#define MBOX_INT_REG607_SET_OFS                  0x0000601C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG607_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG607_SET_SET_SHIFT            0 
#define MBOX_INT_REG607_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG607_SET_SET_BITWIDTH         32
// INT_REG608_SET Register
#define MBOX_INT_REG608_SET_OFS                  0x00006020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG608_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG608_SET_SET_SHIFT            0 
#define MBOX_INT_REG608_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG608_SET_SET_BITWIDTH         32
// INT_REG609_SET Register
#define MBOX_INT_REG609_SET_OFS                  0x00006024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG609_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG609_SET_SET_SHIFT            0 
#define MBOX_INT_REG609_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG609_SET_SET_BITWIDTH         32
// INT_REG610_SET Register
#define MBOX_INT_REG610_SET_OFS                  0x00006028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG610_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG610_SET_SET_SHIFT            0 
#define MBOX_INT_REG610_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG610_SET_SET_BITWIDTH         32
// INT_REG611_SET Register
#define MBOX_INT_REG611_SET_OFS                  0x0000602C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG611_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG611_SET_SET_SHIFT            0 
#define MBOX_INT_REG611_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG611_SET_SET_BITWIDTH         32
// INT_REG612_SET Register
#define MBOX_INT_REG612_SET_OFS                  0x00006030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG612_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG612_SET_SET_SHIFT            0 
#define MBOX_INT_REG612_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG612_SET_SET_BITWIDTH         32
// INT_REG613_SET Register
#define MBOX_INT_REG613_SET_OFS                  0x00006034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG613_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG613_SET_SET_SHIFT            0 
#define MBOX_INT_REG613_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG613_SET_SET_BITWIDTH         32
// INT_REG614_SET Register
#define MBOX_INT_REG614_SET_OFS                  0x00006038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG614_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG614_SET_SET_SHIFT            0 
#define MBOX_INT_REG614_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG614_SET_SET_BITWIDTH         32
// INT_REG615_SET Register
#define MBOX_INT_REG615_SET_OFS                  0x0000603C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG615_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG615_SET_SET_SHIFT            0 
#define MBOX_INT_REG615_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG615_SET_SET_BITWIDTH         32
// INT_REG600_CLEAR Register
#define MBOX_INT_REG600_CLEAR_OFS                0x00006400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG600_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG600_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG600_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG600_CLEAR_CLEAR_BITWIDTH     32
// INT_REG601_CLEAR Register
#define MBOX_INT_REG601_CLEAR_OFS                0x00006404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG601_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG601_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG601_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG601_CLEAR_CLEAR_BITWIDTH     32
// INT_REG602_CLEAR Register
#define MBOX_INT_REG602_CLEAR_OFS                0x00006408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG602_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG602_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG602_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG602_CLEAR_CLEAR_BITWIDTH     32
// INT_REG603_CLEAR Register
#define MBOX_INT_REG603_CLEAR_OFS                0x0000640C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG603_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG603_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG603_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG603_CLEAR_CLEAR_BITWIDTH     32
// INT_REG604_CLEAR Register
#define MBOX_INT_REG604_CLEAR_OFS                0x00006410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG604_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG604_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG604_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG604_CLEAR_CLEAR_BITWIDTH     32
// INT_REG605_CLEAR Register
#define MBOX_INT_REG605_CLEAR_OFS                0x00006414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG605_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG605_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG605_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG605_CLEAR_CLEAR_BITWIDTH     32
// INT_REG606_CLEAR Register
#define MBOX_INT_REG606_CLEAR_OFS                0x00006418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG606_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG606_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG606_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG606_CLEAR_CLEAR_BITWIDTH     32
// INT_REG607_CLEAR Register
#define MBOX_INT_REG607_CLEAR_OFS                0x0000641C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG607_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG607_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG607_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG607_CLEAR_CLEAR_BITWIDTH     32
// INT_REG608_CLEAR Register
#define MBOX_INT_REG608_CLEAR_OFS                0x00006420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG608_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG608_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG608_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG608_CLEAR_CLEAR_BITWIDTH     32
// INT_REG609_CLEAR Register
#define MBOX_INT_REG609_CLEAR_OFS                0x00006424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG609_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG609_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG609_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG609_CLEAR_CLEAR_BITWIDTH     32
// INT_REG610_CLEAR Register
#define MBOX_INT_REG610_CLEAR_OFS                0x00006428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG610_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG610_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG610_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG610_CLEAR_CLEAR_BITWIDTH     32
// INT_REG611_CLEAR Register
#define MBOX_INT_REG611_CLEAR_OFS                0x0000642C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG611_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG611_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG611_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG611_CLEAR_CLEAR_BITWIDTH     32
// INT_REG612_CLEAR Register
#define MBOX_INT_REG612_CLEAR_OFS                0x00006430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG612_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG612_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG612_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG612_CLEAR_CLEAR_BITWIDTH     32
// INT_REG613_CLEAR Register
#define MBOX_INT_REG613_CLEAR_OFS                0x00006434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG613_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG613_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG613_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG613_CLEAR_CLEAR_BITWIDTH     32
// INT_REG614_CLEAR Register
#define MBOX_INT_REG614_CLEAR_OFS                0x00006438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG614_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG614_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG614_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG614_CLEAR_CLEAR_BITWIDTH     32
// INT_REG615_CLEAR Register
#define MBOX_INT_REG615_CLEAR_OFS                0x0000643C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG615_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG615_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG615_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG615_CLEAR_CLEAR_BITWIDTH     32
// INT_REG600_MASK Register
#define MBOX_INT_REG600_MASK_OFS                 0x00006800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG600_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG600_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG600_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG600_MASK_MASK_BITWIDTH       32
// INT_REG601_MASK Register
#define MBOX_INT_REG601_MASK_OFS                 0x00006804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG601_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG601_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG601_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG601_MASK_MASK_BITWIDTH       32
// INT_REG602_MASK Register
#define MBOX_INT_REG602_MASK_OFS                 0x00006808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG602_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG602_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG602_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG602_MASK_MASK_BITWIDTH       32
// INT_REG603_MASK Register
#define MBOX_INT_REG603_MASK_OFS                 0x0000680C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG603_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG603_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG603_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG603_MASK_MASK_BITWIDTH       32
// INT_REG604_MASK Register
#define MBOX_INT_REG604_MASK_OFS                 0x00006810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG604_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG604_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG604_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG604_MASK_MASK_BITWIDTH       32
// INT_REG605_MASK Register
#define MBOX_INT_REG605_MASK_OFS                 0x00006814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG605_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG605_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG605_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG605_MASK_MASK_BITWIDTH       32
// INT_REG606_MASK Register
#define MBOX_INT_REG606_MASK_OFS                 0x00006818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG606_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG606_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG606_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG606_MASK_MASK_BITWIDTH       32
// INT_REG607_MASK Register
#define MBOX_INT_REG607_MASK_OFS                 0x0000681C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG607_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG607_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG607_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG607_MASK_MASK_BITWIDTH       32
// INT_REG608_MASK Register
#define MBOX_INT_REG608_MASK_OFS                 0x00006820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG608_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG608_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG608_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG608_MASK_MASK_BITWIDTH       32
// INT_REG609_MASK Register
#define MBOX_INT_REG609_MASK_OFS                 0x00006824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG609_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG609_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG609_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG609_MASK_MASK_BITWIDTH       32
// INT_REG610_MASK Register
#define MBOX_INT_REG610_MASK_OFS                 0x00006828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG610_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG610_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG610_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG610_MASK_MASK_BITWIDTH       32
// INT_REG611_MASK Register
#define MBOX_INT_REG611_MASK_OFS                 0x0000682C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG611_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG611_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG611_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG611_MASK_MASK_BITWIDTH       32
// INT_REG612_MASK Register
#define MBOX_INT_REG612_MASK_OFS                 0x00006830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG612_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG612_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG612_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG612_MASK_MASK_BITWIDTH       32
// INT_REG613_MASK Register
#define MBOX_INT_REG613_MASK_OFS                 0x00006834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG613_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG613_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG613_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG613_MASK_MASK_BITWIDTH       32
// INT_REG614_MASK Register
#define MBOX_INT_REG614_MASK_OFS                 0x00006838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG614_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG614_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG614_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG614_MASK_MASK_BITWIDTH       32
// INT_REG615_MASK Register
#define MBOX_INT_REG615_MASK_OFS                 0x0000683C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG615_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG615_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG615_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG615_MASK_MASK_BITWIDTH       32
// INT_SIG60_SEL Register
#define MBOX_INT_SIG60_SEL_OFS                   0x00006C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG60_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG60_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG60_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG60_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG60_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG60_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG60_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG60_SEL_RESERVED_BITWIDTH     16
// INT_SIG60_STAT Register
#define MBOX_INT_SIG60_STAT_OFS                  0x00006C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG60_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG60_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG60_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG60_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG60_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG60_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG60_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG60_STAT_RESERVED_BITWIDTH    16
// INT_SIG61_SEL Register
#define MBOX_INT_SIG61_SEL_OFS                   0x00006C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG61_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG61_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG61_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG61_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG61_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG61_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG61_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG61_SEL_RESERVED_BITWIDTH     16
// INT_SIG61_STAT Register
#define MBOX_INT_SIG61_STAT_OFS                  0x00006C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG61_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG61_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG61_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG61_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG61_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG61_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG61_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG61_STAT_RESERVED_BITWIDTH    16
// INT_SIG62_SEL Register
#define MBOX_INT_SIG62_SEL_OFS                   0x00006C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG62_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG62_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG62_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG62_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG62_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG62_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG62_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG62_SEL_RESERVED_BITWIDTH     16
// INT_SIG62_STAT Register
#define MBOX_INT_SIG62_STAT_OFS                  0x00006C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG62_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG62_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG62_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG62_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG62_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG62_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG62_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG62_STAT_RESERVED_BITWIDTH    16
// INT_SIG63_SEL Register
#define MBOX_INT_SIG63_SEL_OFS                   0x00006C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG63_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG63_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG63_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG63_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG63_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG63_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG63_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG63_SEL_RESERVED_BITWIDTH     16
// INT_SIG63_STAT Register
#define MBOX_INT_SIG63_STAT_OFS                  0x00006C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG63_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG63_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG63_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG63_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG63_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG63_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG63_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG63_STAT_RESERVED_BITWIDTH    16
// INT_REG700_SET Register
#define MBOX_INT_REG700_SET_OFS                  0x00007000
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG700_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG700_SET_SET_SHIFT            0 
#define MBOX_INT_REG700_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG700_SET_SET_BITWIDTH         32
// INT_REG701_SET Register
#define MBOX_INT_REG701_SET_OFS                  0x00007004
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG701_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG701_SET_SET_SHIFT            0 
#define MBOX_INT_REG701_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG701_SET_SET_BITWIDTH         32
// INT_REG702_SET Register
#define MBOX_INT_REG702_SET_OFS                  0x00007008
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG702_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG702_SET_SET_SHIFT            0 
#define MBOX_INT_REG702_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG702_SET_SET_BITWIDTH         32
// INT_REG703_SET Register
#define MBOX_INT_REG703_SET_OFS                  0x0000700C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG703_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG703_SET_SET_SHIFT            0 
#define MBOX_INT_REG703_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG703_SET_SET_BITWIDTH         32
// INT_REG704_SET Register
#define MBOX_INT_REG704_SET_OFS                  0x00007010
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG704_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG704_SET_SET_SHIFT            0 
#define MBOX_INT_REG704_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG704_SET_SET_BITWIDTH         32
// INT_REG705_SET Register
#define MBOX_INT_REG705_SET_OFS                  0x00007014
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG705_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG705_SET_SET_SHIFT            0 
#define MBOX_INT_REG705_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG705_SET_SET_BITWIDTH         32
// INT_REG706_SET Register
#define MBOX_INT_REG706_SET_OFS                  0x00007018
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG706_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG706_SET_SET_SHIFT            0 
#define MBOX_INT_REG706_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG706_SET_SET_BITWIDTH         32
// INT_REG707_SET Register
#define MBOX_INT_REG707_SET_OFS                  0x0000701C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG707_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG707_SET_SET_SHIFT            0 
#define MBOX_INT_REG707_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG707_SET_SET_BITWIDTH         32
// INT_REG708_SET Register
#define MBOX_INT_REG708_SET_OFS                  0x00007020
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG708_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG708_SET_SET_SHIFT            0 
#define MBOX_INT_REG708_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG708_SET_SET_BITWIDTH         32
// INT_REG709_SET Register
#define MBOX_INT_REG709_SET_OFS                  0x00007024
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG709_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG709_SET_SET_SHIFT            0 
#define MBOX_INT_REG709_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG709_SET_SET_BITWIDTH         32
// INT_REG710_SET Register
#define MBOX_INT_REG710_SET_OFS                  0x00007028
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG710_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG710_SET_SET_SHIFT            0 
#define MBOX_INT_REG710_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG710_SET_SET_BITWIDTH         32
// INT_REG711_SET Register
#define MBOX_INT_REG711_SET_OFS                  0x0000702C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG711_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG711_SET_SET_SHIFT            0 
#define MBOX_INT_REG711_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG711_SET_SET_BITWIDTH         32
// INT_REG712_SET Register
#define MBOX_INT_REG712_SET_OFS                  0x00007030
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG712_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG712_SET_SET_SHIFT            0 
#define MBOX_INT_REG712_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG712_SET_SET_BITWIDTH         32
// INT_REG713_SET Register
#define MBOX_INT_REG713_SET_OFS                  0x00007034
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG713_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG713_SET_SET_SHIFT            0 
#define MBOX_INT_REG713_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG713_SET_SET_BITWIDTH         32
// INT_REG714_SET Register
#define MBOX_INT_REG714_SET_OFS                  0x00007038
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG714_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG714_SET_SET_SHIFT            0 
#define MBOX_INT_REG714_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG714_SET_SET_BITWIDTH         32
// INT_REG715_SET Register
#define MBOX_INT_REG715_SET_OFS                  0x0000703C
// SET bitfiled (RW) Reset=0
#define MBOX_INT_REG715_SET_SET_MASK             0xFFFFFFFF
#define MBOX_INT_REG715_SET_SET_SHIFT            0 
#define MBOX_INT_REG715_SET_SET_BIT              0xFFFFFFFF
#define MBOX_INT_REG715_SET_SET_BITWIDTH         32
// INT_REG700_CLEAR Register
#define MBOX_INT_REG700_CLEAR_OFS                0x00007400
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG700_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG700_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG700_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG700_CLEAR_CLEAR_BITWIDTH     32
// INT_REG701_CLEAR Register
#define MBOX_INT_REG701_CLEAR_OFS                0x00007404
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG701_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG701_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG701_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG701_CLEAR_CLEAR_BITWIDTH     32
// INT_REG702_CLEAR Register
#define MBOX_INT_REG702_CLEAR_OFS                0x00007408
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG702_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG702_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG702_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG702_CLEAR_CLEAR_BITWIDTH     32
// INT_REG703_CLEAR Register
#define MBOX_INT_REG703_CLEAR_OFS                0x0000740C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG703_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG703_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG703_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG703_CLEAR_CLEAR_BITWIDTH     32
// INT_REG704_CLEAR Register
#define MBOX_INT_REG704_CLEAR_OFS                0x00007410
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG704_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG704_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG704_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG704_CLEAR_CLEAR_BITWIDTH     32
// INT_REG705_CLEAR Register
#define MBOX_INT_REG705_CLEAR_OFS                0x00007414
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG705_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG705_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG705_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG705_CLEAR_CLEAR_BITWIDTH     32
// INT_REG706_CLEAR Register
#define MBOX_INT_REG706_CLEAR_OFS                0x00007418
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG706_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG706_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG706_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG706_CLEAR_CLEAR_BITWIDTH     32
// INT_REG707_CLEAR Register
#define MBOX_INT_REG707_CLEAR_OFS                0x0000741C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG707_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG707_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG707_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG707_CLEAR_CLEAR_BITWIDTH     32
// INT_REG708_CLEAR Register
#define MBOX_INT_REG708_CLEAR_OFS                0x00007420
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG708_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG708_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG708_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG708_CLEAR_CLEAR_BITWIDTH     32
// INT_REG709_CLEAR Register
#define MBOX_INT_REG709_CLEAR_OFS                0x00007424
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG709_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG709_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG709_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG709_CLEAR_CLEAR_BITWIDTH     32
// INT_REG710_CLEAR Register
#define MBOX_INT_REG710_CLEAR_OFS                0x00007428
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG710_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG710_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG710_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG710_CLEAR_CLEAR_BITWIDTH     32
// INT_REG711_CLEAR Register
#define MBOX_INT_REG711_CLEAR_OFS                0x0000742C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG711_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG711_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG711_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG711_CLEAR_CLEAR_BITWIDTH     32
// INT_REG712_CLEAR Register
#define MBOX_INT_REG712_CLEAR_OFS                0x00007430
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG712_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG712_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG712_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG712_CLEAR_CLEAR_BITWIDTH     32
// INT_REG713_CLEAR Register
#define MBOX_INT_REG713_CLEAR_OFS                0x00007434
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG713_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG713_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG713_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG713_CLEAR_CLEAR_BITWIDTH     32
// INT_REG714_CLEAR Register
#define MBOX_INT_REG714_CLEAR_OFS                0x00007438
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG714_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG714_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG714_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG714_CLEAR_CLEAR_BITWIDTH     32
// INT_REG715_CLEAR Register
#define MBOX_INT_REG715_CLEAR_OFS                0x0000743C
// CLEAR bitfiled (RW) Reset=0
#define MBOX_INT_REG715_CLEAR_CLEAR_MASK         0xFFFFFFFF
#define MBOX_INT_REG715_CLEAR_CLEAR_SHIFT        0 
#define MBOX_INT_REG715_CLEAR_CLEAR_BIT          0xFFFFFFFF
#define MBOX_INT_REG715_CLEAR_CLEAR_BITWIDTH     32
// INT_REG700_MASK Register
#define MBOX_INT_REG700_MASK_OFS                 0x00007800
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG700_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG700_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG700_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG700_MASK_MASK_BITWIDTH       32
// INT_REG701_MASK Register
#define MBOX_INT_REG701_MASK_OFS                 0x00007804
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG701_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG701_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG701_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG701_MASK_MASK_BITWIDTH       32
// INT_REG702_MASK Register
#define MBOX_INT_REG702_MASK_OFS                 0x00007808
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG702_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG702_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG702_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG702_MASK_MASK_BITWIDTH       32
// INT_REG703_MASK Register
#define MBOX_INT_REG703_MASK_OFS                 0x0000780C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG703_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG703_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG703_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG703_MASK_MASK_BITWIDTH       32
// INT_REG704_MASK Register
#define MBOX_INT_REG704_MASK_OFS                 0x00007810
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG704_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG704_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG704_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG704_MASK_MASK_BITWIDTH       32
// INT_REG705_MASK Register
#define MBOX_INT_REG705_MASK_OFS                 0x00007814
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG705_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG705_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG705_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG705_MASK_MASK_BITWIDTH       32
// INT_REG706_MASK Register
#define MBOX_INT_REG706_MASK_OFS                 0x00007818
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG706_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG706_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG706_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG706_MASK_MASK_BITWIDTH       32
// INT_REG707_MASK Register
#define MBOX_INT_REG707_MASK_OFS                 0x0000781C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG707_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG707_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG707_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG707_MASK_MASK_BITWIDTH       32
// INT_REG708_MASK Register
#define MBOX_INT_REG708_MASK_OFS                 0x00007820
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG708_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG708_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG708_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG708_MASK_MASK_BITWIDTH       32
// INT_REG709_MASK Register
#define MBOX_INT_REG709_MASK_OFS                 0x00007824
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG709_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG709_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG709_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG709_MASK_MASK_BITWIDTH       32
// INT_REG710_MASK Register
#define MBOX_INT_REG710_MASK_OFS                 0x00007828
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG710_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG710_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG710_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG710_MASK_MASK_BITWIDTH       32
// INT_REG711_MASK Register
#define MBOX_INT_REG711_MASK_OFS                 0x0000782C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG711_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG711_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG711_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG711_MASK_MASK_BITWIDTH       32
// INT_REG712_MASK Register
#define MBOX_INT_REG712_MASK_OFS                 0x00007830
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG712_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG712_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG712_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG712_MASK_MASK_BITWIDTH       32
// INT_REG713_MASK Register
#define MBOX_INT_REG713_MASK_OFS                 0x00007834
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG713_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG713_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG713_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG713_MASK_MASK_BITWIDTH       32
// INT_REG714_MASK Register
#define MBOX_INT_REG714_MASK_OFS                 0x00007838
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG714_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG714_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG714_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG714_MASK_MASK_BITWIDTH       32
// INT_REG715_MASK Register
#define MBOX_INT_REG715_MASK_OFS                 0x0000783C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_REG715_MASK_MASK_MASK           0xFFFFFFFF
#define MBOX_INT_REG715_MASK_MASK_SHIFT          0 
#define MBOX_INT_REG715_MASK_MASK_BIT            0xFFFFFFFF
#define MBOX_INT_REG715_MASK_MASK_BITWIDTH       32
// INT_SIG70_SEL Register
#define MBOX_INT_SIG70_SEL_OFS                   0x00007C00
// SEL bitfiled (RW) Reset=1111
#define MBOX_INT_SIG70_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG70_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG70_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG70_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG70_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG70_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG70_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG70_SEL_RESERVED_BITWIDTH     16
// INT_SIG70_STAT Register
#define MBOX_INT_SIG70_STAT_OFS                  0x00007C04
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG70_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG70_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG70_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG70_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG70_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG70_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG70_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG70_STAT_RESERVED_BITWIDTH    16
// INT_SIG71_SEL Register
#define MBOX_INT_SIG71_SEL_OFS                   0x00007C08
// SEL bitfiled (RW) Reset=11110000
#define MBOX_INT_SIG71_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG71_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG71_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG71_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG71_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG71_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG71_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG71_SEL_RESERVED_BITWIDTH     16
// INT_SIG71_STAT Register
#define MBOX_INT_SIG71_STAT_OFS                  0x00007C0C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG71_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG71_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG71_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG71_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG71_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG71_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG71_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG71_STAT_RESERVED_BITWIDTH    16
// INT_SIG72_SEL Register
#define MBOX_INT_SIG72_SEL_OFS                   0x00007C10
// SEL bitfiled (RW) Reset=111100000000
#define MBOX_INT_SIG72_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG72_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG72_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG72_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG72_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG72_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG72_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG72_SEL_RESERVED_BITWIDTH     16
// INT_SIG72_STAT Register
#define MBOX_INT_SIG72_STAT_OFS                  0x00007C14
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG72_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG72_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG72_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG72_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG72_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG72_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG72_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG72_STAT_RESERVED_BITWIDTH    16
// INT_SIG73_SEL Register
#define MBOX_INT_SIG73_SEL_OFS                   0x00007C18
// SEL bitfiled (RW) Reset=1111000000000000
#define MBOX_INT_SIG73_SEL_SEL_MASK              0xFFFF
#define MBOX_INT_SIG73_SEL_SEL_SHIFT             0 
#define MBOX_INT_SIG73_SEL_SEL_BIT               0xFFFF
#define MBOX_INT_SIG73_SEL_SEL_BITWIDTH          16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG73_SEL_RESERVED_MASK         0xFFFF0000
#define MBOX_INT_SIG73_SEL_RESERVED_SHIFT        16 
#define MBOX_INT_SIG73_SEL_RESERVED_BIT          0xFFFF
#define MBOX_INT_SIG73_SEL_RESERVED_BITWIDTH     16
// INT_SIG73_STAT Register
#define MBOX_INT_SIG73_STAT_OFS                  0x00007C1C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_SIG73_STAT_STAT_MASK            0xFFFF
#define MBOX_INT_SIG73_STAT_STAT_SHIFT           0 
#define MBOX_INT_SIG73_STAT_STAT_BIT             0xFFFF
#define MBOX_INT_SIG73_STAT_STAT_BITWIDTH        16
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SIG73_STAT_RESERVED_MASK        0xFFFF0000
#define MBOX_INT_SIG73_STAT_RESERVED_SHIFT       16 
#define MBOX_INT_SIG73_STAT_RESERVED_BIT         0xFFFF
#define MBOX_INT_SIG73_STAT_RESERVED_BITWIDTH    16
// MBOX_TAS00 Register
#define MBOX_MBOX_TAS00_OFS                      0x00008000
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS00_TAS_MASK                 0x1
#define MBOX_MBOX_TAS00_TAS_SHIFT                0 
#define MBOX_MBOX_TAS00_TAS_BIT                  0x1
#define MBOX_MBOX_TAS00_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS00_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS00_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS00_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS00_RESERVED1_BITWIDTH       31
// MBOX_TAS01 Register
#define MBOX_MBOX_TAS01_OFS                      0x00008004
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS01_TAS_MASK                 0x1
#define MBOX_MBOX_TAS01_TAS_SHIFT                0 
#define MBOX_MBOX_TAS01_TAS_BIT                  0x1
#define MBOX_MBOX_TAS01_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS01_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS01_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS01_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS01_RESERVED1_BITWIDTH       31
// MBOX_TAS02 Register
#define MBOX_MBOX_TAS02_OFS                      0x00008008
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS02_TAS_MASK                 0x1
#define MBOX_MBOX_TAS02_TAS_SHIFT                0 
#define MBOX_MBOX_TAS02_TAS_BIT                  0x1
#define MBOX_MBOX_TAS02_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS02_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS02_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS02_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS02_RESERVED1_BITWIDTH       31
// MBOX_TAS03 Register
#define MBOX_MBOX_TAS03_OFS                      0x0000800C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS03_TAS_MASK                 0x1
#define MBOX_MBOX_TAS03_TAS_SHIFT                0 
#define MBOX_MBOX_TAS03_TAS_BIT                  0x1
#define MBOX_MBOX_TAS03_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS03_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS03_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS03_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS03_RESERVED1_BITWIDTH       31
// MBOX_TAS04 Register
#define MBOX_MBOX_TAS04_OFS                      0x00008010
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS04_TAS_MASK                 0x1
#define MBOX_MBOX_TAS04_TAS_SHIFT                0 
#define MBOX_MBOX_TAS04_TAS_BIT                  0x1
#define MBOX_MBOX_TAS04_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS04_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS04_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS04_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS04_RESERVED1_BITWIDTH       31
// MBOX_TAS05 Register
#define MBOX_MBOX_TAS05_OFS                      0x00008014
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS05_TAS_MASK                 0x1
#define MBOX_MBOX_TAS05_TAS_SHIFT                0 
#define MBOX_MBOX_TAS05_TAS_BIT                  0x1
#define MBOX_MBOX_TAS05_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS05_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS05_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS05_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS05_RESERVED1_BITWIDTH       31
// MBOX_TAS06 Register
#define MBOX_MBOX_TAS06_OFS                      0x00008018
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS06_TAS_MASK                 0x1
#define MBOX_MBOX_TAS06_TAS_SHIFT                0 
#define MBOX_MBOX_TAS06_TAS_BIT                  0x1
#define MBOX_MBOX_TAS06_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS06_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS06_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS06_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS06_RESERVED1_BITWIDTH       31
// MBOX_TAS07 Register
#define MBOX_MBOX_TAS07_OFS                      0x0000801C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS07_TAS_MASK                 0x1
#define MBOX_MBOX_TAS07_TAS_SHIFT                0 
#define MBOX_MBOX_TAS07_TAS_BIT                  0x1
#define MBOX_MBOX_TAS07_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS07_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS07_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS07_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS07_RESERVED1_BITWIDTH       31
// MBOX_TAS08 Register
#define MBOX_MBOX_TAS08_OFS                      0x00008020
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS08_TAS_MASK                 0x1
#define MBOX_MBOX_TAS08_TAS_SHIFT                0 
#define MBOX_MBOX_TAS08_TAS_BIT                  0x1
#define MBOX_MBOX_TAS08_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS08_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS08_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS08_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS08_RESERVED1_BITWIDTH       31
// MBOX_TAS09 Register
#define MBOX_MBOX_TAS09_OFS                      0x00008024
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS09_TAS_MASK                 0x1
#define MBOX_MBOX_TAS09_TAS_SHIFT                0 
#define MBOX_MBOX_TAS09_TAS_BIT                  0x1
#define MBOX_MBOX_TAS09_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS09_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS09_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS09_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS09_RESERVED1_BITWIDTH       31
// MBOX_TAS10 Register
#define MBOX_MBOX_TAS10_OFS                      0x00008028
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS10_TAS_MASK                 0x1
#define MBOX_MBOX_TAS10_TAS_SHIFT                0 
#define MBOX_MBOX_TAS10_TAS_BIT                  0x1
#define MBOX_MBOX_TAS10_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS10_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS10_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS10_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS10_RESERVED1_BITWIDTH       31
// MBOX_TAS11 Register
#define MBOX_MBOX_TAS11_OFS                      0x0000802C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS11_TAS_MASK                 0x1
#define MBOX_MBOX_TAS11_TAS_SHIFT                0 
#define MBOX_MBOX_TAS11_TAS_BIT                  0x1
#define MBOX_MBOX_TAS11_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS11_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS11_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS11_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS11_RESERVED1_BITWIDTH       31
// MBOX_TAS12 Register
#define MBOX_MBOX_TAS12_OFS                      0x00008030
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS12_TAS_MASK                 0x1
#define MBOX_MBOX_TAS12_TAS_SHIFT                0 
#define MBOX_MBOX_TAS12_TAS_BIT                  0x1
#define MBOX_MBOX_TAS12_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS12_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS12_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS12_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS12_RESERVED1_BITWIDTH       31
// MBOX_TAS13 Register
#define MBOX_MBOX_TAS13_OFS                      0x00008034
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS13_TAS_MASK                 0x1
#define MBOX_MBOX_TAS13_TAS_SHIFT                0 
#define MBOX_MBOX_TAS13_TAS_BIT                  0x1
#define MBOX_MBOX_TAS13_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS13_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS13_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS13_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS13_RESERVED1_BITWIDTH       31
// MBOX_TAS14 Register
#define MBOX_MBOX_TAS14_OFS                      0x00008038
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS14_TAS_MASK                 0x1
#define MBOX_MBOX_TAS14_TAS_SHIFT                0 
#define MBOX_MBOX_TAS14_TAS_BIT                  0x1
#define MBOX_MBOX_TAS14_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS14_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS14_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS14_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS14_RESERVED1_BITWIDTH       31
// MBOX_TAS15 Register
#define MBOX_MBOX_TAS15_OFS                      0x0000803C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS15_TAS_MASK                 0x1
#define MBOX_MBOX_TAS15_TAS_SHIFT                0 
#define MBOX_MBOX_TAS15_TAS_BIT                  0x1
#define MBOX_MBOX_TAS15_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS15_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS15_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS15_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS15_RESERVED1_BITWIDTH       31
// MBOX_TAS16 Register
#define MBOX_MBOX_TAS16_OFS                      0x00008040
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS16_TAS_MASK                 0x1
#define MBOX_MBOX_TAS16_TAS_SHIFT                0 
#define MBOX_MBOX_TAS16_TAS_BIT                  0x1
#define MBOX_MBOX_TAS16_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS16_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS16_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS16_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS16_RESERVED1_BITWIDTH       31
// MBOX_TAS17 Register
#define MBOX_MBOX_TAS17_OFS                      0x00008044
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS17_TAS_MASK                 0x1
#define MBOX_MBOX_TAS17_TAS_SHIFT                0 
#define MBOX_MBOX_TAS17_TAS_BIT                  0x1
#define MBOX_MBOX_TAS17_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS17_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS17_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS17_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS17_RESERVED1_BITWIDTH       31
// MBOX_TAS18 Register
#define MBOX_MBOX_TAS18_OFS                      0x00008048
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS18_TAS_MASK                 0x1
#define MBOX_MBOX_TAS18_TAS_SHIFT                0 
#define MBOX_MBOX_TAS18_TAS_BIT                  0x1
#define MBOX_MBOX_TAS18_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS18_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS18_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS18_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS18_RESERVED1_BITWIDTH       31
// MBOX_TAS19 Register
#define MBOX_MBOX_TAS19_OFS                      0x0000804C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS19_TAS_MASK                 0x1
#define MBOX_MBOX_TAS19_TAS_SHIFT                0 
#define MBOX_MBOX_TAS19_TAS_BIT                  0x1
#define MBOX_MBOX_TAS19_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS19_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS19_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS19_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS19_RESERVED1_BITWIDTH       31
// MBOX_TAS20 Register
#define MBOX_MBOX_TAS20_OFS                      0x00008050
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS20_TAS_MASK                 0x1
#define MBOX_MBOX_TAS20_TAS_SHIFT                0 
#define MBOX_MBOX_TAS20_TAS_BIT                  0x1
#define MBOX_MBOX_TAS20_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS20_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS20_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS20_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS20_RESERVED1_BITWIDTH       31
// MBOX_TAS21 Register
#define MBOX_MBOX_TAS21_OFS                      0x00008054
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS21_TAS_MASK                 0x1
#define MBOX_MBOX_TAS21_TAS_SHIFT                0 
#define MBOX_MBOX_TAS21_TAS_BIT                  0x1
#define MBOX_MBOX_TAS21_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS21_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS21_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS21_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS21_RESERVED1_BITWIDTH       31
// MBOX_TAS22 Register
#define MBOX_MBOX_TAS22_OFS                      0x00008058
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS22_TAS_MASK                 0x1
#define MBOX_MBOX_TAS22_TAS_SHIFT                0 
#define MBOX_MBOX_TAS22_TAS_BIT                  0x1
#define MBOX_MBOX_TAS22_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS22_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS22_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS22_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS22_RESERVED1_BITWIDTH       31
// MBOX_TAS23 Register
#define MBOX_MBOX_TAS23_OFS                      0x0000805C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS23_TAS_MASK                 0x1
#define MBOX_MBOX_TAS23_TAS_SHIFT                0 
#define MBOX_MBOX_TAS23_TAS_BIT                  0x1
#define MBOX_MBOX_TAS23_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS23_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS23_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS23_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS23_RESERVED1_BITWIDTH       31
// MBOX_TAS24 Register
#define MBOX_MBOX_TAS24_OFS                      0x00008060
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS24_TAS_MASK                 0x1
#define MBOX_MBOX_TAS24_TAS_SHIFT                0 
#define MBOX_MBOX_TAS24_TAS_BIT                  0x1
#define MBOX_MBOX_TAS24_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS24_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS24_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS24_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS24_RESERVED1_BITWIDTH       31
// MBOX_TAS25 Register
#define MBOX_MBOX_TAS25_OFS                      0x00008064
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS25_TAS_MASK                 0x1
#define MBOX_MBOX_TAS25_TAS_SHIFT                0 
#define MBOX_MBOX_TAS25_TAS_BIT                  0x1
#define MBOX_MBOX_TAS25_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS25_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS25_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS25_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS25_RESERVED1_BITWIDTH       31
// MBOX_TAS26 Register
#define MBOX_MBOX_TAS26_OFS                      0x00008068
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS26_TAS_MASK                 0x1
#define MBOX_MBOX_TAS26_TAS_SHIFT                0 
#define MBOX_MBOX_TAS26_TAS_BIT                  0x1
#define MBOX_MBOX_TAS26_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS26_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS26_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS26_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS26_RESERVED1_BITWIDTH       31
// MBOX_TAS27 Register
#define MBOX_MBOX_TAS27_OFS                      0x0000806C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS27_TAS_MASK                 0x1
#define MBOX_MBOX_TAS27_TAS_SHIFT                0 
#define MBOX_MBOX_TAS27_TAS_BIT                  0x1
#define MBOX_MBOX_TAS27_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS27_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS27_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS27_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS27_RESERVED1_BITWIDTH       31
// MBOX_TAS28 Register
#define MBOX_MBOX_TAS28_OFS                      0x00008070
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS28_TAS_MASK                 0x1
#define MBOX_MBOX_TAS28_TAS_SHIFT                0 
#define MBOX_MBOX_TAS28_TAS_BIT                  0x1
#define MBOX_MBOX_TAS28_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS28_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS28_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS28_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS28_RESERVED1_BITWIDTH       31
// MBOX_TAS29 Register
#define MBOX_MBOX_TAS29_OFS                      0x00008074
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS29_TAS_MASK                 0x1
#define MBOX_MBOX_TAS29_TAS_SHIFT                0 
#define MBOX_MBOX_TAS29_TAS_BIT                  0x1
#define MBOX_MBOX_TAS29_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS29_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS29_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS29_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS29_RESERVED1_BITWIDTH       31
// MBOX_TAS30 Register
#define MBOX_MBOX_TAS30_OFS                      0x00008078
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS30_TAS_MASK                 0x1
#define MBOX_MBOX_TAS30_TAS_SHIFT                0 
#define MBOX_MBOX_TAS30_TAS_BIT                  0x1
#define MBOX_MBOX_TAS30_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS30_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS30_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS30_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS30_RESERVED1_BITWIDTH       31
// MBOX_TAS31 Register
#define MBOX_MBOX_TAS31_OFS                      0x0000807C
// TAS bitfiled (RW) Reset=0
#define MBOX_MBOX_TAS31_TAS_MASK                 0x1
#define MBOX_MBOX_TAS31_TAS_SHIFT                0 
#define MBOX_MBOX_TAS31_TAS_BIT                  0x1
#define MBOX_MBOX_TAS31_TAS_BITWIDTH             1
// reserved1 bitfiled (RO) Reset=0
#define MBOX_MBOX_TAS31_RESERVED1_MASK           0xFFFFFFFE
#define MBOX_MBOX_TAS31_RESERVED1_SHIFT          1 
#define MBOX_MBOX_TAS31_RESERVED1_BIT            0x7FFFFFFF
#define MBOX_MBOX_TAS31_RESERVED1_BITWIDTH       31
// INT_DEG_MASK00 Register
#define MBOX_INT_DEG_MASK00_OFS                  0x00010000
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK00_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK00_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK00_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK00_MASK_BITWIDTH        32
// INT_DEG_STAT00 Register
#define MBOX_INT_DEG_STAT00_OFS                  0x00010004
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT00_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT00_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT00_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT00_STAT_BITWIDTH        32
// INT_DEG_MASK01 Register
#define MBOX_INT_DEG_MASK01_OFS                  0x00010008
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK01_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK01_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK01_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK01_MASK_BITWIDTH        32
// INT_DEG_STAT01 Register
#define MBOX_INT_DEG_STAT01_OFS                  0x0001000C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT01_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT01_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT01_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT01_STAT_BITWIDTH        32
// INT_DEG_MASK02 Register
#define MBOX_INT_DEG_MASK02_OFS                  0x00010010
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK02_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK02_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK02_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK02_MASK_BITWIDTH        32
// INT_DEG_STAT02 Register
#define MBOX_INT_DEG_STAT02_OFS                  0x00010014
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT02_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT02_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT02_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT02_STAT_BITWIDTH        32
// INT_DEG_MASK03 Register
#define MBOX_INT_DEG_MASK03_OFS                  0x00010018
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK03_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK03_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK03_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK03_MASK_BITWIDTH        32
// INT_DEG_STAT03 Register
#define MBOX_INT_DEG_STAT03_OFS                  0x0001001C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT03_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT03_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT03_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT03_STAT_BITWIDTH        32
// INT_DEG_MASK04 Register
#define MBOX_INT_DEG_MASK04_OFS                  0x00010020
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK04_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK04_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK04_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK04_MASK_BITWIDTH        32
// INT_DEG_STAT04 Register
#define MBOX_INT_DEG_STAT04_OFS                  0x00010024
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT04_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT04_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT04_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT04_STAT_BITWIDTH        32
// INT_DEG_MASK05 Register
#define MBOX_INT_DEG_MASK05_OFS                  0x00010028
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK05_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK05_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK05_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK05_MASK_BITWIDTH        32
// INT_DEG_STAT05 Register
#define MBOX_INT_DEG_STAT05_OFS                  0x0001002C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT05_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT05_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT05_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT05_STAT_BITWIDTH        32
// INT_DEG_MASK06 Register
#define MBOX_INT_DEG_MASK06_OFS                  0x00010030
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK06_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK06_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK06_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK06_MASK_BITWIDTH        32
// INT_DEG_STAT06 Register
#define MBOX_INT_DEG_STAT06_OFS                  0x00010034
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT06_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT06_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT06_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT06_STAT_BITWIDTH        32
// INT_DEG_MASK10 Register
#define MBOX_INT_DEG_MASK10_OFS                  0x00011000
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK10_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK10_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK10_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK10_MASK_BITWIDTH        32
// INT_DEG_STAT10 Register
#define MBOX_INT_DEG_STAT10_OFS                  0x00011004
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT10_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT10_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT10_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT10_STAT_BITWIDTH        32
// INT_DEG_MASK11 Register
#define MBOX_INT_DEG_MASK11_OFS                  0x00011008
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK11_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK11_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK11_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK11_MASK_BITWIDTH        32
// INT_DEG_STAT11 Register
#define MBOX_INT_DEG_STAT11_OFS                  0x0001100C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT11_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT11_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT11_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT11_STAT_BITWIDTH        32
// INT_DEG_MASK12 Register
#define MBOX_INT_DEG_MASK12_OFS                  0x00011010
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK12_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK12_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK12_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK12_MASK_BITWIDTH        32
// INT_DEG_STAT12 Register
#define MBOX_INT_DEG_STAT12_OFS                  0x00011014
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT12_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT12_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT12_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT12_STAT_BITWIDTH        32
// INT_DEG_MASK13 Register
#define MBOX_INT_DEG_MASK13_OFS                  0x00011018
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK13_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK13_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK13_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK13_MASK_BITWIDTH        32
// INT_DEG_STAT13 Register
#define MBOX_INT_DEG_STAT13_OFS                  0x0001101C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT13_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT13_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT13_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT13_STAT_BITWIDTH        32
// INT_DEG_MASK14 Register
#define MBOX_INT_DEG_MASK14_OFS                  0x00011020
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK14_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK14_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK14_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK14_MASK_BITWIDTH        32
// INT_DEG_STAT14 Register
#define MBOX_INT_DEG_STAT14_OFS                  0x00011024
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT14_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT14_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT14_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT14_STAT_BITWIDTH        32
// INT_DEG_MASK15 Register
#define MBOX_INT_DEG_MASK15_OFS                  0x00011028
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK15_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK15_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK15_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK15_MASK_BITWIDTH        32
// INT_DEG_STAT15 Register
#define MBOX_INT_DEG_STAT15_OFS                  0x0001102C
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT15_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT15_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT15_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT15_STAT_BITWIDTH        32
// INT_DEG_MASK16 Register
#define MBOX_INT_DEG_MASK16_OFS                  0x00011030
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_DEG_MASK16_MASK_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_MASK16_MASK_SHIFT           0 
#define MBOX_INT_DEG_MASK16_MASK_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_MASK16_MASK_BITWIDTH        32
// INT_DEG_STAT16 Register
#define MBOX_INT_DEG_STAT16_OFS                  0x00011034
// STAT bitfiled (RO) Reset=0
#define MBOX_INT_DEG_STAT16_STAT_MASK            0xFFFFFFFF
#define MBOX_INT_DEG_STAT16_STAT_SHIFT           0 
#define MBOX_INT_DEG_STAT16_STAT_BIT             0xFFFFFFFF
#define MBOX_INT_DEG_STAT16_STAT_BITWIDTH        32
// INT_MASTER_MASK0 Register
#define MBOX_INT_MASTER_MASK0_OFS                0x00012000
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK0_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK0_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK0_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK0_MASK_BITWIDTH      32
// INT_MASTER_MASK1 Register
#define MBOX_INT_MASTER_MASK1_OFS                0x00012004
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK1_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK1_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK1_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK1_MASK_BITWIDTH      32
// INT_MASTER_MASK2 Register
#define MBOX_INT_MASTER_MASK2_OFS                0x00012008
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK2_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK2_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK2_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK2_MASK_BITWIDTH      32
// INT_MASTER_MASK3 Register
#define MBOX_INT_MASTER_MASK3_OFS                0x0001200C
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK3_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK3_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK3_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK3_MASK_BITWIDTH      32
// INT_MASTER_MASK4 Register
#define MBOX_INT_MASTER_MASK4_OFS                0x00012010
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK4_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK4_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK4_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK4_MASK_BITWIDTH      32
// INT_MASTER_MASK5 Register
#define MBOX_INT_MASTER_MASK5_OFS                0x00012014
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK5_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK5_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK5_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK5_MASK_BITWIDTH      32
// INT_MASTER_MASK6 Register
#define MBOX_INT_MASTER_MASK6_OFS                0x00012018
// MASK bitfiled (RW) Reset=11111111111111111111111111111111
#define MBOX_INT_MASTER_MASK6_MASK_MASK          0xFFFFFFFF
#define MBOX_INT_MASTER_MASK6_MASK_SHIFT         0 
#define MBOX_INT_MASTER_MASK6_MASK_BIT           0xFFFFFFFF
#define MBOX_INT_MASTER_MASK6_MASK_BITWIDTH      32
// INT_SEL0 Register
#define MBOX_INT_SEL0_OFS                        0x00013000
// STAT bitfiled (RW) Reset=0
#define MBOX_INT_SEL0_STAT_MASK                  0xFF
#define MBOX_INT_SEL0_STAT_SHIFT                 0 
#define MBOX_INT_SEL0_STAT_BIT                   0xFF
#define MBOX_INT_SEL0_STAT_BITWIDTH              8
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SEL0_RESERVED_MASK              0xFFFFFF00
#define MBOX_INT_SEL0_RESERVED_SHIFT             8 
#define MBOX_INT_SEL0_RESERVED_BIT               0xFFFFFF
#define MBOX_INT_SEL0_RESERVED_BITWIDTH          24
// INT_SEL1 Register
#define MBOX_INT_SEL1_OFS                        0x00013004
// STAT bitfiled (RW) Reset=0
#define MBOX_INT_SEL1_STAT_MASK                  0xFF
#define MBOX_INT_SEL1_STAT_SHIFT                 0 
#define MBOX_INT_SEL1_STAT_BIT                   0xFF
#define MBOX_INT_SEL1_STAT_BITWIDTH              8
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SEL1_RESERVED_MASK              0xFFFFFF00
#define MBOX_INT_SEL1_RESERVED_SHIFT             8 
#define MBOX_INT_SEL1_RESERVED_BIT               0xFFFFFF
#define MBOX_INT_SEL1_RESERVED_BITWIDTH          24
// INT_SEL2 Register
#define MBOX_INT_SEL2_OFS                        0x00013008
// STAT bitfiled (RW) Reset=0
#define MBOX_INT_SEL2_STAT_MASK                  0xFF
#define MBOX_INT_SEL2_STAT_SHIFT                 0 
#define MBOX_INT_SEL2_STAT_BIT                   0xFF
#define MBOX_INT_SEL2_STAT_BITWIDTH              8
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SEL2_RESERVED_MASK              0xFFFFFF00
#define MBOX_INT_SEL2_RESERVED_SHIFT             8 
#define MBOX_INT_SEL2_RESERVED_BIT               0xFFFFFF
#define MBOX_INT_SEL2_RESERVED_BITWIDTH          24
// INT_SEL3 Register
#define MBOX_INT_SEL3_OFS                        0x0001300C
// STAT bitfiled (RW) Reset=0
#define MBOX_INT_SEL3_STAT_MASK                  0xFF
#define MBOX_INT_SEL3_STAT_SHIFT                 0 
#define MBOX_INT_SEL3_STAT_BIT                   0xFF
#define MBOX_INT_SEL3_STAT_BITWIDTH              8
// reserved bitfiled (RO) Reset=0
#define MBOX_INT_SEL3_RESERVED_MASK              0xFFFFFF00
#define MBOX_INT_SEL3_RESERVED_SHIFT             8 
#define MBOX_INT_SEL3_RESERVED_BIT               0xFFFFFF
#define MBOX_INT_SEL3_RESERVED_BITWIDTH          24

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _MBOX_REG_DEF_H */
