//Verilog HDL for "Adder_BT", "Adder_tb" "functional"
`timescale 1ns/1ns

module SignalGenerator_tb(
	output reg [15:0] a,
	output reg [15:0] b,
	output reg clk = 0,
	output reg rst = 0
);

integer seed,i,j;

always
begin
	clk = 1;
	#1;
	clk = 0;
	#1;
end

always @(negedge clk)
begin

	a=$urandom%(2**16-1);
	//#3;
	b=$urandom%(2**16-1);
end

endmodule
