
hover_sprint_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004ab0  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084ab0  00084ab0  0000cab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d0  20070000  00084ab8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00008200  200708d0  00085388  000108d0  2**3
                  ALLOC
  4 .stack        00002000  20078ad0  0008d588  000108d0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000108d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000108f9  2**0
                  CONTENTS, READONLY
  7 .debug_info   00026ea7  00000000  00000000  0001096a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00007599  00000000  00000000  00037811  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000d0f8  00000000  00000000  0003edaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001310  00000000  00000000  0004bea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000fd8  00000000  00000000  0004d1b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000176e2  00000000  00000000  0004e190  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001576e  00000000  00000000  00065872  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066e02  00000000  00000000  0007afe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000282c  00000000  00000000  000e1de4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007aad0 	.word	0x2007aad0
   80004:	00081ded 	.word	0x00081ded
   80008:	00081de9 	.word	0x00081de9
   8000c:	00081de9 	.word	0x00081de9
   80010:	00081de9 	.word	0x00081de9
   80014:	00081de9 	.word	0x00081de9
   80018:	00081de9 	.word	0x00081de9
	...
   8002c:	00080501 	.word	0x00080501
   80030:	00081de9 	.word	0x00081de9
   80034:	00000000 	.word	0x00000000
   80038:	00080591 	.word	0x00080591
   8003c:	000805cd 	.word	0x000805cd
   80040:	00081de9 	.word	0x00081de9
   80044:	00081de9 	.word	0x00081de9
   80048:	00081de9 	.word	0x00081de9
   8004c:	00081de9 	.word	0x00081de9
   80050:	00081de9 	.word	0x00081de9
   80054:	00081de9 	.word	0x00081de9
   80058:	00081de9 	.word	0x00081de9
   8005c:	00081de9 	.word	0x00081de9
   80060:	00081de9 	.word	0x00081de9
   80064:	00081de9 	.word	0x00081de9
   80068:	00000000 	.word	0x00000000
   8006c:	00081bb5 	.word	0x00081bb5
   80070:	00081bd1 	.word	0x00081bd1
   80074:	00081bed 	.word	0x00081bed
   80078:	00081c09 	.word	0x00081c09
	...
   80084:	00081de9 	.word	0x00081de9
   80088:	00081de9 	.word	0x00081de9
   8008c:	00081de9 	.word	0x00081de9
   80090:	00081de9 	.word	0x00081de9
   80094:	00081de9 	.word	0x00081de9
   80098:	00081de9 	.word	0x00081de9
   8009c:	00081de9 	.word	0x00081de9
   800a0:	00081de9 	.word	0x00081de9
   800a4:	00000000 	.word	0x00000000
   800a8:	00081de9 	.word	0x00081de9
   800ac:	00081de9 	.word	0x00081de9
   800b0:	00081de9 	.word	0x00081de9
   800b4:	00081de9 	.word	0x00081de9
   800b8:	00081de9 	.word	0x00081de9
   800bc:	00081de9 	.word	0x00081de9
   800c0:	00081de9 	.word	0x00081de9
   800c4:	00081de9 	.word	0x00081de9
   800c8:	00081de9 	.word	0x00081de9
   800cc:	00081de9 	.word	0x00081de9
   800d0:	00081de9 	.word	0x00081de9
   800d4:	00081de9 	.word	0x00081de9
   800d8:	00081de9 	.word	0x00081de9
   800dc:	00081de9 	.word	0x00081de9
   800e0:	00081de9 	.word	0x00081de9
   800e4:	00081de9 	.word	0x00081de9
   800e8:	00081de9 	.word	0x00081de9
   800ec:	00081de9 	.word	0x00081de9
   800f0:	00081de9 	.word	0x00081de9

000800f4 <deregister_tm_clones>:
   800f4:	b508      	push	{r3, lr}
   800f6:	4805      	ldr	r0, [pc, #20]	; (8010c <deregister_tm_clones+0x18>)
   800f8:	4b05      	ldr	r3, [pc, #20]	; (80110 <deregister_tm_clones+0x1c>)
   800fa:	1a19      	subs	r1, r3, r0
   800fc:	2906      	cmp	r1, #6
   800fe:	d800      	bhi.n	80102 <deregister_tm_clones+0xe>
   80100:	bd08      	pop	{r3, pc}
   80102:	4a04      	ldr	r2, [pc, #16]	; (80114 <deregister_tm_clones+0x20>)
   80104:	2a00      	cmp	r2, #0
   80106:	d0fb      	beq.n	80100 <deregister_tm_clones+0xc>
   80108:	4790      	blx	r2
   8010a:	e7f9      	b.n	80100 <deregister_tm_clones+0xc>
   8010c:	00084ab8 	.word	0x00084ab8
   80110:	00084abb 	.word	0x00084abb
   80114:	00000000 	.word	0x00000000

00080118 <register_tm_clones>:
   80118:	b508      	push	{r3, lr}
   8011a:	4807      	ldr	r0, [pc, #28]	; (80138 <register_tm_clones+0x20>)
   8011c:	4b07      	ldr	r3, [pc, #28]	; (8013c <register_tm_clones+0x24>)
   8011e:	1a19      	subs	r1, r3, r0
   80120:	108a      	asrs	r2, r1, #2
   80122:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
   80126:	1059      	asrs	r1, r3, #1
   80128:	d100      	bne.n	8012c <register_tm_clones+0x14>
   8012a:	bd08      	pop	{r3, pc}
   8012c:	4a04      	ldr	r2, [pc, #16]	; (80140 <register_tm_clones+0x28>)
   8012e:	2a00      	cmp	r2, #0
   80130:	d0fb      	beq.n	8012a <register_tm_clones+0x12>
   80132:	4790      	blx	r2
   80134:	e7f9      	b.n	8012a <register_tm_clones+0x12>
   80136:	bf00      	nop
   80138:	00084ab8 	.word	0x00084ab8
   8013c:	00084ab8 	.word	0x00084ab8
   80140:	00000000 	.word	0x00000000

00080144 <__do_global_dtors_aux>:
   80144:	b510      	push	{r4, lr}
   80146:	4c06      	ldr	r4, [pc, #24]	; (80160 <__do_global_dtors_aux+0x1c>)
   80148:	7823      	ldrb	r3, [r4, #0]
   8014a:	b943      	cbnz	r3, 8015e <__do_global_dtors_aux+0x1a>
   8014c:	f7ff ffd2 	bl	800f4 <deregister_tm_clones>
   80150:	4804      	ldr	r0, [pc, #16]	; (80164 <__do_global_dtors_aux+0x20>)
   80152:	b110      	cbz	r0, 8015a <__do_global_dtors_aux+0x16>
   80154:	4804      	ldr	r0, [pc, #16]	; (80168 <__do_global_dtors_aux+0x24>)
   80156:	f3af 8000 	nop.w
   8015a:	2101      	movs	r1, #1
   8015c:	7021      	strb	r1, [r4, #0]
   8015e:	bd10      	pop	{r4, pc}
   80160:	200708d0 	.word	0x200708d0
   80164:	00000000 	.word	0x00000000
   80168:	00084ab8 	.word	0x00084ab8

0008016c <frame_dummy>:
   8016c:	b508      	push	{r3, lr}
   8016e:	4b08      	ldr	r3, [pc, #32]	; (80190 <frame_dummy+0x24>)
   80170:	b11b      	cbz	r3, 8017a <frame_dummy+0xe>
   80172:	4808      	ldr	r0, [pc, #32]	; (80194 <frame_dummy+0x28>)
   80174:	4908      	ldr	r1, [pc, #32]	; (80198 <frame_dummy+0x2c>)
   80176:	f3af 8000 	nop.w
   8017a:	4808      	ldr	r0, [pc, #32]	; (8019c <frame_dummy+0x30>)
   8017c:	6801      	ldr	r1, [r0, #0]
   8017e:	b111      	cbz	r1, 80186 <frame_dummy+0x1a>
   80180:	4a07      	ldr	r2, [pc, #28]	; (801a0 <frame_dummy+0x34>)
   80182:	b102      	cbz	r2, 80186 <frame_dummy+0x1a>
   80184:	4790      	blx	r2
   80186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8018a:	f7ff bfc5 	b.w	80118 <register_tm_clones>
   8018e:	bf00      	nop
   80190:	00000000 	.word	0x00000000
   80194:	00084ab8 	.word	0x00084ab8
   80198:	200708d4 	.word	0x200708d4
   8019c:	00084ab8 	.word	0x00084ab8
   801a0:	00000000 	.word	0x00000000

000801a4 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   801a4:	b4f0      	push	{r4, r5, r6, r7}
   801a6:	b08c      	sub	sp, #48	; 0x30
   801a8:	4606      	mov	r6, r0
   801aa:	460f      	mov	r7, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   801ac:	ac01      	add	r4, sp, #4
   801ae:	f644 1590 	movw	r5, #18832	; 0x4990
   801b2:	f2c0 0508 	movt	r5, #8
   801b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801c6:	9b01      	ldr	r3, [sp, #4]
   801c8:	fbb7 f0f3 	udiv	r0, r7, r3
   801cc:	fbb0 f1f6 	udiv	r1, r0, r6
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   801d0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   801d4:	d952      	bls.n	8027c <pwm_clocks_generate+0xd8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801d6:	9902      	ldr	r1, [sp, #8]
   801d8:	fbb7 f2f1 	udiv	r2, r7, r1
   801dc:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   801e0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   801e4:	d94f      	bls.n	80286 <pwm_clocks_generate+0xe2>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801e6:	9b03      	ldr	r3, [sp, #12]
   801e8:	fbb7 f0f3 	udiv	r0, r7, r3
   801ec:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   801f0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   801f4:	d94a      	bls.n	8028c <pwm_clocks_generate+0xe8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801f6:	9904      	ldr	r1, [sp, #16]
   801f8:	fbb7 f2f1 	udiv	r2, r7, r1
   801fc:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80200:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80204:	d945      	bls.n	80292 <pwm_clocks_generate+0xee>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80206:	9b05      	ldr	r3, [sp, #20]
   80208:	fbb7 f0f3 	udiv	r0, r7, r3
   8020c:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80210:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80214:	d940      	bls.n	80298 <pwm_clocks_generate+0xf4>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80216:	9906      	ldr	r1, [sp, #24]
   80218:	fbb7 f2f1 	udiv	r2, r7, r1
   8021c:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80220:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80224:	d93b      	bls.n	8029e <pwm_clocks_generate+0xfa>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80226:	9b07      	ldr	r3, [sp, #28]
   80228:	fbb7 f0f3 	udiv	r0, r7, r3
   8022c:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80230:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80234:	d936      	bls.n	802a4 <pwm_clocks_generate+0x100>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80236:	9908      	ldr	r1, [sp, #32]
   80238:	fbb7 f2f1 	udiv	r2, r7, r1
   8023c:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80240:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80244:	d931      	bls.n	802aa <pwm_clocks_generate+0x106>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80246:	9b09      	ldr	r3, [sp, #36]	; 0x24
   80248:	fbb7 f0f3 	udiv	r0, r7, r3
   8024c:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80250:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80254:	d92c      	bls.n	802b0 <pwm_clocks_generate+0x10c>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80256:	990a      	ldr	r1, [sp, #40]	; 0x28
   80258:	fbb7 f2f1 	udiv	r2, r7, r1
   8025c:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80260:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80264:	d927      	bls.n	802b6 <pwm_clocks_generate+0x112>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80268:	fbb7 f0f3 	udiv	r0, r7, r3
   8026c:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80270:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80274:	d922      	bls.n	802bc <pwm_clocks_generate+0x118>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80276:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8027a:	e022      	b.n	802c2 <pwm_clocks_generate+0x11e>
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8027c:	f04f 0200 	mov.w	r2, #0
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
   80280:	ea41 2002 	orr.w	r0, r1, r2, lsl #8
   80284:	e01d      	b.n	802c2 <pwm_clocks_generate+0x11e>
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
		ul_pre++;
   80286:	f04f 0201 	mov.w	r2, #1
   8028a:	e7f9      	b.n	80280 <pwm_clocks_generate+0xdc>
   8028c:	f04f 0202 	mov.w	r2, #2
   80290:	e7f6      	b.n	80280 <pwm_clocks_generate+0xdc>
   80292:	f04f 0203 	mov.w	r2, #3
   80296:	e7f3      	b.n	80280 <pwm_clocks_generate+0xdc>
   80298:	f04f 0204 	mov.w	r2, #4
   8029c:	e7f0      	b.n	80280 <pwm_clocks_generate+0xdc>
   8029e:	f04f 0205 	mov.w	r2, #5
   802a2:	e7ed      	b.n	80280 <pwm_clocks_generate+0xdc>
   802a4:	f04f 0206 	mov.w	r2, #6
   802a8:	e7ea      	b.n	80280 <pwm_clocks_generate+0xdc>
   802aa:	f04f 0207 	mov.w	r2, #7
   802ae:	e7e7      	b.n	80280 <pwm_clocks_generate+0xdc>
   802b0:	f04f 0208 	mov.w	r2, #8
   802b4:	e7e4      	b.n	80280 <pwm_clocks_generate+0xdc>
   802b6:	f04f 0209 	mov.w	r2, #9
   802ba:	e7e1      	b.n	80280 <pwm_clocks_generate+0xdc>
   802bc:	f04f 020a 	mov.w	r2, #10
   802c0:	e7de      	b.n	80280 <pwm_clocks_generate+0xdc>
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
	}
}
   802c2:	b00c      	add	sp, #48	; 0x30
   802c4:	bcf0      	pop	{r4, r5, r6, r7}
   802c6:	4770      	bx	lr

000802c8 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   802c8:	b570      	push	{r4, r5, r6, lr}
   802ca:	4606      	mov	r6, r0
   802cc:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   802ce:	6808      	ldr	r0, [r1, #0]
   802d0:	b158      	cbz	r0, 802ea <pwm_init+0x22>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   802d2:	6889      	ldr	r1, [r1, #8]
   802d4:	f240 13a5 	movw	r3, #421	; 0x1a5
   802d8:	f2c0 0308 	movt	r3, #8
   802dc:	4798      	blx	r3
		if (result == PWM_INVALID_ARGUMENT) {
   802de:	f64f 71ff 	movw	r1, #65535	; 0xffff
   802e2:	4288      	cmp	r0, r1
   802e4:	d014      	beq.n	80310 <pwm_init+0x48>
			return result;
		}

		clock = result;
   802e6:	4605      	mov	r5, r0
   802e8:	e001      	b.n	802ee <pwm_init+0x26>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   802ea:	f04f 0500 	mov.w	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   802ee:	6860      	ldr	r0, [r4, #4]
   802f0:	b158      	cbz	r0, 8030a <pwm_init+0x42>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   802f2:	68a1      	ldr	r1, [r4, #8]
   802f4:	f240 12a5 	movw	r2, #421	; 0x1a5
   802f8:	f2c0 0208 	movt	r2, #8
   802fc:	4790      	blx	r2

		if (result == PWM_INVALID_ARGUMENT) {
   802fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80302:	4298      	cmp	r0, r3
   80304:	d004      	beq.n	80310 <pwm_init+0x48>
			return result;
		}

		clock |= (result << 16);
   80306:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   8030a:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   8030c:	f04f 0000 	mov.w	r0, #0
}
   80310:	bd70      	pop	{r4, r5, r6, pc}
   80312:	bf00      	nop

00080314 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80314:	b470      	push	{r4, r5, r6}
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80316:	680b      	ldr	r3, [r1, #0]
	uint32_t channel = (1 << ch_num);
   80318:	f04f 0201 	mov.w	r2, #1
   8031c:	fa02 f203 	lsl.w	r2, r2, r3

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80320:	8a8e      	ldrh	r6, [r1, #20]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   80322:	684c      	ldr	r4, [r1, #4]
   80324:	f004 050f 	and.w	r5, r4, #15
   80328:	432e      	orrs	r6, r5
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8032a:	890c      	ldrh	r4, [r1, #8]
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8032c:	4326      	orrs	r6, r4
   8032e:	7a8d      	ldrb	r5, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80330:	ea46 2645 	orr.w	r6, r6, r5, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80334:	7d8c      	ldrb	r4, [r1, #22]
   80336:	ea46 4504 	orr.w	r5, r6, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8033a:	7dce      	ldrb	r6, [r1, #23]
   8033c:	ea45 4546 	orr.w	r5, r5, r6, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80340:	7e0c      	ldrb	r4, [r1, #24]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   80342:	ea45 4684 	orr.w	r6, r5, r4, lsl #18
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = ch_mode_reg;
   80346:	f103 0510 	add.w	r5, r3, #16
   8034a:	ea4f 1445 	mov.w	r4, r5, lsl #5
   8034e:	1905      	adds	r5, r0, r4
   80350:	5106      	str	r6, [r0, r4]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80352:	68cc      	ldr	r4, [r1, #12]
   80354:	606c      	str	r4, [r5, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80356:	690c      	ldr	r4, [r1, #16]
   80358:	eb00 1543 	add.w	r5, r0, r3, lsl #5
   8035c:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80360:	7d8c      	ldrb	r4, [r1, #22]
   80362:	b13c      	cbz	r4, 80374 <pwm_channel_init+0x60>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80364:	8b8d      	ldrh	r5, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80366:	8b4c      	ldrh	r4, [r1, #26]
   80368:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8036c:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   80370:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
   80374:	7fcd      	ldrb	r5, [r1, #31]
   80376:	fa05 f503 	lsl.w	r5, r5, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
   8037a:	7f8c      	ldrb	r4, [r1, #30]
   8037c:	fa04 f403 	lsl.w	r4, r4, r3
   80380:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
   80384:	6485      	str	r5, [r0, #72]	; 0x48
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
   80386:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   8038a:	fa05 f503 	lsl.w	r5, r5, r3
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
   8038e:	f891 4020 	ldrb.w	r4, [r1, #32]
   80392:	fa04 f403 	lsl.w	r4, r4, r3
   80396:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
   8039a:	6444      	str	r4, [r0, #68]	; 0x44
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
					ch_num) << 16);

	/* Sync Channels Mode Register */
	if (p_channel->b_sync_ch) {
   8039c:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   803a0:	b11c      	cbz	r4, 803aa <pwm_channel_init+0x96>
		p_pwm->PWM_SCM |= channel;
   803a2:	6a04      	ldr	r4, [r0, #32]
   803a4:	4314      	orrs	r4, r2
   803a6:	6204      	str	r4, [r0, #32]
   803a8:	e003      	b.n	803b2 <pwm_channel_init+0x9e>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   803aa:	6a04      	ldr	r4, [r0, #32]
   803ac:	ea24 0402 	bic.w	r4, r4, r2
   803b0:	6204      	str	r4, [r0, #32]
		p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
	} else {
		p_pwm->PWM_FPV1 &= (!((0x01 << ch_num) << 16));
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   803b2:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   803b6:	2c01      	cmp	r4, #1
   803b8:	d103      	bne.n	803c2 <pwm_channel_init+0xae>
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   803ba:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803bc:	4314      	orrs	r4, r2
   803be:	6684      	str	r4, [r0, #104]	; 0x68
   803c0:	e006      	b.n	803d0 <pwm_channel_init+0xbc>
	} else {
		p_pwm->PWM_FPV &= (!(0x01 << ch_num));
   803c2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803c4:	2a00      	cmp	r2, #0
   803c6:	bf14      	ite	ne
   803c8:	2400      	movne	r4, #0
   803ca:	f004 0401 	andeq.w	r4, r4, #1
   803ce:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   803d0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   803d4:	2c01      	cmp	r4, #1
   803d6:	d104      	bne.n	803e2 <pwm_channel_init+0xce>
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   803d8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803da:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
   803de:	6682      	str	r2, [r0, #104]	; 0x68
   803e0:	e006      	b.n	803f0 <pwm_channel_init+0xdc>
	} else {
		p_pwm->PWM_FPV &= (!((0x01 << ch_num) << 16));
   803e2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803e4:	0412      	lsls	r2, r2, #16
   803e6:	bf14      	ite	ne
   803e8:	2200      	movne	r2, #0
   803ea:	f004 0201 	andeq.w	r2, r4, #1
   803ee:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   803f0:	2b03      	cmp	r3, #3
   803f2:	d80f      	bhi.n	80414 <pwm_channel_init+0x100>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   803f4:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   803f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   803fa:	f04f 02ff 	mov.w	r2, #255	; 0xff
   803fe:	fa02 f203 	lsl.w	r2, r2, r3
   80402:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80406:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8040a:	fa01 f303 	lsl.w	r3, r1, r3
   8040e:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80410:	66c2      	str	r2, [r0, #108]	; 0x6c
   80412:	e010      	b.n	80436 <pwm_channel_init+0x122>
	} else {
		ch_num -= 4;
   80414:	f1a3 0304 	sub.w	r3, r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80418:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8041a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   8041e:	f04f 02ff 	mov.w	r2, #255	; 0xff
   80422:	fa02 f203 	lsl.w	r2, r2, r3
   80426:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8042a:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8042e:	fa01 f303 	lsl.w	r3, r1, r3
   80432:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE2 = fault_enable_reg;
   80434:	6702      	str	r2, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   80436:	f04f 0000 	mov.w	r0, #0
   8043a:	bc70      	pop	{r4, r5, r6}
   8043c:	4770      	bx	lr
   8043e:	bf00      	nop

00080440 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80440:	f04f 0301 	mov.w	r3, #1
   80444:	fa03 f101 	lsl.w	r1, r3, r1
   80448:	6041      	str	r1, [r0, #4]
   8044a:	4770      	bx	lr

0008044c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8044c:	f04f 0301 	mov.w	r3, #1
   80450:	fa03 f101 	lsl.w	r1, r3, r1
   80454:	6081      	str	r1, [r0, #8]
   80456:	4770      	bx	lr

00080458 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80458:	f100 0308 	add.w	r3, r0, #8
   8045c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   8045e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80462:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80464:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80466:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80468:	f04f 0100 	mov.w	r1, #0
   8046c:	6001      	str	r1, [r0, #0]
   8046e:	4770      	bx	lr

00080470 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80470:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80472:	685a      	ldr	r2, [r3, #4]
   80474:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80476:	6842      	ldr	r2, [r0, #4]
   80478:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8047a:	685a      	ldr	r2, [r3, #4]
   8047c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8047e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80480:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80482:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80484:	6801      	ldr	r1, [r0, #0]
   80486:	f101 0101 	add.w	r1, r1, #1
   8048a:	6001      	str	r1, [r0, #0]
   8048c:	4770      	bx	lr
   8048e:	bf00      	nop

00080490 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80490:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80492:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80494:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80498:	429c      	cmp	r4, r3
   8049a:	d101      	bne.n	804a0 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   8049c:	6903      	ldr	r3, [r0, #16]
   8049e:	e00c      	b.n	804ba <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   804a0:	f100 0308 	add.w	r3, r0, #8
   804a4:	68c2      	ldr	r2, [r0, #12]
   804a6:	8812      	ldrh	r2, [r2, #0]
   804a8:	b292      	uxth	r2, r2
   804aa:	4294      	cmp	r4, r2
   804ac:	d305      	bcc.n	804ba <vListInsert+0x2a>
   804ae:	685b      	ldr	r3, [r3, #4]
   804b0:	685a      	ldr	r2, [r3, #4]
   804b2:	8812      	ldrh	r2, [r2, #0]
   804b4:	b292      	uxth	r2, r2
   804b6:	4294      	cmp	r4, r2
   804b8:	d2f9      	bcs.n	804ae <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   804ba:	685a      	ldr	r2, [r3, #4]
   804bc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   804be:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   804c0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   804c2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   804c4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   804c6:	6801      	ldr	r1, [r0, #0]
   804c8:	f101 0101 	add.w	r1, r1, #1
   804cc:	6001      	str	r1, [r0, #0]
}
   804ce:	bc10      	pop	{r4}
   804d0:	4770      	bx	lr
   804d2:	bf00      	nop

000804d4 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   804d4:	6843      	ldr	r3, [r0, #4]
   804d6:	6882      	ldr	r2, [r0, #8]
   804d8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   804da:	6881      	ldr	r1, [r0, #8]
   804dc:	6843      	ldr	r3, [r0, #4]
   804de:	604b      	str	r3, [r1, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   804e0:	6901      	ldr	r1, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   804e2:	684a      	ldr	r2, [r1, #4]
   804e4:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   804e6:	bf04      	itt	eq
   804e8:	6882      	ldreq	r2, [r0, #8]
   804ea:	604a      	streq	r2, [r1, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   804ec:	f04f 0300 	mov.w	r3, #0
   804f0:	6103      	str	r3, [r0, #16]
	( pxList->uxNumberOfItems )--;
   804f2:	6808      	ldr	r0, [r1, #0]
   804f4:	f100 32ff 	add.w	r2, r0, #4294967295
   804f8:	600a      	str	r2, [r1, #0]

	return pxList->uxNumberOfItems;
   804fa:	6808      	ldr	r0, [r1, #0]
}
   804fc:	4770      	bx	lr
   804fe:	bf00      	nop

00080500 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80500:	4b06      	ldr	r3, [pc, #24]	; (8051c <pxCurrentTCBConst2>)
   80502:	6819      	ldr	r1, [r3, #0]
   80504:	6808      	ldr	r0, [r1, #0]
   80506:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8050a:	f380 8809 	msr	PSP, r0
   8050e:	f04f 0000 	mov.w	r0, #0
   80512:	f380 8811 	msr	BASEPRI, r0
   80516:	f04e 0e0d 	orr.w	lr, lr, #13
   8051a:	4770      	bx	lr

0008051c <pxCurrentTCBConst2>:
   8051c:	200789e8 	.word	0x200789e8

00080520 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80520:	f64e 5304 	movw	r3, #60676	; 0xed04
   80524:	f2ce 0300 	movt	r3, #57344	; 0xe000
   80528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8052c:	601a      	str	r2, [r3, #0]
   8052e:	4770      	bx	lr

00080530 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80530:	f3ef 8011 	mrs	r0, BASEPRI
   80534:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80538:	f381 8811 	msr	BASEPRI, r1
   8053c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8053e:	f04f 0000 	mov.w	r0, #0
   80542:	bf00      	nop

00080544 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80544:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80546:	f240 5331 	movw	r3, #1329	; 0x531
   8054a:	f2c0 0308 	movt	r3, #8
   8054e:	4798      	blx	r3
	uxCriticalNesting++;
   80550:	f240 0000 	movw	r0, #0
   80554:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80558:	6802      	ldr	r2, [r0, #0]
   8055a:	f102 0201 	add.w	r2, r2, #1
   8055e:	6002      	str	r2, [r0, #0]
   80560:	bd08      	pop	{r3, pc}
   80562:	bf00      	nop

00080564 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80564:	f380 8811 	msr	BASEPRI, r0
   80568:	4770      	bx	lr
   8056a:	bf00      	nop

0008056c <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   8056c:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8056e:	f240 0200 	movw	r2, #0
   80572:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80576:	6813      	ldr	r3, [r2, #0]
   80578:	f103 30ff 	add.w	r0, r3, #4294967295
   8057c:	6010      	str	r0, [r2, #0]
	if( uxCriticalNesting == 0 )
   8057e:	b930      	cbnz	r0, 8058e <vPortExitCritical+0x22>
	{
		portENABLE_INTERRUPTS();
   80580:	f04f 0000 	mov.w	r0, #0
   80584:	f240 5165 	movw	r1, #1381	; 0x565
   80588:	f2c0 0108 	movt	r1, #8
   8058c:	4788      	blx	r1
   8058e:	bd08      	pop	{r3, pc}

00080590 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80590:	f3ef 8009 	mrs	r0, PSP
   80594:	4b0c      	ldr	r3, [pc, #48]	; (805c8 <pxCurrentTCBConst>)
   80596:	681a      	ldr	r2, [r3, #0]
   80598:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8059c:	6010      	str	r0, [r2, #0]
   8059e:	e92d 4008 	stmdb	sp!, {r3, lr}
   805a2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   805a6:	f380 8811 	msr	BASEPRI, r0
   805aa:	f000 fc87 	bl	80ebc <vTaskSwitchContext>
   805ae:	f04f 0000 	mov.w	r0, #0
   805b2:	f380 8811 	msr	BASEPRI, r0
   805b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   805ba:	6819      	ldr	r1, [r3, #0]
   805bc:	6808      	ldr	r0, [r1, #0]
   805be:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   805c2:	f380 8809 	msr	PSP, r0
   805c6:	4770      	bx	lr

000805c8 <pxCurrentTCBConst>:
   805c8:	200789e8 	.word	0x200789e8

000805cc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   805cc:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   805ce:	f64e 5304 	movw	r3, #60676	; 0xed04
   805d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   805d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   805da:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   805dc:	f240 5031 	movw	r0, #1329	; 0x531
   805e0:	f2c0 0008 	movt	r0, #8
   805e4:	4780      	blx	r0
	{
		vTaskIncrementTick();
   805e6:	f640 31d5 	movw	r1, #3029	; 0xbd5
   805ea:	f2c0 0108 	movt	r1, #8
   805ee:	4788      	blx	r1
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   805f0:	f04f 0000 	mov.w	r0, #0
   805f4:	f240 5365 	movw	r3, #1381	; 0x565
   805f8:	f2c0 0308 	movt	r3, #8
   805fc:	4798      	blx	r3
   805fe:	bd08      	pop	{r3, pc}

00080600 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80600:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80602:	f648 02f4 	movw	r2, #35060	; 0x88f4
   80606:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8060a:	e000      	b.n	8060e <prvInsertBlockIntoFreeList+0xe>
   8060c:	461a      	mov	r2, r3
   8060e:	6813      	ldr	r3, [r2, #0]
   80610:	4283      	cmp	r3, r0
   80612:	d3fb      	bcc.n	8060c <prvInsertBlockIntoFreeList+0xc>
   80614:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80616:	6854      	ldr	r4, [r2, #4]
   80618:	1915      	adds	r5, r2, r4
   8061a:	4285      	cmp	r5, r0
   8061c:	d103      	bne.n	80626 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   8061e:	6868      	ldr	r0, [r5, #4]
   80620:	1904      	adds	r4, r0, r4
   80622:	6054      	str	r4, [r2, #4]
   80624:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80626:	6842      	ldr	r2, [r0, #4]
   80628:	1884      	adds	r4, r0, r2
   8062a:	42a3      	cmp	r3, r4
   8062c:	d10f      	bne.n	8064e <prvInsertBlockIntoFreeList+0x4e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   8062e:	f648 04f0 	movw	r4, #35056	; 0x88f0
   80632:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80636:	6824      	ldr	r4, [r4, #0]
   80638:	429c      	cmp	r4, r3
   8063a:	d006      	beq.n	8064a <prvInsertBlockIntoFreeList+0x4a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   8063c:	685b      	ldr	r3, [r3, #4]
   8063e:	189a      	adds	r2, r3, r2
   80640:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80642:	680b      	ldr	r3, [r1, #0]
   80644:	681a      	ldr	r2, [r3, #0]
   80646:	6002      	str	r2, [r0, #0]
   80648:	e002      	b.n	80650 <prvInsertBlockIntoFreeList+0x50>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   8064a:	6003      	str	r3, [r0, #0]
   8064c:	e000      	b.n	80650 <prvInsertBlockIntoFreeList+0x50>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   8064e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80650:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80652:	bf18      	it	ne
   80654:	6008      	strne	r0, [r1, #0]
	}
}
   80656:	bc30      	pop	{r4, r5}
   80658:	4770      	bx	lr
   8065a:	bf00      	nop

0008065c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8065c:	b538      	push	{r3, r4, r5, lr}
   8065e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80660:	f640 33c1 	movw	r3, #3009	; 0xbc1
   80664:	f2c0 0308 	movt	r3, #8
   80668:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   8066a:	f648 00f0 	movw	r0, #35056	; 0x88f0
   8066e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80672:	6801      	ldr	r1, [r0, #0]
   80674:	bb11      	cbnz	r1, 806bc <pvPortMalloc+0x60>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80676:	f648 02f4 	movw	r2, #35060	; 0x88f4
   8067a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8067e:	f640 03f0 	movw	r3, #2288	; 0x8f0
   80682:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80686:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80688:	f04f 0100 	mov.w	r1, #0
   8068c:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   8068e:	f503 42ff 	add.w	r2, r3, #32640	; 0x7f80
   80692:	f102 0070 	add.w	r0, r2, #112	; 0x70
   80696:	f648 05f0 	movw	r5, #35056	; 0x88f0
   8069a:	f2c2 0507 	movt	r5, #8199	; 0x2007
   8069e:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   806a0:	6751      	str	r1, [r2, #116]	; 0x74
	pxEnd->pxNextFreeBlock = NULL;
   806a2:	6711      	str	r1, [r2, #112]	; 0x70

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   806a4:	f647 71f0 	movw	r1, #32752	; 0x7ff0
   806a8:	6059      	str	r1, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   806aa:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   806ac:	f240 0304 	movw	r3, #4
   806b0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   806b4:	681a      	ldr	r2, [r3, #0]
   806b6:	f1a2 0210 	sub.w	r2, r2, #16
   806ba:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   806bc:	2c00      	cmp	r4, #0
   806be:	d03c      	beq.n	8073a <pvPortMalloc+0xde>
		{
			xWantedSize += heapSTRUCT_SIZE;
   806c0:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   806c4:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   806c8:	bf1c      	itt	ne
   806ca:	f022 0207 	bicne.w	r2, r2, #7
   806ce:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   806d0:	f102 30ff 	add.w	r0, r2, #4294967295
   806d4:	f647 75fe 	movw	r5, #32766	; 0x7ffe
   806d8:	42a8      	cmp	r0, r5
   806da:	d831      	bhi.n	80740 <pvPortMalloc+0xe4>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   806dc:	f648 01f4 	movw	r1, #35060	; 0x88f4
   806e0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   806e4:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   806e6:	e001      	b.n	806ec <pvPortMalloc+0x90>
   806e8:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   806ea:	4604      	mov	r4, r0
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   806ec:	6863      	ldr	r3, [r4, #4]
   806ee:	429a      	cmp	r2, r3
   806f0:	d902      	bls.n	806f8 <pvPortMalloc+0x9c>
   806f2:	6820      	ldr	r0, [r4, #0]
   806f4:	2800      	cmp	r0, #0
   806f6:	d1f7      	bne.n	806e8 <pvPortMalloc+0x8c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   806f8:	f648 05f0 	movw	r5, #35056	; 0x88f0
   806fc:	f2c2 0507 	movt	r5, #8199	; 0x2007
   80700:	682b      	ldr	r3, [r5, #0]
   80702:	429c      	cmp	r4, r3
   80704:	d01f      	beq.n	80746 <pvPortMalloc+0xea>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80706:	680d      	ldr	r5, [r1, #0]
   80708:	f105 0510 	add.w	r5, r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   8070c:	6820      	ldr	r0, [r4, #0]
   8070e:	6008      	str	r0, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80710:	6861      	ldr	r1, [r4, #4]
   80712:	1a8b      	subs	r3, r1, r2
   80714:	2b20      	cmp	r3, #32
   80716:	d907      	bls.n	80728 <pvPortMalloc+0xcc>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80718:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8071a:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   8071c:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   8071e:	f240 6201 	movw	r2, #1537	; 0x601
   80722:	f2c0 0208 	movt	r2, #8
   80726:	4790      	blx	r2
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80728:	f240 0004 	movw	r0, #4
   8072c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80730:	6803      	ldr	r3, [r0, #0]
   80732:	6861      	ldr	r1, [r4, #4]
   80734:	1a5a      	subs	r2, r3, r1
   80736:	6002      	str	r2, [r0, #0]
   80738:	e007      	b.n	8074a <pvPortMalloc+0xee>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   8073a:	f04f 0500 	mov.w	r5, #0
   8073e:	e004      	b.n	8074a <pvPortMalloc+0xee>
   80740:	f04f 0500 	mov.w	r5, #0
   80744:	e001      	b.n	8074a <pvPortMalloc+0xee>
   80746:	f04f 0500 	mov.w	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   8074a:	f640 5071 	movw	r0, #3441	; 0xd71
   8074e:	f2c0 0008 	movt	r0, #8
   80752:	4780      	blx	r0
		}
	}
	#endif

	return pvReturn;
}
   80754:	4628      	mov	r0, r5
   80756:	bd38      	pop	{r3, r4, r5, pc}

00080758 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80758:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   8075a:	4604      	mov	r4, r0
   8075c:	b1c8      	cbz	r0, 80792 <vPortFree+0x3a>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   8075e:	f640 33c1 	movw	r3, #3009	; 0xbc1
   80762:	f2c0 0308 	movt	r3, #8
   80766:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80768:	f240 0004 	movw	r0, #4
   8076c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80770:	6801      	ldr	r1, [r0, #0]
   80772:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80776:	188b      	adds	r3, r1, r2
   80778:	6003      	str	r3, [r0, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   8077a:	f1a4 0010 	sub.w	r0, r4, #16
   8077e:	f240 6101 	movw	r1, #1537	; 0x601
   80782:	f2c0 0108 	movt	r1, #8
   80786:	4788      	blx	r1
		}
		xTaskResumeAll();
   80788:	f640 5071 	movw	r0, #3441	; 0xd71
   8078c:	f2c0 0008 	movt	r0, #8
   80790:	4780      	blx	r0
   80792:	bd10      	pop	{r4, pc}

00080794 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80796:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80798:	f240 5345 	movw	r3, #1349	; 0x545
   8079c:	f2c0 0308 	movt	r3, #8
   807a0:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807a2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   807a4:	2800      	cmp	r0, #0
   807a6:	dd1a      	ble.n	807de <prvUnlockQueue+0x4a>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   807a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
   807aa:	b919      	cbnz	r1, 807b4 <prvUnlockQueue+0x20>
   807ac:	e017      	b.n	807de <prvUnlockQueue+0x4a>
   807ae:	6a61      	ldr	r1, [r4, #36]	; 0x24
   807b0:	b951      	cbnz	r1, 807c8 <prvUnlockQueue+0x34>
   807b2:	e014      	b.n	807de <prvUnlockQueue+0x4a>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807b4:	f104 0624 	add.w	r6, r4, #36	; 0x24
   807b8:	f640 75f5 	movw	r5, #4085	; 0xff5
   807bc:	f2c0 0508 	movt	r5, #8
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807c0:	f241 1781 	movw	r7, #4481	; 0x1181
   807c4:	f2c0 0708 	movt	r7, #8
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807c8:	4630      	mov	r0, r6
   807ca:	47a8      	blx	r5
   807cc:	b100      	cbz	r0, 807d0 <prvUnlockQueue+0x3c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807ce:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   807d0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   807d2:	f102 33ff 	add.w	r3, r2, #4294967295
   807d6:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   807da:	2800      	cmp	r0, #0
   807dc:	dce7      	bgt.n	807ae <prvUnlockQueue+0x1a>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   807de:	f04f 32ff 	mov.w	r2, #4294967295
   807e2:	64a2      	str	r2, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   807e4:	f240 536d 	movw	r3, #1389	; 0x56d
   807e8:	f2c0 0308 	movt	r3, #8
   807ec:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   807ee:	f240 5045 	movw	r0, #1349	; 0x545
   807f2:	f2c0 0008 	movt	r0, #8
   807f6:	4780      	blx	r0
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   807f8:	6c61      	ldr	r1, [r4, #68]	; 0x44
   807fa:	2900      	cmp	r1, #0
   807fc:	dd1a      	ble.n	80834 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   807fe:	6922      	ldr	r2, [r4, #16]
   80800:	b91a      	cbnz	r2, 8080a <prvUnlockQueue+0x76>
   80802:	e017      	b.n	80834 <prvUnlockQueue+0xa0>
   80804:	6922      	ldr	r2, [r4, #16]
   80806:	b952      	cbnz	r2, 8081e <prvUnlockQueue+0x8a>
   80808:	e014      	b.n	80834 <prvUnlockQueue+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8080a:	f104 0610 	add.w	r6, r4, #16
   8080e:	f640 75f5 	movw	r5, #4085	; 0xff5
   80812:	f2c0 0508 	movt	r5, #8
				{
					vTaskMissedYield();
   80816:	f241 1781 	movw	r7, #4481	; 0x1181
   8081a:	f2c0 0708 	movt	r7, #8
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8081e:	4630      	mov	r0, r6
   80820:	47a8      	blx	r5
   80822:	b100      	cbz	r0, 80826 <prvUnlockQueue+0x92>
				{
					vTaskMissedYield();
   80824:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80826:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80828:	f103 30ff 	add.w	r0, r3, #4294967295
   8082c:	6460      	str	r0, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8082e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   80830:	2900      	cmp	r1, #0
   80832:	dce7      	bgt.n	80804 <prvUnlockQueue+0x70>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80834:	f04f 33ff 	mov.w	r3, #4294967295
   80838:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8083a:	f240 506d 	movw	r0, #1389	; 0x56d
   8083e:	f2c0 0008 	movt	r0, #8
   80842:	4780      	blx	r0
   80844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80846:	bf00      	nop

00080848 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80848:	b510      	push	{r4, lr}
   8084a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   8084c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8084e:	b963      	cbnz	r3, 8086a <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80850:	6801      	ldr	r1, [r0, #0]
   80852:	2900      	cmp	r1, #0
   80854:	d12e      	bne.n	808b4 <prvCopyDataToQueue+0x6c>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80856:	6840      	ldr	r0, [r0, #4]
   80858:	f241 1391 	movw	r3, #4497	; 0x1191
   8085c:	f2c0 0308 	movt	r3, #8
   80860:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80862:	f04f 0000 	mov.w	r0, #0
   80866:	6060      	str	r0, [r4, #4]
   80868:	e024      	b.n	808b4 <prvCopyDataToQueue+0x6c>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   8086a:	b982      	cbnz	r2, 8088e <prvCopyDataToQueue+0x46>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8086c:	6880      	ldr	r0, [r0, #8]
   8086e:	461a      	mov	r2, r3
   80870:	f242 3359 	movw	r3, #9049	; 0x2359
   80874:	f2c0 0308 	movt	r3, #8
   80878:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8087a:	68a2      	ldr	r2, [r4, #8]
   8087c:	6c21      	ldr	r1, [r4, #64]	; 0x40
   8087e:	1850      	adds	r0, r2, r1
   80880:	60a0      	str	r0, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80882:	6863      	ldr	r3, [r4, #4]
   80884:	4298      	cmp	r0, r3
   80886:	d315      	bcc.n	808b4 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80888:	6822      	ldr	r2, [r4, #0]
   8088a:	60a2      	str	r2, [r4, #8]
   8088c:	e012      	b.n	808b4 <prvCopyDataToQueue+0x6c>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8088e:	68c0      	ldr	r0, [r0, #12]
   80890:	461a      	mov	r2, r3
   80892:	f242 3359 	movw	r3, #9049	; 0x2359
   80896:	f2c0 0308 	movt	r3, #8
   8089a:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   8089c:	6c22      	ldr	r2, [r4, #64]	; 0x40
   8089e:	f1c2 0000 	rsb	r0, r2, #0
   808a2:	68e1      	ldr	r1, [r4, #12]
   808a4:	180b      	adds	r3, r1, r0
   808a6:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   808a8:	6822      	ldr	r2, [r4, #0]
   808aa:	4293      	cmp	r3, r2
   808ac:	d202      	bcs.n	808b4 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   808ae:	6861      	ldr	r1, [r4, #4]
   808b0:	1808      	adds	r0, r1, r0
   808b2:	60e0      	str	r0, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   808b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   808b6:	f102 0201 	add.w	r2, r2, #1
   808ba:	63a2      	str	r2, [r4, #56]	; 0x38
   808bc:	bd10      	pop	{r4, pc}
   808be:	bf00      	nop

000808c0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   808c0:	b538      	push	{r3, r4, r5, lr}
   808c2:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   808c4:	4604      	mov	r4, r0
   808c6:	b930      	cbnz	r0, 808d6 <xQueueGenericReset+0x16>
   808c8:	f240 5431 	movw	r4, #1329	; 0x531
   808cc:	f2c0 0408 	movt	r4, #8
   808d0:	47a0      	blx	r4
   808d2:	bf00      	nop
   808d4:	e7fd      	b.n	808d2 <xQueueGenericReset+0x12>

	taskENTER_CRITICAL();
   808d6:	f240 5345 	movw	r3, #1349	; 0x545
   808da:	f2c0 0308 	movt	r3, #8
   808de:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   808e0:	6823      	ldr	r3, [r4, #0]
   808e2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   808e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
   808e6:	fb00 3102 	mla	r1, r0, r2, r3
   808ea:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   808ec:	f04f 0100 	mov.w	r1, #0
   808f0:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   808f2:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   808f4:	f100 30ff 	add.w	r0, r0, #4294967295
   808f8:	fb02 3300 	mla	r3, r2, r0, r3
   808fc:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   808fe:	f04f 32ff 	mov.w	r2, #4294967295
   80902:	6462      	str	r2, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80904:	64a2      	str	r2, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80906:	b985      	cbnz	r5, 8092a <xQueueGenericReset+0x6a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80908:	6921      	ldr	r1, [r4, #16]
   8090a:	b1c1      	cbz	r1, 8093e <xQueueGenericReset+0x7e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8090c:	f104 0010 	add.w	r0, r4, #16
   80910:	f640 73f5 	movw	r3, #4085	; 0xff5
   80914:	f2c0 0308 	movt	r3, #8
   80918:	4798      	blx	r3
   8091a:	2801      	cmp	r0, #1
   8091c:	d10f      	bne.n	8093e <xQueueGenericReset+0x7e>
				{
					portYIELD_WITHIN_API();
   8091e:	f240 5021 	movw	r0, #1313	; 0x521
   80922:	f2c0 0008 	movt	r0, #8
   80926:	4780      	blx	r0
   80928:	e009      	b.n	8093e <xQueueGenericReset+0x7e>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8092a:	f104 0010 	add.w	r0, r4, #16
   8092e:	f240 4559 	movw	r5, #1113	; 0x459
   80932:	f2c0 0508 	movt	r5, #8
   80936:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80938:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8093c:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   8093e:	f240 526d 	movw	r2, #1389	; 0x56d
   80942:	f2c0 0208 	movt	r2, #8
   80946:	4790      	blx	r2

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80948:	f04f 0001 	mov.w	r0, #1
   8094c:	bd38      	pop	{r3, r4, r5, pc}
   8094e:	bf00      	nop

00080950 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80952:	460d      	mov	r5, r1
   80954:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80956:	4606      	mov	r6, r0
   80958:	b1e0      	cbz	r0, 80994 <xQueueGenericCreate+0x44>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8095a:	f04f 0050 	mov.w	r0, #80	; 0x50
   8095e:	f240 635d 	movw	r3, #1629	; 0x65d
   80962:	f2c0 0308 	movt	r3, #8
   80966:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80968:	4604      	mov	r4, r0
   8096a:	b198      	cbz	r0, 80994 <xQueueGenericCreate+0x44>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   8096c:	fb06 f005 	mul.w	r0, r6, r5

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80970:	f100 0001 	add.w	r0, r0, #1
   80974:	f240 615d 	movw	r1, #1629	; 0x65d
   80978:	f2c0 0108 	movt	r1, #8
   8097c:	4788      	blx	r1
   8097e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80980:	b970      	cbnz	r0, 809a0 <xQueueGenericCreate+0x50>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80982:	4620      	mov	r0, r4
   80984:	f240 7259 	movw	r2, #1881	; 0x759
   80988:	f2c0 0208 	movt	r2, #8
   8098c:	4790      	blx	r2
   8098e:	e001      	b.n	80994 <xQueueGenericCreate+0x44>
			}
		}
	}

	configASSERT( xReturn );
   80990:	bf00      	nop
   80992:	e7fd      	b.n	80990 <xQueueGenericCreate+0x40>
   80994:	f240 5031 	movw	r0, #1329	; 0x531
   80998:	f2c0 0008 	movt	r0, #8
   8099c:	4780      	blx	r0
   8099e:	e7f7      	b.n	80990 <xQueueGenericCreate+0x40>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   809a0:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   809a2:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   809a4:	4620      	mov	r0, r4
   809a6:	f04f 0101 	mov.w	r1, #1
   809aa:	f640 03c1 	movw	r3, #2241	; 0x8c1
   809ae:	f2c0 0308 	movt	r3, #8
   809b2:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   809b4:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   809b8:	4620      	mov	r0, r4
   809ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000809bc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   809bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809c0:	b085      	sub	sp, #20
   809c2:	468a      	mov	sl, r1
   809c4:	469b      	mov	fp, r3
   809c6:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   809ca:	4604      	mov	r4, r0
   809cc:	b930      	cbnz	r0, 809dc <xQueueGenericSend+0x20>
   809ce:	f240 5431 	movw	r4, #1329	; 0x531
   809d2:	f2c0 0408 	movt	r4, #8
   809d6:	47a0      	blx	r4
   809d8:	bf00      	nop
   809da:	e7fd      	b.n	809d8 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   809dc:	b941      	cbnz	r1, 809f0 <xQueueGenericSend+0x34>
   809de:	6c03      	ldr	r3, [r0, #64]	; 0x40
   809e0:	b14b      	cbz	r3, 809f6 <xQueueGenericSend+0x3a>
   809e2:	f240 5031 	movw	r0, #1329	; 0x531
   809e6:	f2c0 0008 	movt	r0, #8
   809ea:	4780      	blx	r0
   809ec:	bf00      	nop
   809ee:	e7fd      	b.n	809ec <xQueueGenericSend+0x30>
   809f0:	f04f 0700 	mov.w	r7, #0
   809f4:	e001      	b.n	809fa <xQueueGenericSend+0x3e>
   809f6:	f04f 0700 	mov.w	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   809fa:	f240 5645 	movw	r6, #1349	; 0x545
   809fe:	f2c0 0608 	movt	r6, #8
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80a02:	f241 019d 	movw	r1, #4253	; 0x109d
   80a06:	f2c0 0108 	movt	r1, #8
   80a0a:	9100      	str	r1, [sp, #0]
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80a0c:	f240 556d 	movw	r5, #1389	; 0x56d
   80a10:	f2c0 0508 	movt	r5, #8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80a14:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80a16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80a18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80a1a:	429a      	cmp	r2, r3
   80a1c:	d21f      	bcs.n	80a5e <xQueueGenericSend+0xa2>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80a1e:	4620      	mov	r0, r4
   80a20:	4651      	mov	r1, sl
   80a22:	465a      	mov	r2, fp
   80a24:	f640 0349 	movw	r3, #2121	; 0x849
   80a28:	f2c0 0308 	movt	r3, #8
   80a2c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80a2e:	6a61      	ldr	r1, [r4, #36]	; 0x24
   80a30:	b169      	cbz	r1, 80a4e <xQueueGenericSend+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80a32:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a36:	f640 72f5 	movw	r2, #4085	; 0xff5
   80a3a:	f2c0 0208 	movt	r2, #8
   80a3e:	4790      	blx	r2
   80a40:	2801      	cmp	r0, #1
   80a42:	d104      	bne.n	80a4e <xQueueGenericSend+0x92>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80a44:	f240 5021 	movw	r0, #1313	; 0x521
   80a48:	f2c0 0008 	movt	r0, #8
   80a4c:	4780      	blx	r0
					}
				}

				taskEXIT_CRITICAL();
   80a4e:	f240 536d 	movw	r3, #1389	; 0x56d
   80a52:	f2c0 0308 	movt	r3, #8
   80a56:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80a58:	f04f 0001 	mov.w	r0, #1
   80a5c:	e06a      	b.n	80b34 <xQueueGenericSend+0x178>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80a5e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
   80a62:	b938      	cbnz	r0, 80a74 <xQueueGenericSend+0xb8>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80a64:	f240 536d 	movw	r3, #1389	; 0x56d
   80a68:	f2c0 0308 	movt	r3, #8
   80a6c:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80a6e:	f04f 0000 	mov.w	r0, #0
   80a72:	e05f      	b.n	80b34 <xQueueGenericSend+0x178>
				}
				else if( xEntryTimeSet == pdFALSE )
   80a74:	b927      	cbnz	r7, 80a80 <xQueueGenericSend+0xc4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80a76:	a802      	add	r0, sp, #8
   80a78:	9f00      	ldr	r7, [sp, #0]
   80a7a:	47b8      	blx	r7
					xEntryTimeSet = pdTRUE;
   80a7c:	f04f 0701 	mov.w	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80a80:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80a82:	f640 31c1 	movw	r1, #3009	; 0xbc1
   80a86:	f2c0 0108 	movt	r1, #8
   80a8a:	4788      	blx	r1
		prvLockQueue( pxQueue );
   80a8c:	47b0      	blx	r6
   80a8e:	6c62      	ldr	r2, [r4, #68]	; 0x44
   80a90:	f1b2 3fff 	cmp.w	r2, #4294967295
   80a94:	bf04      	itt	eq
   80a96:	2200      	moveq	r2, #0
   80a98:	6462      	streq	r2, [r4, #68]	; 0x44
   80a9a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
   80aa0:	bf04      	itt	eq
   80aa2:	2300      	moveq	r3, #0
   80aa4:	64a3      	streq	r3, [r4, #72]	; 0x48
   80aa6:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80aa8:	a802      	add	r0, sp, #8
   80aaa:	f10d 0106 	add.w	r1, sp, #6
   80aae:	f241 02cd 	movw	r2, #4301	; 0x10cd
   80ab2:	f2c0 0208 	movt	r2, #8
   80ab6:	4790      	blx	r2
   80ab8:	bb78      	cbnz	r0, 80b1a <xQueueGenericSend+0x15e>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80aba:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80abc:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80ac0:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80ac4:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80ac6:	45c1      	cmp	r9, r8
   80ac8:	d11b      	bne.n	80b02 <xQueueGenericSend+0x146>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80aca:	f104 0010 	add.w	r0, r4, #16
   80ace:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80ad2:	f640 737d 	movw	r3, #3965	; 0xf7d
   80ad6:	f2c0 0308 	movt	r3, #8
   80ada:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80adc:	4620      	mov	r0, r4
   80ade:	f240 7195 	movw	r1, #1941	; 0x795
   80ae2:	f2c0 0108 	movt	r1, #8
   80ae6:	4788      	blx	r1
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80ae8:	f640 5071 	movw	r0, #3441	; 0xd71
   80aec:	f2c0 0008 	movt	r0, #8
   80af0:	4780      	blx	r0
   80af2:	2800      	cmp	r0, #0
   80af4:	d18e      	bne.n	80a14 <xQueueGenericSend+0x58>
				{
					portYIELD_WITHIN_API();
   80af6:	f240 5221 	movw	r2, #1313	; 0x521
   80afa:	f2c0 0208 	movt	r2, #8
   80afe:	4790      	blx	r2
   80b00:	e788      	b.n	80a14 <xQueueGenericSend+0x58>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80b02:	4620      	mov	r0, r4
   80b04:	f240 7395 	movw	r3, #1941	; 0x795
   80b08:	f2c0 0308 	movt	r3, #8
   80b0c:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80b0e:	f640 5271 	movw	r2, #3441	; 0xd71
   80b12:	f2c0 0208 	movt	r2, #8
   80b16:	4790      	blx	r2
   80b18:	e77c      	b.n	80a14 <xQueueGenericSend+0x58>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80b1a:	4620      	mov	r0, r4
   80b1c:	f240 7195 	movw	r1, #1941	; 0x795
   80b20:	f2c0 0108 	movt	r1, #8
   80b24:	4788      	blx	r1
			( void ) xTaskResumeAll();
   80b26:	f640 5071 	movw	r0, #3441	; 0xd71
   80b2a:	f2c0 0008 	movt	r0, #8
   80b2e:	4780      	blx	r0

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80b30:	f04f 0000 	mov.w	r0, #0
		}
	}
}
   80b34:	b005      	add	sp, #20
   80b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80b3a:	bf00      	nop

00080b3c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80b3c:	b510      	push	{r4, lr}
   80b3e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80b40:	f648 13e8 	movw	r3, #35304	; 0x89e8
   80b44:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80b48:	6818      	ldr	r0, [r3, #0]
   80b4a:	8084      	strh	r4, [r0, #4]

	if( xTimeToWake < xTickCount )
   80b4c:	f648 2104 	movw	r1, #35332	; 0x8a04
   80b50:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80b54:	880a      	ldrh	r2, [r1, #0]
   80b56:	b293      	uxth	r3, r2
   80b58:	429c      	cmp	r4, r3
   80b5a:	d211      	bcs.n	80b80 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80b5c:	f648 2308 	movw	r3, #35336	; 0x8a08
   80b60:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80b64:	6818      	ldr	r0, [r3, #0]
   80b66:	f648 11e8 	movw	r1, #35304	; 0x89e8
   80b6a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80b6e:	6809      	ldr	r1, [r1, #0]
   80b70:	f101 0104 	add.w	r1, r1, #4
   80b74:	f240 4291 	movw	r2, #1169	; 0x491
   80b78:	f2c0 0208 	movt	r2, #8
   80b7c:	4790      	blx	r2
   80b7e:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80b80:	f648 1014 	movw	r0, #35092	; 0x8914
   80b84:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80b88:	6800      	ldr	r0, [r0, #0]
   80b8a:	f648 11e8 	movw	r1, #35304	; 0x89e8
   80b8e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80b92:	6809      	ldr	r1, [r1, #0]
   80b94:	f101 0104 	add.w	r1, r1, #4
   80b98:	f240 4291 	movw	r2, #1169	; 0x491
   80b9c:	f2c0 0208 	movt	r2, #8
   80ba0:	4790      	blx	r2

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80ba2:	f240 0308 	movw	r3, #8
   80ba6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80baa:	8818      	ldrh	r0, [r3, #0]
   80bac:	b281      	uxth	r1, r0
   80bae:	428c      	cmp	r4, r1
   80bb0:	d204      	bcs.n	80bbc <prvAddCurrentTaskToDelayedList+0x80>
		{
			xNextTaskUnblockTime = xTimeToWake;
   80bb2:	f240 0208 	movw	r2, #8
   80bb6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80bba:	8014      	strh	r4, [r2, #0]
   80bbc:	bd10      	pop	{r4, pc}
   80bbe:	bf00      	nop

00080bc0 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   80bc0:	f648 13e4 	movw	r3, #35300	; 0x89e4
   80bc4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80bc8:	681a      	ldr	r2, [r3, #0]
   80bca:	f102 0201 	add.w	r2, r2, #1
   80bce:	601a      	str	r2, [r3, #0]
   80bd0:	4770      	bx	lr
   80bd2:	bf00      	nop

00080bd4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80bd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80bd8:	f648 13e4 	movw	r3, #35300	; 0x89e4
   80bdc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80be0:	6818      	ldr	r0, [r3, #0]
   80be2:	2800      	cmp	r0, #0
   80be4:	f040 80b9 	bne.w	80d5a <vTaskIncrementTick+0x186>
	{
		++xTickCount;
   80be8:	f648 2304 	movw	r3, #35332	; 0x8a04
   80bec:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80bf0:	8818      	ldrh	r0, [r3, #0]
   80bf2:	f100 0001 	add.w	r0, r0, #1
   80bf6:	b281      	uxth	r1, r0
   80bf8:	8019      	strh	r1, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80bfa:	881a      	ldrh	r2, [r3, #0]
   80bfc:	b293      	uxth	r3, r2
   80bfe:	2b00      	cmp	r3, #0
   80c00:	d139      	bne.n	80c76 <vTaskIncrementTick+0xa2>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80c02:	f648 1014 	movw	r0, #35092	; 0x8914
   80c06:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80c0a:	6801      	ldr	r1, [r0, #0]
   80c0c:	680a      	ldr	r2, [r1, #0]
   80c0e:	b132      	cbz	r2, 80c1e <vTaskIncrementTick+0x4a>
   80c10:	f240 5531 	movw	r5, #1329	; 0x531
   80c14:	f2c0 0508 	movt	r5, #8
   80c18:	47a8      	blx	r5
   80c1a:	bf00      	nop
   80c1c:	e7fd      	b.n	80c1a <vTaskIncrementTick+0x46>

			pxTemp = pxDelayedTaskList;
   80c1e:	f648 1314 	movw	r3, #35092	; 0x8914
   80c22:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80c26:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80c28:	f648 2208 	movw	r2, #35336	; 0x8a08
   80c2c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c30:	6810      	ldr	r0, [r2, #0]
   80c32:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80c34:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80c36:	f648 2200 	movw	r2, #35328	; 0x8a00
   80c3a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c3e:	6811      	ldr	r1, [r2, #0]
   80c40:	f101 0101 	add.w	r1, r1, #1
   80c44:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80c46:	681b      	ldr	r3, [r3, #0]
   80c48:	6818      	ldr	r0, [r3, #0]
   80c4a:	b938      	cbnz	r0, 80c5c <vTaskIncrementTick+0x88>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80c4c:	f240 0308 	movw	r3, #8
   80c50:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80c54:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80c58:	8018      	strh	r0, [r3, #0]
   80c5a:	e00c      	b.n	80c76 <vTaskIncrementTick+0xa2>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80c5c:	f648 1214 	movw	r2, #35092	; 0x8914
   80c60:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c64:	6811      	ldr	r1, [r2, #0]
   80c66:	68cb      	ldr	r3, [r1, #12]
   80c68:	68d8      	ldr	r0, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80c6a:	8882      	ldrh	r2, [r0, #4]
   80c6c:	f240 0108 	movw	r1, #8
   80c70:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80c74:	800a      	strh	r2, [r1, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80c76:	f648 2204 	movw	r2, #35332	; 0x8a04
   80c7a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c7e:	8811      	ldrh	r1, [r2, #0]
   80c80:	b288      	uxth	r0, r1
   80c82:	f240 0308 	movw	r3, #8
   80c86:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80c8a:	881a      	ldrh	r2, [r3, #0]
   80c8c:	b291      	uxth	r1, r2
   80c8e:	4288      	cmp	r0, r1
   80c90:	d36b      	bcc.n	80d6a <vTaskIncrementTick+0x196>
   80c92:	f648 1014 	movw	r0, #35092	; 0x8914
   80c96:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80c9a:	6803      	ldr	r3, [r0, #0]
   80c9c:	681a      	ldr	r2, [r3, #0]
   80c9e:	b182      	cbz	r2, 80cc2 <vTaskIncrementTick+0xee>
   80ca0:	f648 1414 	movw	r4, #35092	; 0x8914
   80ca4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80ca8:	6821      	ldr	r1, [r4, #0]
   80caa:	68c8      	ldr	r0, [r1, #12]
   80cac:	68c4      	ldr	r4, [r0, #12]
   80cae:	88a3      	ldrh	r3, [r4, #4]
   80cb0:	f648 2204 	movw	r2, #35332	; 0x8a04
   80cb4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80cb8:	8811      	ldrh	r1, [r2, #0]
   80cba:	b288      	uxth	r0, r1
   80cbc:	4283      	cmp	r3, r0
   80cbe:	d91b      	bls.n	80cf8 <vTaskIncrementTick+0x124>
   80cc0:	e013      	b.n	80cea <vTaskIncrementTick+0x116>
   80cc2:	f240 0308 	movw	r3, #8
   80cc6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80cca:	f64f 71ff 	movw	r1, #65535	; 0xffff
   80cce:	8019      	strh	r1, [r3, #0]
   80cd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80cd4:	6834      	ldr	r4, [r6, #0]
   80cd6:	68e2      	ldr	r2, [r4, #12]
   80cd8:	68d4      	ldr	r4, [r2, #12]
   80cda:	88a3      	ldrh	r3, [r4, #4]
   80cdc:	4648      	mov	r0, r9
   80cde:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80ce2:	8801      	ldrh	r1, [r0, #0]
   80ce4:	b28a      	uxth	r2, r1
   80ce6:	4293      	cmp	r3, r2
   80ce8:	d91c      	bls.n	80d24 <vTaskIncrementTick+0x150>
   80cea:	f240 0008 	movw	r0, #8
   80cee:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80cf2:	8003      	strh	r3, [r0, #0]
   80cf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80cf8:	f240 47d5 	movw	r7, #1237	; 0x4d5
   80cfc:	f2c0 0708 	movt	r7, #8
   80d00:	f648 1818 	movw	r8, #35096	; 0x8918
   80d04:	f2c2 0807 	movt	r8, #8199	; 0x2007
   80d08:	f648 1b1c 	movw	fp, #35100	; 0x891c
   80d0c:	f2c2 0b07 	movt	fp, #8199	; 0x2007
   80d10:	f240 4a71 	movw	sl, #1137	; 0x471
   80d14:	f2c0 0a08 	movt	sl, #8
   80d18:	f648 1614 	movw	r6, #35092	; 0x8914
   80d1c:	f2c2 0607 	movt	r6, #8199	; 0x2007
   80d20:	f648 2904 	movw	r9, #35332	; 0x8a04
   80d24:	f104 0504 	add.w	r5, r4, #4
   80d28:	4628      	mov	r0, r5
   80d2a:	47b8      	blx	r7
   80d2c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80d2e:	b113      	cbz	r3, 80d36 <vTaskIncrementTick+0x162>
   80d30:	f104 0018 	add.w	r0, r4, #24
   80d34:	47b8      	blx	r7
   80d36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
   80d38:	f8d8 2000 	ldr.w	r2, [r8]
   80d3c:	4291      	cmp	r1, r2
   80d3e:	bf88      	it	hi
   80d40:	f8c8 1000 	strhi.w	r1, [r8]
   80d44:	eb01 0081 	add.w	r0, r1, r1, lsl #2
   80d48:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
   80d4c:	4629      	mov	r1, r5
   80d4e:	47d0      	blx	sl
   80d50:	6833      	ldr	r3, [r6, #0]
   80d52:	6819      	ldr	r1, [r3, #0]
   80d54:	2900      	cmp	r1, #0
   80d56:	d1bd      	bne.n	80cd4 <vTaskIncrementTick+0x100>
   80d58:	e7b3      	b.n	80cc2 <vTaskIncrementTick+0xee>
	}
	else
	{
		++uxMissedTicks;
   80d5a:	f648 01fc 	movw	r1, #35068	; 0x88fc
   80d5e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80d62:	680a      	ldr	r2, [r1, #0]
   80d64:	f102 0201 	add.w	r2, r2, #1
   80d68:	600a      	str	r2, [r1, #0]
   80d6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d6e:	bf00      	nop

00080d70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   80d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   80d74:	f648 13e4 	movw	r3, #35300	; 0x89e4
   80d78:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80d7c:	6818      	ldr	r0, [r3, #0]
   80d7e:	b930      	cbnz	r0, 80d8e <xTaskResumeAll+0x1e>
   80d80:	f240 5531 	movw	r5, #1329	; 0x531
   80d84:	f2c0 0508 	movt	r5, #8
   80d88:	47a8      	blx	r5
   80d8a:	bf00      	nop
   80d8c:	e7fd      	b.n	80d8a <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   80d8e:	f240 5145 	movw	r1, #1349	; 0x545
   80d92:	f2c0 0108 	movt	r1, #8
   80d96:	4788      	blx	r1
	{
		--uxSchedulerSuspended;
   80d98:	f648 14e4 	movw	r4, #35300	; 0x89e4
   80d9c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80da0:	6822      	ldr	r2, [r4, #0]
   80da2:	f102 33ff 	add.w	r3, r2, #4294967295
   80da6:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80da8:	6820      	ldr	r0, [r4, #0]
   80daa:	2800      	cmp	r0, #0
   80dac:	d178      	bne.n	80ea0 <xTaskResumeAll+0x130>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   80dae:	f648 2110 	movw	r1, #35344	; 0x8a10
   80db2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80db6:	680c      	ldr	r4, [r1, #0]
   80db8:	bb4c      	cbnz	r4, 80e0e <xTaskResumeAll+0x9e>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   80dba:	f04f 0400 	mov.w	r4, #0
   80dbe:	e074      	b.n	80eaa <xTaskResumeAll+0x13a>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   80dc0:	f8d8 200c 	ldr.w	r2, [r8, #12]
   80dc4:	68d4      	ldr	r4, [r2, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   80dc6:	f104 0018 	add.w	r0, r4, #24
   80dca:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   80dcc:	f104 0904 	add.w	r9, r4, #4
   80dd0:	4648      	mov	r0, r9
   80dd2:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   80dd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80dd6:	6830      	ldr	r0, [r6, #0]
   80dd8:	4283      	cmp	r3, r0
   80dda:	bf88      	it	hi
   80ddc:	6033      	strhi	r3, [r6, #0]
   80dde:	4651      	mov	r1, sl
   80de0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80de4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   80de8:	eb01 0082 	add.w	r0, r1, r2, lsl #2
   80dec:	4649      	mov	r1, r9
   80dee:	f240 4371 	movw	r3, #1137	; 0x471
   80df2:	f2c0 0308 	movt	r3, #8
   80df6:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   80df8:	f648 10e8 	movw	r0, #35304	; 0x89e8
   80dfc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80e00:	6801      	ldr	r1, [r0, #0]
   80e02:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
   80e04:	6aca      	ldr	r2, [r1, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   80e06:	4294      	cmp	r4, r2
   80e08:	bf28      	it	cs
   80e0a:	2501      	movcs	r5, #1
   80e0c:	e00f      	b.n	80e2e <xTaskResumeAll+0xbe>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   80e0e:	f04f 0500 	mov.w	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80e12:	f648 18ec 	movw	r8, #35308	; 0x89ec
   80e16:	f2c2 0807 	movt	r8, #8199	; 0x2007
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   80e1a:	f240 47d5 	movw	r7, #1237	; 0x4d5
   80e1e:	f2c0 0708 	movt	r7, #8
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   80e22:	f648 1618 	movw	r6, #35096	; 0x8918
   80e26:	f2c2 0607 	movt	r6, #8199	; 0x2007
   80e2a:	f648 1a1c 	movw	sl, #35100	; 0x891c
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80e2e:	f8d8 2000 	ldr.w	r2, [r8]
   80e32:	2a00      	cmp	r2, #0
   80e34:	d1c4      	bne.n	80dc0 <xTaskResumeAll+0x50>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80e36:	f648 03fc 	movw	r3, #35068	; 0x88fc
   80e3a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80e3e:	6818      	ldr	r0, [r3, #0]
   80e40:	b1b0      	cbz	r0, 80e70 <xTaskResumeAll+0x100>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80e42:	f648 02fc 	movw	r2, #35068	; 0x88fc
   80e46:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80e4a:	6813      	ldr	r3, [r2, #0]
   80e4c:	b1cb      	cbz	r3, 80e82 <xTaskResumeAll+0x112>
					{
						vTaskIncrementTick();
   80e4e:	f640 35d5 	movw	r5, #3029	; 0xbd5
   80e52:	f2c0 0508 	movt	r5, #8
						--uxMissedTicks;
   80e56:	f648 04fc 	movw	r4, #35068	; 0x88fc
   80e5a:	f2c2 0407 	movt	r4, #8199	; 0x2007
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   80e5e:	47a8      	blx	r5
						--uxMissedTicks;
   80e60:	6820      	ldr	r0, [r4, #0]
   80e62:	f100 31ff 	add.w	r1, r0, #4294967295
   80e66:	6021      	str	r1, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80e68:	6822      	ldr	r2, [r4, #0]
   80e6a:	2a00      	cmp	r2, #0
   80e6c:	d1f7      	bne.n	80e5e <xTaskResumeAll+0xee>
   80e6e:	e008      	b.n	80e82 <xTaskResumeAll+0x112>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   80e70:	2d01      	cmp	r5, #1
   80e72:	d006      	beq.n	80e82 <xTaskResumeAll+0x112>
   80e74:	f648 210c 	movw	r1, #35340	; 0x8a0c
   80e78:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80e7c:	680c      	ldr	r4, [r1, #0]
   80e7e:	2c01      	cmp	r4, #1
   80e80:	d111      	bne.n	80ea6 <xTaskResumeAll+0x136>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   80e82:	f648 230c 	movw	r3, #35340	; 0x8a0c
   80e86:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80e8a:	f04f 0400 	mov.w	r4, #0
   80e8e:	601c      	str	r4, [r3, #0]
					portYIELD_WITHIN_API();
   80e90:	f240 5021 	movw	r0, #1313	; 0x521
   80e94:	f2c0 0008 	movt	r0, #8
   80e98:	4780      	blx	r0
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   80e9a:	f04f 0401 	mov.w	r4, #1
   80e9e:	e004      	b.n	80eaa <xTaskResumeAll+0x13a>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   80ea0:	f04f 0400 	mov.w	r4, #0
   80ea4:	e001      	b.n	80eaa <xTaskResumeAll+0x13a>
   80ea6:	f04f 0400 	mov.w	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   80eaa:	f240 516d 	movw	r1, #1389	; 0x56d
   80eae:	f2c0 0108 	movt	r1, #8
   80eb2:	4788      	blx	r1

	return xAlreadyYielded;
}
   80eb4:	4620      	mov	r0, r4
   80eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80eba:	bf00      	nop

00080ebc <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80ebc:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80ebe:	f648 13e4 	movw	r3, #35300	; 0x89e4
   80ec2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80ec6:	6818      	ldr	r0, [r3, #0]
   80ec8:	b9a8      	cbnz	r0, 80ef6 <vTaskSwitchContext+0x3a>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80eca:	f648 1118 	movw	r1, #35096	; 0x8918
   80ece:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80ed2:	680a      	ldr	r2, [r1, #0]
   80ed4:	eb02 0382 	add.w	r3, r2, r2, lsl #2
   80ed8:	ea4f 0083 	mov.w	r0, r3, lsl #2
   80edc:	f648 111c 	movw	r1, #35100	; 0x891c
   80ee0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80ee4:	580a      	ldr	r2, [r1, r0]
   80ee6:	bb52      	cbnz	r2, 80f3e <vTaskSwitchContext+0x82>
   80ee8:	f648 1318 	movw	r3, #35096	; 0x8918
   80eec:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80ef0:	6818      	ldr	r0, [r3, #0]
   80ef2:	b988      	cbnz	r0, 80f18 <vTaskSwitchContext+0x5c>
   80ef4:	e009      	b.n	80f0a <vTaskSwitchContext+0x4e>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80ef6:	f648 210c 	movw	r1, #35340	; 0x8a0c
   80efa:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80efe:	f04f 0001 	mov.w	r0, #1
   80f02:	6008      	str	r0, [r1, #0]
   80f04:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80f06:	681a      	ldr	r2, [r3, #0]
   80f08:	b972      	cbnz	r2, 80f28 <vTaskSwitchContext+0x6c>
   80f0a:	f240 5331 	movw	r3, #1329	; 0x531
   80f0e:	f2c0 0308 	movt	r3, #8
   80f12:	4798      	blx	r3
   80f14:	bf00      	nop
   80f16:	e7fd      	b.n	80f14 <vTaskSwitchContext+0x58>
   80f18:	f648 1318 	movw	r3, #35096	; 0x8918
   80f1c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80f20:	f648 111c 	movw	r1, #35100	; 0x891c
   80f24:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80f28:	681a      	ldr	r2, [r3, #0]
   80f2a:	f102 30ff 	add.w	r0, r2, #4294967295
   80f2e:	6018      	str	r0, [r3, #0]
   80f30:	681a      	ldr	r2, [r3, #0]
   80f32:	eb02 0082 	add.w	r0, r2, r2, lsl #2
   80f36:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
   80f3a:	2a00      	cmp	r2, #0
   80f3c:	d0e3      	beq.n	80f06 <vTaskSwitchContext+0x4a>
   80f3e:	f648 1318 	movw	r3, #35096	; 0x8918
   80f42:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80f46:	6819      	ldr	r1, [r3, #0]
   80f48:	eb01 0081 	add.w	r0, r1, r1, lsl #2
   80f4c:	f648 121c 	movw	r2, #35100	; 0x891c
   80f50:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80f54:	eb02 0380 	add.w	r3, r2, r0, lsl #2
   80f58:	6859      	ldr	r1, [r3, #4]
   80f5a:	6848      	ldr	r0, [r1, #4]
   80f5c:	6058      	str	r0, [r3, #4]
   80f5e:	f103 0208 	add.w	r2, r3, #8
   80f62:	4290      	cmp	r0, r2
   80f64:	bf04      	itt	eq
   80f66:	6840      	ldreq	r0, [r0, #4]
   80f68:	6058      	streq	r0, [r3, #4]
   80f6a:	685b      	ldr	r3, [r3, #4]
   80f6c:	68d9      	ldr	r1, [r3, #12]
   80f6e:	f648 10e8 	movw	r0, #35304	; 0x89e8
   80f72:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80f76:	6001      	str	r1, [r0, #0]
   80f78:	bd08      	pop	{r3, pc}
   80f7a:	bf00      	nop

00080f7c <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   80f7c:	b538      	push	{r3, r4, r5, lr}
   80f7e:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   80f80:	b930      	cbnz	r0, 80f90 <vTaskPlaceOnEventList+0x14>
   80f82:	f240 5431 	movw	r4, #1329	; 0x531
   80f86:	f2c0 0408 	movt	r4, #8
   80f8a:	47a0      	blx	r4
   80f8c:	bf00      	nop
   80f8e:	e7fd      	b.n	80f8c <vTaskPlaceOnEventList+0x10>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   80f90:	f648 15e8 	movw	r5, #35304	; 0x89e8
   80f94:	f2c2 0507 	movt	r5, #8199	; 0x2007
   80f98:	6829      	ldr	r1, [r5, #0]
   80f9a:	f101 0118 	add.w	r1, r1, #24
   80f9e:	f240 4291 	movw	r2, #1169	; 0x491
   80fa2:	f2c0 0208 	movt	r2, #8
   80fa6:	4790      	blx	r2

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   80fa8:	6828      	ldr	r0, [r5, #0]
   80faa:	f100 0004 	add.w	r0, r0, #4
   80fae:	f240 41d5 	movw	r1, #1237	; 0x4d5
   80fb2:	f2c0 0108 	movt	r1, #8
   80fb6:	4788      	blx	r1
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   80fb8:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80fbc:	4284      	cmp	r4, r0
   80fbe:	d10c      	bne.n	80fda <vTaskPlaceOnEventList+0x5e>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fc0:	6829      	ldr	r1, [r5, #0]
   80fc2:	f648 1000 	movw	r0, #35072	; 0x8900
   80fc6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80fca:	f101 0104 	add.w	r1, r1, #4
   80fce:	f240 4271 	movw	r2, #1137	; 0x471
   80fd2:	f2c0 0208 	movt	r2, #8
   80fd6:	4790      	blx	r2
   80fd8:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   80fda:	f648 2304 	movw	r3, #35332	; 0x8a04
   80fde:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80fe2:	881a      	ldrh	r2, [r3, #0]
   80fe4:	18a1      	adds	r1, r4, r2
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   80fe6:	b288      	uxth	r0, r1
   80fe8:	f640 333d 	movw	r3, #2877	; 0xb3d
   80fec:	f2c0 0308 	movt	r3, #8
   80ff0:	4798      	blx	r3
   80ff2:	bd38      	pop	{r3, r4, r5, pc}

00080ff4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   80ff4:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   80ff6:	68c3      	ldr	r3, [r0, #12]
   80ff8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   80ffa:	b934      	cbnz	r4, 8100a <xTaskRemoveFromEventList+0x16>
   80ffc:	f240 5431 	movw	r4, #1329	; 0x531
   81000:	f2c0 0408 	movt	r4, #8
   81004:	47a0      	blx	r4
   81006:	bf00      	nop
   81008:	e7fd      	b.n	81006 <xTaskRemoveFromEventList+0x12>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   8100a:	f104 0518 	add.w	r5, r4, #24
   8100e:	4628      	mov	r0, r5
   81010:	f240 41d5 	movw	r1, #1237	; 0x4d5
   81014:	f2c0 0108 	movt	r1, #8
   81018:	4788      	blx	r1

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8101a:	f648 10e4 	movw	r0, #35300	; 0x89e4
   8101e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81022:	6802      	ldr	r2, [r0, #0]
   81024:	bb22      	cbnz	r2, 81070 <xTaskRemoveFromEventList+0x7c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81026:	f104 0504 	add.w	r5, r4, #4
   8102a:	4628      	mov	r0, r5
   8102c:	f240 41d5 	movw	r1, #1237	; 0x4d5
   81030:	f2c0 0108 	movt	r1, #8
   81034:	4788      	blx	r1
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81036:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81038:	f648 1218 	movw	r2, #35096	; 0x8918
   8103c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81040:	6813      	ldr	r3, [r2, #0]
   81042:	4298      	cmp	r0, r3
   81044:	d904      	bls.n	81050 <xTaskRemoveFromEventList+0x5c>
   81046:	f648 1118 	movw	r1, #35096	; 0x8918
   8104a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8104e:	6008      	str	r0, [r1, #0]
   81050:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   81054:	f648 101c 	movw	r0, #35100	; 0x891c
   81058:	4602      	mov	r2, r0
   8105a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8105e:	eb02 0083 	add.w	r0, r2, r3, lsl #2
   81062:	4629      	mov	r1, r5
   81064:	f240 4371 	movw	r3, #1137	; 0x471
   81068:	f2c0 0308 	movt	r3, #8
   8106c:	4798      	blx	r3
   8106e:	e009      	b.n	81084 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81070:	f648 10ec 	movw	r0, #35308	; 0x89ec
   81074:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81078:	4629      	mov	r1, r5
   8107a:	f240 4371 	movw	r3, #1137	; 0x471
   8107e:	f2c0 0308 	movt	r3, #8
   81082:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81084:	f648 11e8 	movw	r1, #35304	; 0x89e8
   81088:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8108c:	680a      	ldr	r2, [r1, #0]
   8108e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81090:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81092:	4298      	cmp	r0, r3
   81094:	bf34      	ite	cc
   81096:	2000      	movcc	r0, #0
   81098:	2001      	movcs	r0, #1
   8109a:	bd38      	pop	{r3, r4, r5, pc}

0008109c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   8109c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8109e:	4603      	mov	r3, r0
   810a0:	b930      	cbnz	r0, 810b0 <vTaskSetTimeOutState+0x14>
   810a2:	f240 5331 	movw	r3, #1329	; 0x531
   810a6:	f2c0 0308 	movt	r3, #8
   810aa:	4798      	blx	r3
   810ac:	bf00      	nop
   810ae:	e7fd      	b.n	810ac <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   810b0:	f648 2200 	movw	r2, #35328	; 0x8a00
   810b4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   810b8:	6810      	ldr	r0, [r2, #0]
   810ba:	6018      	str	r0, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   810bc:	f648 2104 	movw	r1, #35332	; 0x8a04
   810c0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   810c4:	880a      	ldrh	r2, [r1, #0]
   810c6:	809a      	strh	r2, [r3, #4]
   810c8:	bd08      	pop	{r3, pc}
   810ca:	bf00      	nop

000810cc <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   810cc:	b538      	push	{r3, r4, r5, lr}
   810ce:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   810d0:	4604      	mov	r4, r0
   810d2:	b930      	cbnz	r0, 810e2 <xTaskCheckForTimeOut+0x16>
   810d4:	f240 5331 	movw	r3, #1329	; 0x531
   810d8:	f2c0 0308 	movt	r3, #8
   810dc:	4798      	blx	r3
   810de:	bf00      	nop
   810e0:	e7fd      	b.n	810de <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
   810e2:	b931      	cbnz	r1, 810f2 <xTaskCheckForTimeOut+0x26>
   810e4:	f240 5531 	movw	r5, #1329	; 0x531
   810e8:	f2c0 0508 	movt	r5, #8
   810ec:	47a8      	blx	r5
   810ee:	bf00      	nop
   810f0:	e7fd      	b.n	810ee <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
   810f2:	f240 5345 	movw	r3, #1349	; 0x545
   810f6:	f2c0 0308 	movt	r3, #8
   810fa:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   810fc:	8828      	ldrh	r0, [r5, #0]
   810fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81102:	4290      	cmp	r0, r2
   81104:	d02c      	beq.n	81160 <xTaskCheckForTimeOut+0x94>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81106:	f648 2100 	movw	r1, #35328	; 0x8a00
   8110a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8110e:	680b      	ldr	r3, [r1, #0]
   81110:	6822      	ldr	r2, [r4, #0]
   81112:	429a      	cmp	r2, r3
   81114:	d008      	beq.n	81128 <xTaskCheckForTimeOut+0x5c>
   81116:	f648 2104 	movw	r1, #35332	; 0x8a04
   8111a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8111e:	880b      	ldrh	r3, [r1, #0]
   81120:	b29a      	uxth	r2, r3
   81122:	88a1      	ldrh	r1, [r4, #4]
   81124:	4291      	cmp	r1, r2
   81126:	d91e      	bls.n	81166 <xTaskCheckForTimeOut+0x9a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81128:	f648 2304 	movw	r3, #35332	; 0x8a04
   8112c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81130:	8819      	ldrh	r1, [r3, #0]
   81132:	88a2      	ldrh	r2, [r4, #4]
   81134:	1a8b      	subs	r3, r1, r2
   81136:	b299      	uxth	r1, r3
   81138:	4288      	cmp	r0, r1
   8113a:	d917      	bls.n	8116c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8113c:	f648 2304 	movw	r3, #35332	; 0x8a04
   81140:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81144:	8819      	ldrh	r1, [r3, #0]
   81146:	b28b      	uxth	r3, r1
   81148:	1ad2      	subs	r2, r2, r3
   8114a:	1880      	adds	r0, r0, r2
   8114c:	8028      	strh	r0, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   8114e:	4620      	mov	r0, r4
   81150:	f241 049d 	movw	r4, #4253	; 0x109d
   81154:	f2c0 0408 	movt	r4, #8
   81158:	47a0      	blx	r4
			xReturn = pdFALSE;
   8115a:	f04f 0400 	mov.w	r4, #0
   8115e:	e007      	b.n	81170 <xTaskCheckForTimeOut+0xa4>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81160:	f04f 0400 	mov.w	r4, #0
   81164:	e004      	b.n	81170 <xTaskCheckForTimeOut+0xa4>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81166:	f04f 0401 	mov.w	r4, #1
   8116a:	e001      	b.n	81170 <xTaskCheckForTimeOut+0xa4>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   8116c:	f04f 0401 	mov.w	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81170:	f240 516d 	movw	r1, #1389	; 0x56d
   81174:	f2c0 0108 	movt	r1, #8
   81178:	4788      	blx	r1

	return xReturn;
}
   8117a:	4620      	mov	r0, r4
   8117c:	bd38      	pop	{r3, r4, r5, pc}
   8117e:	bf00      	nop

00081180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81180:	f648 230c 	movw	r3, #35340	; 0x8a0c
   81184:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81188:	f04f 0201 	mov.w	r2, #1
   8118c:	601a      	str	r2, [r3, #0]
   8118e:	4770      	bx	lr

00081190 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81190:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81192:	4604      	mov	r4, r0
   81194:	b350      	cbz	r0, 811ec <vTaskPriorityDisinherit+0x5c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81196:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81198:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8119a:	429a      	cmp	r2, r3
   8119c:	d026      	beq.n	811ec <vTaskPriorityDisinherit+0x5c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8119e:	f100 0504 	add.w	r5, r0, #4
   811a2:	4628      	mov	r0, r5
   811a4:	f240 41d5 	movw	r1, #1237	; 0x4d5
   811a8:	f2c0 0108 	movt	r1, #8
   811ac:	4788      	blx	r1
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   811ae:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
   811b0:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   811b2:	f1c0 020a 	rsb	r2, r0, #10
   811b6:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   811b8:	f648 1318 	movw	r3, #35096	; 0x8918
   811bc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   811c0:	6819      	ldr	r1, [r3, #0]
   811c2:	4288      	cmp	r0, r1
   811c4:	d904      	bls.n	811d0 <vTaskPriorityDisinherit+0x40>
   811c6:	f648 1218 	movw	r2, #35096	; 0x8918
   811ca:	f2c2 0207 	movt	r2, #8199	; 0x2007
   811ce:	6010      	str	r0, [r2, #0]
   811d0:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   811d4:	f648 101c 	movw	r0, #35100	; 0x891c
   811d8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   811dc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   811e0:	4629      	mov	r1, r5
   811e2:	f240 4271 	movw	r2, #1137	; 0x471
   811e6:	f2c0 0208 	movt	r2, #8
   811ea:	4790      	blx	r2
   811ec:	bd38      	pop	{r3, r4, r5, pc}
   811ee:	bf00      	nop

000811f0 <set_pin>:
	pwm_channel_enable(PWM, PWM_CHANNEL_0); 
}

// configure pins using PIO
void set_pin(void)
{
   811f0:	b510      	push	{r4, lr}
   811f2:	b082      	sub	sp, #8
	// set portC pin 3 as output (D35)
	pmc_enable_periph_clk(ID_PIOC);
   811f4:	f04f 000d 	mov.w	r0, #13
   811f8:	f641 5365 	movw	r3, #7525	; 0x1d65
   811fc:	f2c0 0308 	movt	r3, #8
   81200:	4798      	blx	r3
	// set as output, default LOW
	pio_set_output(PIOC, PIO_PC3, HIGH, DISABLE, ENABLE);
   81202:	f04f 0201 	mov.w	r2, #1
   81206:	9200      	str	r2, [sp, #0]
   81208:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   8120c:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81210:	f04f 0108 	mov.w	r1, #8
   81214:	f04f 0300 	mov.w	r3, #0
   81218:	f641 1409 	movw	r4, #6409	; 0x1909
   8121c:	f2c0 0408 	movt	r4, #8
   81220:	47a0      	blx	r4
}
   81222:	b002      	add	sp, #8
   81224:	bd10      	pop	{r4, pc}
   81226:	bf00      	nop

00081228 <initialize_PWM>:

#include <asf.h>
#include "setup_PWM.h"

void initialize_PWM(void)
{
   81228:	b530      	push	{r4, r5, lr}
   8122a:	b08f      	sub	sp, #60	; 0x3c
	//setup pins
	set_pin();
   8122c:	f241 13f1 	movw	r3, #4593	; 0x11f1
   81230:	f2c0 0308 	movt	r3, #8
   81234:	4798      	blx	r3
		
	//1.Define the PWM channel instance in order to configure channel 0:
	pwm_channel_t pwm_channel_instance;
		
	//2.Enable the module clock for the PWM peripheral:
	pmc_enable_periph_clk(ID_PWM);
   81236:	f04f 0024 	mov.w	r0, #36	; 0x24
   8123a:	f641 5165 	movw	r1, #7525	; 0x1d65
   8123e:	f2c0 0108 	movt	r1, #8
   81242:	4788      	blx	r1
		
	//3.Disable PWM channel 0:
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
   81244:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   81248:	f2c4 0409 	movt	r4, #16393	; 0x4009
   8124c:	4620      	mov	r0, r4
   8124e:	f04f 0100 	mov.w	r1, #0
   81252:	f240 424d 	movw	r2, #1101	; 0x44d
   81256:	f2c0 0208 	movt	r2, #8
   8125a:	4790      	blx	r2
		
	//4.Setup clock for PWM module (only clock A, not B):
	pwm_clock_t clock_setting = {
   8125c:	f644 10bc 	movw	r0, #18876	; 0x49bc
   81260:	f2c0 0008 	movt	r0, #8
   81264:	ad01      	add	r5, sp, #4
   81266:	c807      	ldmia	r0, {r0, r1, r2}
   81268:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	//2.Initialize channel instance and configure PWM channel 0, selecting clock
	//A as its source clock and setting the duty cycle at 50%:
	//1. Period is left-aligned and output waveform starts at a low level.
	//1.The pwm_channel_instance can be re-used to configure other PWM channels after setting the required parameters.
	// One PWMH0 port is PC3 -> D35
	pwm_init(PWM, &clock_setting);
   8126c:	4620      	mov	r0, r4
   8126e:	4629      	mov	r1, r5
   81270:	f240 23c9 	movw	r3, #713	; 0x2c9
   81274:	f2c0 0308 	movt	r3, #8
   81278:	4798      	blx	r3
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKB;
   8127a:	f04f 010c 	mov.w	r1, #12
   8127e:	9105      	str	r1, [sp, #20]
	pwm_channel_instance.ul_period = 100;
   81280:	f04f 0264 	mov.w	r2, #100	; 0x64
   81284:	9208      	str	r2, [sp, #32]
	pwm_channel_instance.ul_duty = 50;
   81286:	f04f 0032 	mov.w	r0, #50	; 0x32
   8128a:	9007      	str	r0, [sp, #28]
	pwm_channel_instance.channel = PWM_CHANNEL_0;
   8128c:	f04f 0500 	mov.w	r5, #0
   81290:	a90e      	add	r1, sp, #56	; 0x38
   81292:	f841 5d28 	str.w	r5, [r1, #-40]!
	pwm_channel_init(PWM, &pwm_channel_instance);
   81296:	4620      	mov	r0, r4
   81298:	f240 3315 	movw	r3, #789	; 0x315
   8129c:	f2c0 0308 	movt	r3, #8
   812a0:	4798      	blx	r3
	
	pwm_channel_enable(PWM, PWM_CHANNEL_0); 
   812a2:	4620      	mov	r0, r4
   812a4:	4629      	mov	r1, r5
   812a6:	f240 4241 	movw	r2, #1089	; 0x441
   812aa:	f2c0 0208 	movt	r2, #8
   812ae:	4790      	blx	r2
}
   812b0:	b00f      	add	sp, #60	; 0x3c
   812b2:	bd30      	pop	{r4, r5, pc}

000812b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   812b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   812b8:	460c      	mov	r4, r1
   812ba:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   812bc:	bb48      	cbnz	r0, 81312 <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
   812be:	2a00      	cmp	r2, #0
   812c0:	dd2b      	ble.n	8131a <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
   812c2:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   812c4:	f648 26c8 	movw	r6, #35528	; 0x8ac8
   812c8:	f2c2 0607 	movt	r6, #8199	; 0x2007
   812cc:	f648 25c0 	movw	r5, #35520	; 0x8ac0
   812d0:	f2c2 0507 	movt	r5, #8199	; 0x2007
   812d4:	ea6f 0901 	mvn.w	r9, r1
   812d8:	eb07 0009 	add.w	r0, r7, r9
   812dc:	f000 0901 	and.w	r9, r0, #1
   812e0:	6830      	ldr	r0, [r6, #0]
   812e2:	682b      	ldr	r3, [r5, #0]
   812e4:	4798      	blx	r3
		ptr++;
   812e6:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   812ea:	42bc      	cmp	r4, r7
   812ec:	d119      	bne.n	81322 <_read+0x6e>
   812ee:	e00d      	b.n	8130c <_read+0x58>
		ptr_get(stdio_base, ptr);
   812f0:	6830      	ldr	r0, [r6, #0]
   812f2:	682b      	ldr	r3, [r5, #0]
   812f4:	4621      	mov	r1, r4
   812f6:	4798      	blx	r3
		ptr++;
   812f8:	f104 0401 	add.w	r4, r4, #1
   812fc:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   812fe:	6830      	ldr	r0, [r6, #0]
   81300:	682a      	ldr	r2, [r5, #0]
   81302:	4790      	blx	r2
		ptr++;
   81304:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   81308:	42bc      	cmp	r4, r7
   8130a:	d1f1      	bne.n	812f0 <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8130c:	4640      	mov	r0, r8
   8130e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   81312:	f04f 30ff 	mov.w	r0, #4294967295
   81316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
   8131a:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8131e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81322:	f1b9 0f00 	cmp.w	r9, #0
   81326:	d0e3      	beq.n	812f0 <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   81328:	6830      	ldr	r0, [r6, #0]
   8132a:	682a      	ldr	r2, [r5, #0]
   8132c:	4621      	mov	r1, r4
   8132e:	4790      	blx	r2
		ptr++;
   81330:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   81334:	42bc      	cmp	r4, r7
   81336:	d1db      	bne.n	812f0 <_read+0x3c>
   81338:	e7e8      	b.n	8130c <_read+0x58>
   8133a:	bf00      	nop

0008133c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8133c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81340:	460d      	mov	r5, r1
   81342:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81344:	f100 30ff 	add.w	r0, r0, #4294967295
   81348:	2802      	cmp	r0, #2
   8134a:	d824      	bhi.n	81396 <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
   8134c:	b332      	cbz	r2, 8139c <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8134e:	f648 26c8 	movw	r6, #35528	; 0x8ac8
   81352:	f2c2 0607 	movt	r6, #8199	; 0x2007
   81356:	f648 27c4 	movw	r7, #35524	; 0x8ac4
   8135a:	f2c2 0707 	movt	r7, #8199	; 0x2007
   8135e:	f04f 0400 	mov.w	r4, #0
   81362:	f102 39ff 	add.w	r9, r2, #4294967295
   81366:	f009 0901 	and.w	r9, r9, #1
   8136a:	6830      	ldr	r0, [r6, #0]
   8136c:	683b      	ldr	r3, [r7, #0]
   8136e:	5d09      	ldrb	r1, [r1, r4]
   81370:	4798      	blx	r3
   81372:	42a0      	cmp	r0, r4
   81374:	da1a      	bge.n	813ac <_write+0x70>
   81376:	e014      	b.n	813a2 <_write+0x66>
   81378:	6830      	ldr	r0, [r6, #0]
   8137a:	683b      	ldr	r3, [r7, #0]
   8137c:	5d29      	ldrb	r1, [r5, r4]
   8137e:	4798      	blx	r3
   81380:	2800      	cmp	r0, #0
   81382:	db0e      	blt.n	813a2 <_write+0x66>
			return -1;
		}
		++nChars;
   81384:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81388:	6830      	ldr	r0, [r6, #0]
   8138a:	683a      	ldr	r2, [r7, #0]
   8138c:	5d29      	ldrb	r1, [r5, r4]
   8138e:	4790      	blx	r2
   81390:	2800      	cmp	r0, #0
   81392:	da1d      	bge.n	813d0 <_write+0x94>
   81394:	e005      	b.n	813a2 <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81396:	f04f 34ff 	mov.w	r4, #4294967295
   8139a:	e004      	b.n	813a6 <_write+0x6a>
	}

	for (; len != 0; --len) {
   8139c:	f04f 0400 	mov.w	r4, #0
   813a0:	e001      	b.n	813a6 <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   813a2:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   813a6:	4620      	mov	r0, r4
   813a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
   813ac:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   813b0:	45a0      	cmp	r8, r4
   813b2:	d0f8      	beq.n	813a6 <_write+0x6a>
   813b4:	f1b9 0f00 	cmp.w	r9, #0
   813b8:	d0de      	beq.n	81378 <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
   813ba:	6830      	ldr	r0, [r6, #0]
   813bc:	683a      	ldr	r2, [r7, #0]
   813be:	5d29      	ldrb	r1, [r5, r4]
   813c0:	4790      	blx	r2
   813c2:	2800      	cmp	r0, #0
   813c4:	dbed      	blt.n	813a2 <_write+0x66>
			return -1;
		}
		++nChars;
   813c6:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   813ca:	45a0      	cmp	r8, r4
   813cc:	d1d4      	bne.n	81378 <_write+0x3c>
   813ce:	e7ea      	b.n	813a6 <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
   813d0:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   813d4:	45a0      	cmp	r8, r4
   813d6:	d1cf      	bne.n	81378 <_write+0x3c>
   813d8:	e7e5      	b.n	813a6 <_write+0x6a>
   813da:	bf00      	nop

000813dc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   813dc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   813de:	f04f 03ac 	mov.w	r3, #172	; 0xac
   813e2:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   813e4:	680a      	ldr	r2, [r1, #0]
   813e6:	684c      	ldr	r4, [r1, #4]
   813e8:	fbb2 f3f4 	udiv	r3, r2, r4
   813ec:	ea4f 1313 	mov.w	r3, r3, lsr #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   813f0:	f103 34ff 	add.w	r4, r3, #4294967295
   813f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   813f8:	4294      	cmp	r4, r2
   813fa:	d80c      	bhi.n	81416 <uart_init+0x3a>
		return 1;

	p_uart->UART_BRGR = cd;
   813fc:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   813fe:	6889      	ldr	r1, [r1, #8]
   81400:	6041      	str	r1, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81402:	f240 2302 	movw	r3, #514	; 0x202
   81406:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8140a:	f04f 0250 	mov.w	r2, #80	; 0x50
   8140e:	6002      	str	r2, [r0, #0]

	return 0;
   81410:	f04f 0000 	mov.w	r0, #0
   81414:	e001      	b.n	8141a <uart_init+0x3e>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81416:	f04f 0001 	mov.w	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8141a:	bc10      	pop	{r4}
   8141c:	4770      	bx	lr
   8141e:	bf00      	nop

00081420 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81420:	6943      	ldr	r3, [r0, #20]
   81422:	f013 0f02 	tst.w	r3, #2
   81426:	d003      	beq.n	81430 <uart_write+0x10>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81428:	61c1      	str	r1, [r0, #28]
	return 0;
   8142a:	f04f 0000 	mov.w	r0, #0
   8142e:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81430:	f04f 0001 	mov.w	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81434:	4770      	bx	lr
   81436:	bf00      	nop

00081438 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81438:	6943      	ldr	r3, [r0, #20]
   8143a:	f013 0f01 	tst.w	r3, #1
   8143e:	d004      	beq.n	8144a <uart_read+0x12>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81440:	6980      	ldr	r0, [r0, #24]
   81442:	7008      	strb	r0, [r1, #0]
	return 0;
   81444:	f04f 0000 	mov.w	r0, #0
   81448:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8144a:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8144e:	4770      	bx	lr

00081450 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81450:	6943      	ldr	r3, [r0, #20]
   81452:	f013 0f02 	tst.w	r3, #2
   81456:	d007      	beq.n	81468 <usart_write+0x18>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81458:	ea4f 51c1 	mov.w	r1, r1, lsl #23
   8145c:	ea4f 52d1 	mov.w	r2, r1, lsr #23
   81460:	61c2      	str	r2, [r0, #28]
	return 0;
   81462:	f04f 0000 	mov.w	r0, #0
   81466:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81468:	f04f 0001 	mov.w	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8146c:	4770      	bx	lr
   8146e:	bf00      	nop

00081470 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81470:	6943      	ldr	r3, [r0, #20]
   81472:	f013 0f01 	tst.w	r3, #1
   81476:	d008      	beq.n	8148a <usart_read+0x1a>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81478:	6980      	ldr	r0, [r0, #24]
   8147a:	ea4f 52c0 	mov.w	r2, r0, lsl #23
   8147e:	ea4f 53d2 	mov.w	r3, r2, lsr #23
   81482:	600b      	str	r3, [r1, #0]

	return 0;
   81484:	f04f 0000 	mov.w	r0, #0
   81488:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   8148a:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8148e:	4770      	bx	lr

00081490 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81490:	b5f0      	push	{r4, r5, r6, r7, lr}
   81492:	b083      	sub	sp, #12
   81494:	4604      	mov	r4, r0
   81496:	460d      	mov	r5, r1
	uint32_t val = 0;
   81498:	f04f 0300 	mov.w	r3, #0
   8149c:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8149e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   814a2:	f2c4 000e 	movt	r0, #16398	; 0x400e
   814a6:	4284      	cmp	r4, r0
   814a8:	d10d      	bne.n	814c6 <usart_serial_getchar+0x36>
		while (uart_read((Uart*)p_usart, data));
   814aa:	f44f 6600 	mov.w	r6, #2048	; 0x800
   814ae:	f2c4 060e 	movt	r6, #16398	; 0x400e
   814b2:	f241 4739 	movw	r7, #5177	; 0x1439
   814b6:	f2c0 0708 	movt	r7, #8
   814ba:	4630      	mov	r0, r6
   814bc:	4629      	mov	r1, r5
   814be:	47b8      	blx	r7
   814c0:	2800      	cmp	r0, #0
   814c2:	d1fa      	bne.n	814ba <usart_serial_getchar+0x2a>
   814c4:	e02b      	b.n	8151e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   814c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   814ca:	f2c4 0109 	movt	r1, #16393	; 0x4009
   814ce:	428c      	cmp	r4, r1
   814d0:	d10f      	bne.n	814f2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
   814d2:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   814d6:	f2c4 0609 	movt	r6, #16393	; 0x4009
   814da:	f241 4771 	movw	r7, #5233	; 0x1471
   814de:	f2c0 0708 	movt	r7, #8
   814e2:	4630      	mov	r0, r6
   814e4:	a901      	add	r1, sp, #4
   814e6:	47b8      	blx	r7
   814e8:	2800      	cmp	r0, #0
   814ea:	d1fa      	bne.n	814e2 <usart_serial_getchar+0x52>
		*data = (uint8_t)(val & 0xFF);
   814ec:	9801      	ldr	r0, [sp, #4]
   814ee:	7028      	strb	r0, [r5, #0]
   814f0:	e02b      	b.n	8154a <usart_serial_getchar+0xba>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   814f2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   814f6:	f2c4 0209 	movt	r2, #16393	; 0x4009
   814fa:	4294      	cmp	r4, r2
   814fc:	d10f      	bne.n	8151e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
   814fe:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   81502:	f2c4 0409 	movt	r4, #16393	; 0x4009
   81506:	f241 4671 	movw	r6, #5233	; 0x1471
   8150a:	f2c0 0608 	movt	r6, #8
   8150e:	4620      	mov	r0, r4
   81510:	a901      	add	r1, sp, #4
   81512:	47b0      	blx	r6
   81514:	2800      	cmp	r0, #0
   81516:	d1fa      	bne.n	8150e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   81518:	9b01      	ldr	r3, [sp, #4]
   8151a:	702b      	strb	r3, [r5, #0]
   8151c:	e02a      	b.n	81574 <usart_serial_getchar+0xe4>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8151e:	f04f 0100 	mov.w	r1, #0
   81522:	f2c4 010a 	movt	r1, #16394	; 0x400a
   81526:	428c      	cmp	r4, r1
   81528:	d10f      	bne.n	8154a <usart_serial_getchar+0xba>
		while (usart_read(p_usart, &val));
   8152a:	f04f 0400 	mov.w	r4, #0
   8152e:	f2c4 040a 	movt	r4, #16394	; 0x400a
   81532:	f241 4671 	movw	r6, #5233	; 0x1471
   81536:	f2c0 0608 	movt	r6, #8
   8153a:	4620      	mov	r0, r4
   8153c:	a901      	add	r1, sp, #4
   8153e:	47b0      	blx	r6
   81540:	2800      	cmp	r0, #0
   81542:	d1fa      	bne.n	8153a <usart_serial_getchar+0xaa>
		*data = (uint8_t)(val & 0xFF);
   81544:	9801      	ldr	r0, [sp, #4]
   81546:	7028      	strb	r0, [r5, #0]
   81548:	e014      	b.n	81574 <usart_serial_getchar+0xe4>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8154a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   8154e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   81552:	4294      	cmp	r4, r2
   81554:	d10e      	bne.n	81574 <usart_serial_getchar+0xe4>
		while (usart_read(p_usart, &val));
   81556:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   8155a:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8155e:	f241 4671 	movw	r6, #5233	; 0x1471
   81562:	f2c0 0608 	movt	r6, #8
   81566:	4620      	mov	r0, r4
   81568:	a901      	add	r1, sp, #4
   8156a:	47b0      	blx	r6
   8156c:	2800      	cmp	r0, #0
   8156e:	d1fa      	bne.n	81566 <usart_serial_getchar+0xd6>
		*data = (uint8_t)(val & 0xFF);
   81570:	9b01      	ldr	r3, [sp, #4]
   81572:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81574:	b003      	add	sp, #12
   81576:	bdf0      	pop	{r4, r5, r6, r7, pc}

00081578 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   81578:	b570      	push	{r4, r5, r6, lr}
   8157a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8157c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81580:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81584:	4298      	cmp	r0, r3
   81586:	d10f      	bne.n	815a8 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
   81588:	f44f 6500 	mov.w	r5, #2048	; 0x800
   8158c:	f2c4 050e 	movt	r5, #16398	; 0x400e
   81590:	f241 4621 	movw	r6, #5153	; 0x1421
   81594:	f2c0 0608 	movt	r6, #8
   81598:	4628      	mov	r0, r5
   8159a:	4621      	mov	r1, r4
   8159c:	47b0      	blx	r6
   8159e:	2800      	cmp	r0, #0
   815a0:	d1fa      	bne.n	81598 <usart_serial_putchar+0x20>
		return 1;
   815a2:	f04f 0001 	mov.w	r0, #1
   815a6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   815a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   815ac:	f2c4 0109 	movt	r1, #16393	; 0x4009
   815b0:	4288      	cmp	r0, r1
   815b2:	d10f      	bne.n	815d4 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   815b4:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   815b8:	f2c4 0509 	movt	r5, #16393	; 0x4009
   815bc:	f241 4651 	movw	r6, #5201	; 0x1451
   815c0:	f2c0 0608 	movt	r6, #8
   815c4:	4628      	mov	r0, r5
   815c6:	4621      	mov	r1, r4
   815c8:	47b0      	blx	r6
   815ca:	2800      	cmp	r0, #0
   815cc:	d1fa      	bne.n	815c4 <usart_serial_putchar+0x4c>
		return 1;
   815ce:	f04f 0001 	mov.w	r0, #1
   815d2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   815d4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   815d8:	f2c4 0209 	movt	r2, #16393	; 0x4009
   815dc:	4290      	cmp	r0, r2
   815de:	d10f      	bne.n	81600 <usart_serial_putchar+0x88>
		while (usart_write(p_usart, c)!=0);
   815e0:	f44f 4540 	mov.w	r5, #49152	; 0xc000
   815e4:	f2c4 0509 	movt	r5, #16393	; 0x4009
   815e8:	f241 4651 	movw	r6, #5201	; 0x1451
   815ec:	f2c0 0608 	movt	r6, #8
   815f0:	4628      	mov	r0, r5
   815f2:	4621      	mov	r1, r4
   815f4:	47b0      	blx	r6
   815f6:	2800      	cmp	r0, #0
   815f8:	d1fa      	bne.n	815f0 <usart_serial_putchar+0x78>
		return 1;
   815fa:	f04f 0001 	mov.w	r0, #1
   815fe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81600:	f04f 0300 	mov.w	r3, #0
   81604:	f2c4 030a 	movt	r3, #16394	; 0x400a
   81608:	4298      	cmp	r0, r3
   8160a:	d10f      	bne.n	8162c <usart_serial_putchar+0xb4>
		while (usart_write(p_usart, c)!=0);
   8160c:	f04f 0500 	mov.w	r5, #0
   81610:	f2c4 050a 	movt	r5, #16394	; 0x400a
   81614:	f241 4651 	movw	r6, #5201	; 0x1451
   81618:	f2c0 0608 	movt	r6, #8
   8161c:	4628      	mov	r0, r5
   8161e:	4621      	mov	r1, r4
   81620:	47b0      	blx	r6
   81622:	2800      	cmp	r0, #0
   81624:	d1fa      	bne.n	8161c <usart_serial_putchar+0xa4>
		return 1;
   81626:	f04f 0001 	mov.w	r0, #1
   8162a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8162c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   81630:	f2c4 010a 	movt	r1, #16394	; 0x400a
   81634:	4288      	cmp	r0, r1
   81636:	d10f      	bne.n	81658 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
   81638:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   8163c:	f2c4 050a 	movt	r5, #16394	; 0x400a
   81640:	f241 4651 	movw	r6, #5201	; 0x1451
   81644:	f2c0 0608 	movt	r6, #8
   81648:	4628      	mov	r0, r5
   8164a:	4621      	mov	r1, r4
   8164c:	47b0      	blx	r6
   8164e:	2800      	cmp	r0, #0
   81650:	d1fa      	bne.n	81648 <usart_serial_putchar+0xd0>
		return 1;
   81652:	f04f 0001 	mov.w	r0, #1
   81656:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   81658:	f04f 0000 	mov.w	r0, #0
}
   8165c:	bd70      	pop	{r4, r5, r6, pc}
   8165e:	bf00      	nop

00081660 <main>:
	* snder en tecken tgngen
	*/
	#endif
}
int main(void)
{
   81660:	b530      	push	{r4, r5, lr}
   81662:	b085      	sub	sp, #20
	/* Initiera SAM systemet */
	sysclk_init();
   81664:	f241 7399 	movw	r3, #6041	; 0x1799
   81668:	f2c0 0308 	movt	r3, #8
   8166c:	4798      	blx	r3
	board_init();
   8166e:	f641 0011 	movw	r0, #6161	; 0x1811
   81672:	f2c0 0008 	movt	r0, #8
   81676:	4780      	blx	r0
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81678:	f04f 0008 	mov.w	r0, #8
   8167c:	f641 5565 	movw	r5, #7525	; 0x1d65
   81680:	f2c0 0508 	movt	r5, #8
   81684:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   81686:	f44f 6400 	mov.w	r4, #2048	; 0x800
   8168a:	f2c4 040e 	movt	r4, #16398	; 0x400e
   8168e:	f648 21c8 	movw	r1, #35528	; 0x8ac8
   81692:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81696:	600c      	str	r4, [r1, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81698:	f648 23c4 	movw	r3, #35524	; 0x8ac4
   8169c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   816a0:	f241 5279 	movw	r2, #5497	; 0x1579
   816a4:	f2c0 0208 	movt	r2, #8
   816a8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   816aa:	f648 20c0 	movw	r0, #35520	; 0x8ac0
   816ae:	f2c2 0007 	movt	r0, #8199	; 0x2007
   816b2:	f241 4191 	movw	r1, #5265	; 0x1491
   816b6:	f2c0 0108 	movt	r1, #8
   816ba:	6001      	str	r1, [r0, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   816bc:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
   816c0:	f2c0 5301 	movt	r3, #1281	; 0x501
   816c4:	9300      	str	r3, [sp, #0]
	uart_settings.ul_baudrate = opt->baudrate;
   816c6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
   816ca:	9201      	str	r2, [sp, #4]
	uart_settings.ul_mode = opt->paritytype;
   816cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
   816d0:	9002      	str	r0, [sp, #8]
   816d2:	f04f 0008 	mov.w	r0, #8
   816d6:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   816d8:	4620      	mov	r0, r4
   816da:	4669      	mov	r1, sp
   816dc:	f241 35dd 	movw	r5, #5085	; 0x13dd
   816e0:	f2c0 0508 	movt	r5, #8
   816e4:	47a8      	blx	r5
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   816e6:	f240 0510 	movw	r5, #16
   816ea:	f2c2 0507 	movt	r5, #8199	; 0x2007
   816ee:	682c      	ldr	r4, [r5, #0]
   816f0:	68a0      	ldr	r0, [r4, #8]
   816f2:	f04f 0100 	mov.w	r1, #0
   816f6:	f242 347b 	movw	r4, #9083	; 0x237b
   816fa:	f2c0 0408 	movt	r4, #8
   816fe:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81700:	6829      	ldr	r1, [r5, #0]
   81702:	6848      	ldr	r0, [r1, #4]
   81704:	f04f 0100 	mov.w	r1, #0
   81708:	47a0      	blx	r4
	const usart_serial_options_t uart_serial_options = {.baudrate = CONF_UART_BAUDRATE, .paritytype = CONF_UART_PARITY };
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	/* Stdout shall not be buffered */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   8170a:	682b      	ldr	r3, [r5, #0]
   8170c:	6898      	ldr	r0, [r3, #8]
   8170e:	f04f 0100 	mov.w	r1, #0
   81712:	47a0      	blx	r4
{
	/* Initiera SAM systemet */
	sysclk_init();
	board_init();
	configure_console();
	initialize_PWM();
   81714:	f241 2229 	movw	r2, #4649	; 0x1229
   81718:	f2c0 0208 	movt	r2, #8
   8171c:	4790      	blx	r2
	
	/* Print demo information */
	printf("-- Freertos Exempel - Semaforer --\n\r");
   8171e:	f644 10c8 	movw	r0, #18888	; 0x49c8
   81722:	f2c0 0008 	movt	r0, #8
   81726:	f242 3419 	movw	r4, #8985	; 0x2319
   8172a:	f2c0 0408 	movt	r4, #8
   8172e:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
   81730:	f644 10f0 	movw	r0, #18928	; 0x49f0
   81734:	f2c0 0008 	movt	r0, #8
   81738:	f644 11f8 	movw	r1, #18936	; 0x49f8
   8173c:	f2c0 0108 	movt	r1, #8
   81740:	47a0      	blx	r4
	printf("-- Kompilerad: %s %s --\n\r", __DATE__, __TIME__);
   81742:	f644 2008 	movw	r0, #18952	; 0x4a08
   81746:	f2c0 0008 	movt	r0, #8
   8174a:	f644 2124 	movw	r1, #18980	; 0x4a24
   8174e:	f2c0 0108 	movt	r1, #8
   81752:	f644 2230 	movw	r2, #18992	; 0x4a30
   81756:	f2c0 0208 	movt	r2, #8
   8175a:	47a0      	blx	r4
	/* a semaphore cannot be used wihtout calling vSemaphoreCreateBinary() */
	vSemaphoreCreateBinary(semafor_signal);
   8175c:	f04f 0001 	mov.w	r0, #1
   81760:	f04f 0100 	mov.w	r1, #0
   81764:	f04f 0203 	mov.w	r2, #3
   81768:	f640 1351 	movw	r3, #2385	; 0x951
   8176c:	f2c0 0308 	movt	r3, #8
   81770:	4798      	blx	r3
   81772:	f648 2114 	movw	r1, #35348	; 0x8a14
   81776:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8177a:	6008      	str	r0, [r1, #0]
   8177c:	b140      	cbz	r0, 81790 <main+0x130>
   8177e:	f04f 0100 	mov.w	r1, #0
   81782:	460a      	mov	r2, r1
   81784:	460b      	mov	r3, r1
   81786:	f640 14bd 	movw	r4, #2493	; 0x9bd
   8178a:	f2c0 0408 	movt	r4, #8
   8178e:	47a0      	blx	r4
	}*/


	/* Start the scheduler */
	//vTaskStartScheduler();
}
   81790:	f04f 0000 	mov.w	r0, #0
   81794:	b005      	add	sp, #20
   81796:	bd30      	pop	{r4, r5, pc}

00081798 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81798:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8179a:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
   8179e:	f2c0 5001 	movt	r0, #1281	; 0x501
   817a2:	f242 03ed 	movw	r3, #8429	; 0x20ed
   817a6:	f2c0 0308 	movt	r3, #8
   817aa:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   817ac:	f04f 0000 	mov.w	r0, #0
   817b0:	f04f 013e 	mov.w	r1, #62	; 0x3e
   817b4:	f641 42c5 	movw	r2, #7365	; 0x1cc5
   817b8:	f2c0 0208 	movt	r2, #8
   817bc:	4790      	blx	r2
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   817be:	f641 5435 	movw	r4, #7477	; 0x1d35
   817c2:	f2c0 0408 	movt	r4, #8
   817c6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   817c8:	2800      	cmp	r0, #0
   817ca:	d0fc      	beq.n	817c6 <sysclk_init+0x2e>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   817cc:	f641 5045 	movw	r0, #7493	; 0x1d45
   817d0:	f2c0 0008 	movt	r0, #8
   817d4:	4780      	blx	r0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   817d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   817da:	f2c4 010e 	movt	r1, #16398	; 0x400e
   817de:	f643 7301 	movw	r3, #16129	; 0x3f01
   817e2:	f2c2 030d 	movt	r3, #8205	; 0x200d
   817e6:	628b      	str	r3, [r1, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   817e8:	f641 5455 	movw	r4, #7509	; 0x1d55
   817ec:	f2c0 0408 	movt	r4, #8
   817f0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   817f2:	2800      	cmp	r0, #0
   817f4:	d0fc      	beq.n	817f0 <sysclk_init+0x58>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   817f6:	f04f 0010 	mov.w	r0, #16
   817fa:	f641 4225 	movw	r2, #7205	; 0x1c25
   817fe:	f2c0 0208 	movt	r2, #8
   81802:	4790      	blx	r2
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81804:	f641 7025 	movw	r0, #7973	; 0x1f25
   81808:	f2c0 0008 	movt	r0, #8
   8180c:	4780      	blx	r0
   8180e:	bd10      	pop	{r4, pc}

00081810 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81810:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81812:	f641 2350 	movw	r3, #6736	; 0x1a50
   81816:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8181a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8181e:	605a      	str	r2, [r3, #4]
   81820:	f04f 000b 	mov.w	r0, #11
   81824:	f641 5465 	movw	r4, #7525	; 0x1d65
   81828:	f2c0 0408 	movt	r4, #8
   8182c:	47a0      	blx	r4
   8182e:	f04f 000c 	mov.w	r0, #12
   81832:	47a0      	blx	r4
   81834:	f04f 000d 	mov.w	r0, #13
   81838:	47a0      	blx	r4
   8183a:	f04f 000e 	mov.w	r0, #14
   8183e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81840:	f04f 003b 	mov.w	r0, #59	; 0x3b
   81844:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81848:	f641 1499 	movw	r4, #6553	; 0x1999
   8184c:	f2c0 0408 	movt	r4, #8
   81850:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81852:	f04f 0055 	mov.w	r0, #85	; 0x55
   81856:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8185a:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8185c:	f04f 0056 	mov.w	r0, #86	; 0x56
   81860:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81864:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81866:	f04f 0068 	mov.w	r0, #104	; 0x68
   8186a:	f04f 0179 	mov.w	r1, #121	; 0x79
   8186e:	f6c2 0100 	movt	r1, #10240	; 0x2800
   81872:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81874:	f04f 005c 	mov.w	r0, #92	; 0x5c
   81878:	f04f 0101 	mov.w	r1, #1
   8187c:	f6c2 0100 	movt	r1, #10240	; 0x2800
   81880:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81882:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   81886:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8188a:	f44f 7140 	mov.w	r1, #768	; 0x300
   8188e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81892:	f641 2399 	movw	r3, #6809	; 0x1a99
   81896:	f2c0 0308 	movt	r3, #8
   8189a:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8189c:	f04f 002b 	mov.w	r0, #43	; 0x2b
   818a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   818a4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   818a6:	f04f 002a 	mov.w	r0, #42	; 0x2a
   818aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   818ae:	47a0      	blx	r4
   818b0:	bd10      	pop	{r4, pc}
   818b2:	bf00      	nop

000818b4 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   818b4:	b10a      	cbz	r2, 818ba <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
   818b6:	6641      	str	r1, [r0, #100]	; 0x64
   818b8:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
   818ba:	6601      	str	r1, [r0, #96]	; 0x60
   818bc:	4770      	bx	lr
   818be:	bf00      	nop

000818c0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   818c0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   818c2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   818c6:	d016      	beq.n	818f6 <pio_set_peripheral+0x36>
   818c8:	d804      	bhi.n	818d4 <pio_set_peripheral+0x14>
   818ca:	b1c9      	cbz	r1, 81900 <pio_set_peripheral+0x40>
   818cc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   818d0:	d115      	bne.n	818fe <pio_set_peripheral+0x3e>
   818d2:	e009      	b.n	818e8 <pio_set_peripheral+0x28>
   818d4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   818d8:	d012      	beq.n	81900 <pio_set_peripheral+0x40>
   818da:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   818de:	d00f      	beq.n	81900 <pio_set_peripheral+0x40>
   818e0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   818e4:	d10b      	bne.n	818fe <pio_set_peripheral+0x3e>
   818e6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   818e8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   818ea:	6f01      	ldr	r1, [r0, #112]	; 0x70
   818ec:	400b      	ands	r3, r1
   818ee:	ea23 0302 	bic.w	r3, r3, r2
   818f2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   818f4:	e003      	b.n	818fe <pio_set_peripheral+0x3e>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   818f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   818f8:	ea42 0103 	orr.w	r1, r2, r3
   818fc:	6701      	str	r1, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   818fe:	6042      	str	r2, [r0, #4]
   81900:	4770      	bx	lr
   81902:	bf00      	nop

00081904 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81904:	6441      	str	r1, [r0, #68]	; 0x44
   81906:	4770      	bx	lr

00081908 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8190a:	4604      	mov	r4, r0
   8190c:	460d      	mov	r5, r1
   8190e:	4616      	mov	r6, r2
   81910:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
   81912:	f641 1305 	movw	r3, #6405	; 0x1905
   81916:	f2c0 0308 	movt	r3, #8
   8191a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   8191c:	4620      	mov	r0, r4
   8191e:	4629      	mov	r1, r5
   81920:	9a06      	ldr	r2, [sp, #24]
   81922:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81926:	f2c0 0308 	movt	r3, #8
   8192a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8192c:	b10f      	cbz	r7, 81932 <pio_set_output+0x2a>
		p_pio->PIO_MDER = ul_mask;
   8192e:	6525      	str	r5, [r4, #80]	; 0x50
   81930:	e000      	b.n	81934 <pio_set_output+0x2c>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81932:	6565      	str	r5, [r4, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81934:	b10e      	cbz	r6, 8193a <pio_set_output+0x32>
		p_pio->PIO_SODR = ul_mask;
   81936:	6325      	str	r5, [r4, #48]	; 0x30
   81938:	e000      	b.n	8193c <pio_set_output+0x34>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8193a:	6365      	str	r5, [r4, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8193c:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
   8193e:	6025      	str	r5, [r4, #0]
   81940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81942:	bf00      	nop

00081944 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   81944:	b570      	push	{r4, r5, r6, lr}
   81946:	4604      	mov	r4, r0
   81948:	460d      	mov	r5, r1
   8194a:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
   8194c:	f641 1305 	movw	r3, #6405	; 0x1905
   81950:	f2c0 0308 	movt	r3, #8
   81954:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   81956:	4620      	mov	r0, r4
   81958:	4629      	mov	r1, r5
   8195a:	f006 0201 	and.w	r2, r6, #1
   8195e:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81962:	f2c0 0308 	movt	r3, #8
   81966:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81968:	f016 0f0a 	tst.w	r6, #10
		p_pio->PIO_IFER = ul_mask;
   8196c:	bf14      	ite	ne
   8196e:	6225      	strne	r5, [r4, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81970:	6265      	streq	r5, [r4, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81972:	f016 0f02 	tst.w	r6, #2
   81976:	d002      	beq.n	8197e <pio_set_input+0x3a>
		p_pio->PIO_SCIFSR = ul_mask;
   81978:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
   8197c:	e004      	b.n	81988 <pio_set_input+0x44>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8197e:	f016 0f08 	tst.w	r6, #8
			p_pio->PIO_SCIFSR = ul_mask;
   81982:	bf18      	it	ne
   81984:	f8c4 5080 	strne.w	r5, [r4, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81988:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
   8198a:	6025      	str	r5, [r4, #0]
   8198c:	bd70      	pop	{r4, r5, r6, pc}
   8198e:	bf00      	nop

00081990 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81990:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81992:	4770      	bx	lr

00081994 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81994:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81996:	4770      	bx	lr

00081998 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81998:	b5f0      	push	{r4, r5, r6, r7, lr}
   8199a:	b083      	sub	sp, #12
   8199c:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8199e:	ea4f 1650 	mov.w	r6, r0, lsr #5
   819a2:	f506 1100 	add.w	r1, r6, #2097152	; 0x200000
   819a6:	f201 7207 	addw	r2, r1, #1799	; 0x707
   819aa:	ea4f 2642 	mov.w	r6, r2, lsl #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   819ae:	f005 44f0 	and.w	r4, r5, #2013265920	; 0x78000000
   819b2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   819b6:	d042      	beq.n	81a3e <pio_configure_pin+0xa6>
   819b8:	d806      	bhi.n	819c8 <pio_configure_pin+0x30>
   819ba:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   819be:	d00a      	beq.n	819d6 <pio_configure_pin+0x3e>
   819c0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   819c4:	d164      	bne.n	81a90 <pio_configure_pin+0xf8>
   819c6:	e020      	b.n	81a0a <pio_configure_pin+0x72>
   819c8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   819cc:	d046      	beq.n	81a5c <pio_configure_pin+0xc4>
   819ce:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   819d2:	d15d      	bne.n	81a90 <pio_configure_pin+0xf8>
   819d4:	e042      	b.n	81a5c <pio_configure_pin+0xc4>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   819d6:	f000 071f 	and.w	r7, r0, #31
   819da:	f04f 0401 	mov.w	r4, #1
   819de:	fa04 f707 	lsl.w	r7, r4, r7
   819e2:	4630      	mov	r0, r6
   819e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   819e8:	463a      	mov	r2, r7
   819ea:	f641 03c1 	movw	r3, #6337	; 0x18c1
   819ee:	f2c0 0308 	movt	r3, #8
   819f2:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   819f4:	4630      	mov	r0, r6
   819f6:	4639      	mov	r1, r7
   819f8:	ea05 0204 	and.w	r2, r5, r4
   819fc:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81a00:	f2c0 0308 	movt	r3, #8
   81a04:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81a06:	4620      	mov	r0, r4
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   81a08:	e044      	b.n	81a94 <pio_configure_pin+0xfc>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81a0a:	f000 001f 	and.w	r0, r0, #31
   81a0e:	f04f 0401 	mov.w	r4, #1
   81a12:	fa04 f700 	lsl.w	r7, r4, r0
   81a16:	4630      	mov	r0, r6
   81a18:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81a1c:	463a      	mov	r2, r7
   81a1e:	f641 03c1 	movw	r3, #6337	; 0x18c1
   81a22:	f2c0 0308 	movt	r3, #8
   81a26:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   81a28:	4630      	mov	r0, r6
   81a2a:	4639      	mov	r1, r7
   81a2c:	ea05 0204 	and.w	r2, r5, r4
   81a30:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81a34:	f2c0 0308 	movt	r3, #8
   81a38:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81a3a:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   81a3c:	e02a      	b.n	81a94 <pio_configure_pin+0xfc>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81a3e:	f000 021f 	and.w	r2, r0, #31
   81a42:	f04f 0401 	mov.w	r4, #1
   81a46:	4630      	mov	r0, r6
   81a48:	fa04 f102 	lsl.w	r1, r4, r2
   81a4c:	462a      	mov	r2, r5
   81a4e:	f641 1345 	movw	r3, #6469	; 0x1945
   81a52:	f2c0 0308 	movt	r3, #8
   81a56:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81a58:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   81a5a:	e01b      	b.n	81a94 <pio_configure_pin+0xfc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81a5c:	f000 021f 	and.w	r2, r0, #31
   81a60:	f04f 0401 	mov.w	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81a64:	f005 5360 	and.w	r3, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81a68:	ea05 0104 	and.w	r1, r5, r4
   81a6c:	9100      	str	r1, [sp, #0]
   81a6e:	4630      	mov	r0, r6
   81a70:	fa04 f102 	lsl.w	r1, r4, r2
   81a74:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81a78:	bf14      	ite	ne
   81a7a:	2200      	movne	r2, #0
   81a7c:	2201      	moveq	r2, #1
   81a7e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81a82:	f641 1509 	movw	r5, #6409	; 0x1909
   81a86:	f2c0 0508 	movt	r5, #8
   81a8a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   81a8c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81a8e:	e001      	b.n	81a94 <pio_configure_pin+0xfc>

	default:
		return 0;
   81a90:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   81a94:	b003      	add	sp, #12
   81a96:	bdf0      	pop	{r4, r5, r6, r7, pc}

00081a98 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81a98:	b5f0      	push	{r4, r5, r6, r7, lr}
   81a9a:	b083      	sub	sp, #12
   81a9c:	4607      	mov	r7, r0
   81a9e:	460e      	mov	r6, r1
   81aa0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81aa2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   81aa6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   81aaa:	d036      	beq.n	81b1a <pio_configure_pin_group+0x82>
   81aac:	d806      	bhi.n	81abc <pio_configure_pin_group+0x24>
   81aae:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   81ab2:	d00a      	beq.n	81aca <pio_configure_pin_group+0x32>
   81ab4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81ab8:	d14d      	bne.n	81b56 <pio_configure_pin_group+0xbe>
   81aba:	e01a      	b.n	81af2 <pio_configure_pin_group+0x5a>
   81abc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81ac0:	d033      	beq.n	81b2a <pio_configure_pin_group+0x92>
   81ac2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   81ac6:	d146      	bne.n	81b56 <pio_configure_pin_group+0xbe>
   81ac8:	e02f      	b.n	81b2a <pio_configure_pin_group+0x92>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81aca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81ace:	4632      	mov	r2, r6
   81ad0:	f641 03c1 	movw	r3, #6337	; 0x18c1
   81ad4:	f2c0 0308 	movt	r3, #8
   81ad8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   81ada:	4638      	mov	r0, r7
   81adc:	4631      	mov	r1, r6
   81ade:	f005 0201 	and.w	r2, r5, #1
   81ae2:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81ae6:	f2c0 0308 	movt	r3, #8
   81aea:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81aec:	f04f 0001 	mov.w	r0, #1
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
   81af0:	e033      	b.n	81b5a <pio_configure_pin_group+0xc2>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81af2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81af6:	4632      	mov	r2, r6
   81af8:	f641 03c1 	movw	r3, #6337	; 0x18c1
   81afc:	f2c0 0308 	movt	r3, #8
   81b00:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   81b02:	4638      	mov	r0, r7
   81b04:	4631      	mov	r1, r6
   81b06:	f005 0201 	and.w	r2, r5, #1
   81b0a:	f641 03b5 	movw	r3, #6325	; 0x18b5
   81b0e:	f2c0 0308 	movt	r3, #8
   81b12:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81b14:	f04f 0001 	mov.w	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
   81b18:	e01f      	b.n	81b5a <pio_configure_pin_group+0xc2>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81b1a:	f641 1345 	movw	r3, #6469	; 0x1945
   81b1e:	f2c0 0308 	movt	r3, #8
   81b22:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81b24:	f04f 0001 	mov.w	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81b28:	e017      	b.n	81b5a <pio_configure_pin_group+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81b2a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81b2e:	f005 0001 	and.w	r0, r5, #1
   81b32:	9000      	str	r0, [sp, #0]
   81b34:	4638      	mov	r0, r7
   81b36:	4631      	mov	r1, r6
   81b38:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81b3c:	bf14      	ite	ne
   81b3e:	2200      	movne	r2, #0
   81b40:	2201      	moveq	r2, #1
   81b42:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81b46:	f641 1409 	movw	r4, #6409	; 0x1909
   81b4a:	f2c0 0408 	movt	r4, #8
   81b4e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81b50:	f04f 0001 	mov.w	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81b54:	e001      	b.n	81b5a <pio_configure_pin_group+0xc2>

	default:
		return 0;
   81b56:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   81b5a:	b003      	add	sp, #12
   81b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81b5e:	bf00      	nop

00081b60 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b62:	4604      	mov	r4, r0
   81b64:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81b66:	f641 1391 	movw	r3, #6545	; 0x1991
   81b6a:	f2c0 0308 	movt	r3, #8
   81b6e:	4798      	blx	r3
   81b70:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81b72:	4620      	mov	r0, r4
   81b74:	f641 1195 	movw	r1, #6549	; 0x1995
   81b78:	f2c0 0108 	movt	r1, #8
   81b7c:	4788      	blx	r1

	/* Check pending events */
	if (status != 0) {
   81b7e:	4005      	ands	r5, r0
   81b80:	d014      	beq.n	81bac <pio_handler_process+0x4c>
   81b82:	4c0b      	ldr	r4, [pc, #44]	; (81bb0 <pio_handler_process+0x50>)
 * \brief Process an interrupt request on the given PIO controller.
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
   81b84:	4627      	mov	r7, r4
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81b86:	f854 0c0c 	ldr.w	r0, [r4, #-12]
   81b8a:	42b0      	cmp	r0, r6
   81b8c:	d10a      	bne.n	81ba4 <pio_handler_process+0x44>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81b8e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   81b92:	4229      	tst	r1, r5
   81b94:	d006      	beq.n	81ba4 <pio_handler_process+0x44>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81b96:	6822      	ldr	r2, [r4, #0]
   81b98:	4630      	mov	r0, r6
   81b9a:	4790      	blx	r2
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81b9c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   81ba0:	ea25 0503 	bic.w	r5, r5, r3
   81ba4:	f104 0410 	add.w	r4, r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81ba8:	2d00      	cmp	r5, #0
   81baa:	d1eb      	bne.n	81b84 <pio_handler_process+0x24>
   81bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81bae:	bf00      	nop
   81bb0:	20078a24 	.word	0x20078a24

00081bb4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81bb4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81bb6:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   81bba:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81bbe:	f04f 010b 	mov.w	r1, #11
   81bc2:	f641 3361 	movw	r3, #7009	; 0x1b61
   81bc6:	f2c0 0308 	movt	r3, #8
   81bca:	4798      	blx	r3
   81bcc:	bd08      	pop	{r3, pc}
   81bce:	bf00      	nop

00081bd0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81bd0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81bd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   81bd6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81bda:	f04f 010c 	mov.w	r1, #12
   81bde:	f641 3361 	movw	r3, #7009	; 0x1b61
   81be2:	f2c0 0308 	movt	r3, #8
   81be6:	4798      	blx	r3
   81be8:	bd08      	pop	{r3, pc}
   81bea:	bf00      	nop

00081bec <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81bec:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81bee:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   81bf2:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81bf6:	f04f 010d 	mov.w	r1, #13
   81bfa:	f641 3361 	movw	r3, #7009	; 0x1b61
   81bfe:	f2c0 0308 	movt	r3, #8
   81c02:	4798      	blx	r3
   81c04:	bd08      	pop	{r3, pc}
   81c06:	bf00      	nop

00081c08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81c08:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81c0a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
   81c0e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81c12:	f04f 010e 	mov.w	r1, #14
   81c16:	f641 3361 	movw	r3, #7009	; 0x1b61
   81c1a:	f2c0 0308 	movt	r3, #8
   81c1e:	4798      	blx	r3
   81c20:	bd08      	pop	{r3, pc}
   81c22:	bf00      	nop

00081c24 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81c24:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81c28:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81c2e:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   81c32:	4308      	orrs	r0, r1
   81c34:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81c36:	6e98      	ldr	r0, [r3, #104]	; 0x68
   81c38:	f010 0f08 	tst.w	r0, #8
   81c3c:	d007      	beq.n	81c4e <pmc_switch_mck_to_pllack+0x2a>
   81c3e:	e010      	b.n	81c62 <pmc_switch_mck_to_pllack+0x3e>
   81c40:	f100 33ff 	add.w	r3, r0, #4294967295
   81c44:	6e90      	ldr	r0, [r2, #104]	; 0x68
   81c46:	f010 0f08 	tst.w	r0, #8
   81c4a:	d038      	beq.n	81cbe <pmc_switch_mck_to_pllack+0x9a>
   81c4c:	e009      	b.n	81c62 <pmc_switch_mck_to_pllack+0x3e>
   81c4e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81c52:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81c56:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81c5a:	6e91      	ldr	r1, [r2, #104]	; 0x68
   81c5c:	f011 0f08 	tst.w	r1, #8
   81c60:	d0ee      	beq.n	81c40 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81c62:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   81c66:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81c6a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   81c6c:	f022 0303 	bic.w	r3, r2, #3
   81c70:	f043 0002 	orr.w	r0, r3, #2
   81c74:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81c76:	6e89      	ldr	r1, [r1, #104]	; 0x68
   81c78:	f011 0f08 	tst.w	r1, #8
   81c7c:	d009      	beq.n	81c92 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81c7e:	f04f 0000 	mov.w	r0, #0
   81c82:	4770      	bx	lr
   81c84:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81c88:	6e91      	ldr	r1, [r2, #104]	; 0x68
   81c8a:	f011 0f08 	tst.w	r1, #8
   81c8e:	d013      	beq.n	81cb8 <pmc_switch_mck_to_pllack+0x94>
   81c90:	e009      	b.n	81ca6 <pmc_switch_mck_to_pllack+0x82>
   81c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81c96:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81c9a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81c9e:	6e90      	ldr	r0, [r2, #104]	; 0x68
   81ca0:	f010 0f08 	tst.w	r0, #8
   81ca4:	d0ee      	beq.n	81c84 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81ca6:	f04f 0000 	mov.w	r0, #0
   81caa:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81cac:	f04f 0001 	mov.w	r0, #1
   81cb0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81cb2:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
   81cb6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   81cb8:	3b01      	subs	r3, #1
   81cba:	d1f0      	bne.n	81c9e <pmc_switch_mck_to_pllack+0x7a>
   81cbc:	e7f9      	b.n	81cb2 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   81cbe:	1e58      	subs	r0, r3, #1
   81cc0:	d1cb      	bne.n	81c5a <pmc_switch_mck_to_pllack+0x36>
   81cc2:	e7f3      	b.n	81cac <pmc_switch_mck_to_pllack+0x88>

00081cc4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81cc4:	b188      	cbz	r0, 81cea <pmc_switch_mainck_to_xtal+0x26>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81cc6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   81cca:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81cce:	6a08      	ldr	r0, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   81cd0:	f64f 72fc 	movw	r2, #65532	; 0xfffc
   81cd4:	f6cf 62c8 	movt	r2, #65224	; 0xfec8
   81cd8:	4002      	ands	r2, r0
   81cda:	f04f 0302 	mov.w	r3, #2
   81cde:	f2c0 1337 	movt	r3, #311	; 0x137
   81ce2:	ea42 0003 	orr.w	r0, r2, r3
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81ce6:	6208      	str	r0, [r1, #32]
   81ce8:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81cea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81cee:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81cf2:	6a1a      	ldr	r2, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   81cf4:	f422 105c 	bic.w	r0, r2, #3604480	; 0x370000
   81cf8:	f020 0203 	bic.w	r2, r0, #3
   81cfc:	f442 105c 	orr.w	r0, r2, #3604480	; 0x370000
   81d00:	f040 0201 	orr.w	r2, r0, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81d04:	ea4f 6101 	mov.w	r1, r1, lsl #24
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   81d08:	ea42 4011 	orr.w	r0, r2, r1, lsr #16
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81d0c:	6218      	str	r0, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81d0e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81d12:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81d16:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81d18:	f013 0f01 	tst.w	r3, #1
   81d1c:	d0fb      	beq.n	81d16 <pmc_switch_mainck_to_xtal+0x52>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   81d1e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   81d22:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81d26:	6a08      	ldr	r0, [r1, #32]
   81d28:	f040 729b 	orr.w	r2, r0, #20316160	; 0x1360000
   81d2c:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
   81d30:	620b      	str	r3, [r1, #32]
   81d32:	4770      	bx	lr

00081d34 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81d34:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81d38:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d3c:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81d3e:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81d42:	4770      	bx	lr

00081d44 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81d44:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81d48:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d4c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81d50:	629a      	str	r2, [r3, #40]	; 0x28
   81d52:	4770      	bx	lr

00081d54 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81d54:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81d58:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81d5c:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81d5e:	f000 0002 	and.w	r0, r0, #2
   81d62:	4770      	bx	lr

00081d64 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81d64:	282c      	cmp	r0, #44	; 0x2c
   81d66:	d835      	bhi.n	81dd4 <pmc_enable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
   81d68:	281f      	cmp	r0, #31
   81d6a:	d817      	bhi.n	81d9c <pmc_enable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81d6c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   81d70:	f2c4 010e 	movt	r1, #16398	; 0x400e
   81d74:	698a      	ldr	r2, [r1, #24]
   81d76:	f04f 0301 	mov.w	r3, #1
   81d7a:	fa03 f300 	lsl.w	r3, r3, r0
   81d7e:	401a      	ands	r2, r3
   81d80:	4293      	cmp	r3, r2
   81d82:	d02a      	beq.n	81dda <pmc_enable_periph_clk+0x76>
			PMC->PMC_PCER0 = 1 << ul_id;
   81d84:	f04f 0101 	mov.w	r1, #1
   81d88:	fa01 f000 	lsl.w	r0, r1, r0
   81d8c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81d90:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81d94:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81d96:	f04f 0000 	mov.w	r0, #0
   81d9a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81d9c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81da0:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81da4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   81da8:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81dac:	f04f 0101 	mov.w	r1, #1
   81db0:	fa01 f100 	lsl.w	r1, r1, r0
   81db4:	400a      	ands	r2, r1
   81db6:	4291      	cmp	r1, r2
   81db8:	d012      	beq.n	81de0 <pmc_enable_periph_clk+0x7c>
			PMC->PMC_PCER1 = 1 << ul_id;
   81dba:	f04f 0301 	mov.w	r3, #1
   81dbe:	fa03 f000 	lsl.w	r0, r3, r0
   81dc2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81dc6:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81dca:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   81dce:	f04f 0000 	mov.w	r0, #0
   81dd2:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81dd4:	f04f 0001 	mov.w	r0, #1
   81dd8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81dda:	f04f 0000 	mov.w	r0, #0
   81dde:	4770      	bx	lr
   81de0:	f04f 0000 	mov.w	r0, #0
}
   81de4:	4770      	bx	lr
   81de6:	bf00      	nop

00081de8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81de8:	e7fe      	b.n	81de8 <Dummy_Handler>
   81dea:	bf00      	nop

00081dec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81dec:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81dee:	f240 0300 	movw	r3, #0
   81df2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81df6:	f644 22b8 	movw	r2, #19128	; 0x4ab8
   81dfa:	f2c0 0208 	movt	r2, #8
   81dfe:	429a      	cmp	r2, r3
   81e00:	d003      	beq.n	81e0a <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
   81e02:	4840      	ldr	r0, [pc, #256]	; (81f04 <Reset_Handler+0x118>)
   81e04:	4940      	ldr	r1, [pc, #256]	; (81f08 <Reset_Handler+0x11c>)
   81e06:	4281      	cmp	r1, r0
   81e08:	d304      	bcc.n	81e14 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81e0a:	4b40      	ldr	r3, [pc, #256]	; (81f0c <Reset_Handler+0x120>)
   81e0c:	4a40      	ldr	r2, [pc, #256]	; (81f10 <Reset_Handler+0x124>)
   81e0e:	429a      	cmp	r2, r3
   81e10:	d325      	bcc.n	81e5e <Reset_Handler+0x72>
   81e12:	e042      	b.n	81e9a <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   81e14:	4d3f      	ldr	r5, [pc, #252]	; (81f14 <Reset_Handler+0x128>)
   81e16:	4c40      	ldr	r4, [pc, #256]	; (81f18 <Reset_Handler+0x12c>)
   81e18:	1b63      	subs	r3, r4, r5
   81e1a:	f023 0503 	bic.w	r5, r3, #3
   81e1e:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81e22:	f240 0200 	movw	r2, #0
   81e26:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81e2a:	f644 21b8 	movw	r1, #19128	; 0x4ab8
   81e2e:	f2c0 0108 	movt	r1, #8
   81e32:	f105 0004 	add.w	r0, r5, #4
   81e36:	f3c5 0480 	ubfx	r4, r5, #2, #1
   81e3a:	585d      	ldr	r5, [r3, r1]
   81e3c:	509d      	str	r5, [r3, r2]
   81e3e:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81e42:	4283      	cmp	r3, r0
   81e44:	d155      	bne.n	81ef2 <Reset_Handler+0x106>
   81e46:	e7e0      	b.n	81e0a <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
   81e48:	585d      	ldr	r5, [r3, r1]
   81e4a:	509d      	str	r5, [r3, r2]
   81e4c:	f103 0304 	add.w	r3, r3, #4
   81e50:	585c      	ldr	r4, [r3, r1]
   81e52:	509c      	str	r4, [r3, r2]
   81e54:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81e58:	4283      	cmp	r3, r0
   81e5a:	d1f5      	bne.n	81e48 <Reset_Handler+0x5c>
   81e5c:	e7d5      	b.n	81e0a <Reset_Handler+0x1e>
   81e5e:	4d2f      	ldr	r5, [pc, #188]	; (81f1c <Reset_Handler+0x130>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   81e60:	492f      	ldr	r1, [pc, #188]	; (81f20 <Reset_Handler+0x134>)
   81e62:	1b48      	subs	r0, r1, r5
   81e64:	f020 0403 	bic.w	r4, r0, #3
   81e68:	f640 03d0 	movw	r3, #2256	; 0x8d0
   81e6c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81e70:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81e72:	f04f 0100 	mov.w	r1, #0
   81e76:	1b50      	subs	r0, r2, r5
   81e78:	f1a0 0004 	sub.w	r0, r0, #4
   81e7c:	f3c0 0480 	ubfx	r4, r0, #2, #1
   81e80:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81e84:	4295      	cmp	r5, r2
   81e86:	d12d      	bne.n	81ee4 <Reset_Handler+0xf8>
   81e88:	e007      	b.n	81e9a <Reset_Handler+0xae>
   81e8a:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
   81e8e:	6069      	str	r1, [r5, #4]
   81e90:	f105 0508 	add.w	r5, r5, #8
   81e94:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81e96:	4295      	cmp	r5, r2
   81e98:	d1f7      	bne.n	81e8a <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81e9a:	f240 0500 	movw	r5, #0
   81e9e:	f2c0 0508 	movt	r5, #8
   81ea2:	f025 4260 	bic.w	r2, r5, #3758096384	; 0xe0000000
   81ea6:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   81eaa:	f44f 406d 	mov.w	r0, #60672	; 0xed00
   81eae:	f2ce 0000 	movt	r0, #57344	; 0xe000
   81eb2:	6081      	str	r1, [r0, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81eb4:	f105 4460 	add.w	r4, r5, #3758096384	; 0xe0000000
   81eb8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
   81ebc:	d207      	bcs.n	81ece <Reset_Handler+0xe2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81ebe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
   81ec2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   81ec6:	689d      	ldr	r5, [r3, #8]
   81ec8:	f045 5200 	orr.w	r2, r5, #536870912	; 0x20000000
   81ecc:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81ece:	f242 21cd 	movw	r1, #8909	; 0x22cd
   81ed2:	f2c0 0108 	movt	r1, #8
   81ed6:	4788      	blx	r1

	/* Branch to main function */
	main();
   81ed8:	f241 6061 	movw	r0, #5729	; 0x1661
   81edc:	f2c0 0008 	movt	r0, #8
   81ee0:	4780      	blx	r0
   81ee2:	e7fe      	b.n	81ee2 <Reset_Handler+0xf6>
   81ee4:	2c00      	cmp	r4, #0
   81ee6:	d0d0      	beq.n	81e8a <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81ee8:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81eec:	4295      	cmp	r5, r2
   81eee:	d1cc      	bne.n	81e8a <Reset_Handler+0x9e>
   81ef0:	e7d3      	b.n	81e9a <Reset_Handler+0xae>
   81ef2:	2c00      	cmp	r4, #0
   81ef4:	d0a8      	beq.n	81e48 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81ef6:	585c      	ldr	r4, [r3, r1]
   81ef8:	509c      	str	r4, [r3, r2]
   81efa:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81efe:	4283      	cmp	r3, r0
   81f00:	d1a2      	bne.n	81e48 <Reset_Handler+0x5c>
   81f02:	e782      	b.n	81e0a <Reset_Handler+0x1e>
   81f04:	200708d0 	.word	0x200708d0
   81f08:	20070000 	.word	0x20070000
   81f0c:	20078ad0 	.word	0x20078ad0
   81f10:	200708d0 	.word	0x200708d0
   81f14:	20070004 	.word	0x20070004
   81f18:	200708d3 	.word	0x200708d3
   81f1c:	200708cc 	.word	0x200708cc
   81f20:	20078acb 	.word	0x20078acb

00081f24 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81f24:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81f28:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81f2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
   81f2e:	f000 0103 	and.w	r1, r0, #3
   81f32:	2903      	cmp	r1, #3
   81f34:	f200 80b1 	bhi.w	8209a <SystemCoreClockUpdate+0x176>
   81f38:	e8df f001 	tbb	[pc, r1]
   81f3c:	4f4f1402 	.word	0x4f4f1402
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81f40:	f641 2010 	movw	r0, #6672	; 0x1a10
   81f44:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81f48:	6941      	ldr	r1, [r0, #20]
   81f4a:	f011 0f80 	tst.w	r1, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81f4e:	f240 030c 	movw	r3, #12
   81f52:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81f56:	bf14      	ite	ne
   81f58:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81f5c:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81f60:	601a      	str	r2, [r3, #0]
   81f62:	e09a      	b.n	8209a <SystemCoreClockUpdate+0x176>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81f64:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81f68:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81f6c:	6a18      	ldr	r0, [r3, #32]
   81f6e:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   81f72:	d009      	beq.n	81f88 <SystemCoreClockUpdate+0x64>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81f74:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   81f78:	f2c0 03b7 	movt	r3, #183	; 0xb7
   81f7c:	f240 020c 	movw	r2, #12
   81f80:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81f84:	6013      	str	r3, [r2, #0]
   81f86:	e088      	b.n	8209a <SystemCoreClockUpdate+0x176>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81f88:	f44f 6110 	mov.w	r1, #2304	; 0x900
   81f8c:	f2c0 013d 	movt	r1, #61	; 0x3d
   81f90:	f240 020c 	movw	r2, #12
   81f94:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81f98:	6011      	str	r1, [r2, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81f9a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   81f9e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81fa2:	6a18      	ldr	r0, [r3, #32]
   81fa4:	f000 0170 	and.w	r1, r0, #112	; 0x70
   81fa8:	2910      	cmp	r1, #16
   81faa:	d002      	beq.n	81fb2 <SystemCoreClockUpdate+0x8e>
   81fac:	2920      	cmp	r1, #32
   81fae:	d174      	bne.n	8209a <SystemCoreClockUpdate+0x176>
   81fb0:	e009      	b.n	81fc6 <SystemCoreClockUpdate+0xa2>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81fb2:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   81fb6:	f2c0 007a 	movt	r0, #122	; 0x7a
   81fba:	f240 010c 	movw	r1, #12
   81fbe:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81fc2:	6008      	str	r0, [r1, #0]
				break;
   81fc4:	e069      	b.n	8209a <SystemCoreClockUpdate+0x176>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81fc6:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   81fca:	f2c0 03b7 	movt	r3, #183	; 0xb7
   81fce:	f240 020c 	movw	r2, #12
   81fd2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81fd6:	6013      	str	r3, [r2, #0]
				break;
   81fd8:	e05f      	b.n	8209a <SystemCoreClockUpdate+0x176>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81fda:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   81fde:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81fe2:	6a13      	ldr	r3, [r2, #32]
   81fe4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81fe8:	d009      	beq.n	81ffe <SystemCoreClockUpdate+0xda>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81fea:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   81fee:	f2c0 01b7 	movt	r1, #183	; 0xb7
   81ff2:	f240 020c 	movw	r2, #12
   81ff6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81ffa:	6011      	str	r1, [r2, #0]
   81ffc:	e027      	b.n	8204e <SystemCoreClockUpdate+0x12a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81ffe:	f44f 6010 	mov.w	r0, #2304	; 0x900
   82002:	f2c0 003d 	movt	r0, #61	; 0x3d
   82006:	f240 010c 	movw	r1, #12
   8200a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8200e:	6008      	str	r0, [r1, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82010:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   82014:	f2c4 020e 	movt	r2, #16398	; 0x400e
   82018:	6a13      	ldr	r3, [r2, #32]
   8201a:	f003 0070 	and.w	r0, r3, #112	; 0x70
   8201e:	2810      	cmp	r0, #16
   82020:	d002      	beq.n	82028 <SystemCoreClockUpdate+0x104>
   82022:	2820      	cmp	r0, #32
   82024:	d113      	bne.n	8204e <SystemCoreClockUpdate+0x12a>
   82026:	e009      	b.n	8203c <SystemCoreClockUpdate+0x118>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82028:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   8202c:	f2c0 037a 	movt	r3, #122	; 0x7a
   82030:	f240 000c 	movw	r0, #12
   82034:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82038:	6003      	str	r3, [r0, #0]
				break;
   8203a:	e008      	b.n	8204e <SystemCoreClockUpdate+0x12a>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8203c:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   82040:	f2c0 01b7 	movt	r1, #183	; 0xb7
   82044:	f240 020c 	movw	r2, #12
   82048:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8204c:	6011      	str	r1, [r2, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8204e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   82052:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82056:	6b18      	ldr	r0, [r3, #48]	; 0x30
   82058:	f000 0103 	and.w	r1, r0, #3
   8205c:	2902      	cmp	r1, #2
   8205e:	d113      	bne.n	82088 <SystemCoreClockUpdate+0x164>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82060:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   82064:	f2c4 010e 	movt	r1, #16398	; 0x400e
   82068:	6a88      	ldr	r0, [r1, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8206a:	6a89      	ldr	r1, [r1, #40]	; 0x28
   8206c:	f240 030c 	movw	r3, #12
   82070:	f2c2 0307 	movt	r3, #8199	; 0x2007
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82074:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82078:	681a      	ldr	r2, [r3, #0]
   8207a:	fb00 2002 	mla	r0, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8207e:	b2c9      	uxtb	r1, r1
   82080:	fbb0 f2f1 	udiv	r2, r0, r1
   82084:	601a      	str	r2, [r3, #0]
   82086:	e008      	b.n	8209a <SystemCoreClockUpdate+0x176>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82088:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
   8208c:	f6c0 634e 	movt	r3, #3662	; 0xe4e
   82090:	f240 020c 	movw	r2, #12
   82094:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82098:	6013      	str	r3, [r2, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8209a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8209e:	f2c4 020e 	movt	r2, #16398	; 0x400e
   820a2:	6b10      	ldr	r0, [r2, #48]	; 0x30
   820a4:	f000 0170 	and.w	r1, r0, #112	; 0x70
   820a8:	2970      	cmp	r1, #112	; 0x70
   820aa:	d10e      	bne.n	820ca <SystemCoreClockUpdate+0x1a6>
		SystemCoreClock /= 3U;
   820ac:	f240 030c 	movw	r3, #12
   820b0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   820b4:	6818      	ldr	r0, [r3, #0]
   820b6:	f64a 22ab 	movw	r2, #43691	; 0xaaab
   820ba:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
   820be:	fba2 0100 	umull	r0, r1, r2, r0
   820c2:	ea4f 0051 	mov.w	r0, r1, lsr #1
   820c6:	6018      	str	r0, [r3, #0]
   820c8:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   820ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   820ce:	f2c4 030e 	movt	r3, #16398	; 0x400e
   820d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   820d4:	f240 000c 	movw	r0, #12
   820d8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   820dc:	f3c2 1102 	ubfx	r1, r2, #4, #3
   820e0:	6803      	ldr	r3, [r0, #0]
   820e2:	fa23 f301 	lsr.w	r3, r3, r1
   820e6:	6003      	str	r3, [r0, #0]
   820e8:	4770      	bx	lr
   820ea:	bf00      	nop

000820ec <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   820ec:	f64e 23bf 	movw	r3, #60095	; 0xeabf
   820f0:	f2c0 1321 	movt	r3, #289	; 0x121
   820f4:	4298      	cmp	r0, r3
   820f6:	d80c      	bhi.n	82112 <system_init_flash+0x26>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   820f8:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   820fc:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82100:	f04f 0000 	mov.w	r0, #0
   82104:	6018      	str	r0, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   82106:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   8210a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8210e:	6008      	str	r0, [r1, #0]
   82110:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   82112:	f24f 017f 	movw	r1, #61567	; 0xf07f
   82116:	f2c0 21fa 	movt	r1, #762	; 0x2fa
   8211a:	4288      	cmp	r0, r1
   8211c:	d80c      	bhi.n	82138 <system_init_flash+0x4c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   8211e:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   82122:	f2c4 000e 	movt	r0, #16398	; 0x400e
   82126:	f44f 7180 	mov.w	r1, #256	; 0x100
   8212a:	6001      	str	r1, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8212c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
   82130:	f2c4 020e 	movt	r2, #16398	; 0x400e
   82134:	6011      	str	r1, [r2, #0]
   82136:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   82138:	f648 73ff 	movw	r3, #36863	; 0x8fff
   8213c:	f2c0 33d0 	movt	r3, #976	; 0x3d0
   82140:	4298      	cmp	r0, r3
   82142:	d80c      	bhi.n	8215e <system_init_flash+0x72>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   82144:	f44f 6120 	mov.w	r1, #2560	; 0xa00
   82148:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8214c:	f44f 7200 	mov.w	r2, #512	; 0x200
   82150:	600a      	str	r2, [r1, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   82152:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   82156:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8215a:	601a      	str	r2, [r3, #0]
   8215c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   8215e:	f24b 31ff 	movw	r1, #46079	; 0xb3ff
   82162:	f2c0 41c4 	movt	r1, #1220	; 0x4c4
   82166:	4288      	cmp	r0, r1
   82168:	d80c      	bhi.n	82184 <system_init_flash+0x98>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8216a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   8216e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   82172:	f44f 7240 	mov.w	r2, #768	; 0x300
   82176:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   82178:	f44f 6040 	mov.w	r0, #3072	; 0xc00
   8217c:	f2c4 000e 	movt	r0, #16398	; 0x400e
   82180:	6002      	str	r2, [r0, #0]
   82182:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   82184:	f644 237f 	movw	r3, #19071	; 0x4a7f
   82188:	f2c0 535d 	movt	r3, #1373	; 0x55d
   8218c:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   8218e:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   82192:	f2c4 000e 	movt	r0, #16398	; 0x400e
   82196:	bf94      	ite	ls
   82198:	f44f 6280 	movls.w	r2, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   8219c:	f44f 62a0 	movhi.w	r2, #1280	; 0x500
   821a0:	6002      	str	r2, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   821a2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   821a6:	f2c4 010e 	movt	r1, #16398	; 0x400e
   821aa:	600a      	str	r2, [r1, #0]
   821ac:	4770      	bx	lr
   821ae:	bf00      	nop

000821b0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   821b0:	f648 2388 	movw	r3, #35464	; 0x8a88
   821b4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   821b8:	6819      	ldr	r1, [r3, #0]
   821ba:	b941      	cbnz	r1, 821ce <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
   821bc:	f648 2388 	movw	r3, #35464	; 0x8a88
   821c0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   821c4:	f64a 22d0 	movw	r2, #43728	; 0xaad0
   821c8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   821cc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   821ce:	f648 2188 	movw	r1, #35464	; 0x8a88
   821d2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   821d6:	680b      	ldr	r3, [r1, #0]

	heap += incr;
   821d8:	1818      	adds	r0, r3, r0
   821da:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
   821dc:	4618      	mov	r0, r3
   821de:	4770      	bx	lr

000821e0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   821e0:	f04f 30ff 	mov.w	r0, #4294967295
   821e4:	4770      	bx	lr
   821e6:	bf00      	nop

000821e8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   821e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   821ec:	604b      	str	r3, [r1, #4]

	return 0;
}
   821ee:	f04f 0000 	mov.w	r0, #0
   821f2:	4770      	bx	lr

000821f4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   821f4:	f04f 0001 	mov.w	r0, #1
   821f8:	4770      	bx	lr
   821fa:	bf00      	nop

000821fc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   821fc:	f04f 0000 	mov.w	r0, #0
   82200:	4770      	bx	lr
   82202:	bf00      	nop

00082204 <__register_exitproc>:
   82204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82208:	4698      	mov	r8, r3
   8220a:	4b23      	ldr	r3, [pc, #140]	; (82298 <__register_exitproc+0x94>)
   8220c:	4606      	mov	r6, r0
   8220e:	681c      	ldr	r4, [r3, #0]
   82210:	460f      	mov	r7, r1
   82212:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
   82216:	4691      	mov	r9, r2
   82218:	b918      	cbnz	r0, 82222 <__register_exitproc+0x1e>
   8221a:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   8221e:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   82222:	6841      	ldr	r1, [r0, #4]
   82224:	291f      	cmp	r1, #31
   82226:	dd16      	ble.n	82256 <__register_exitproc+0x52>
   82228:	481c      	ldr	r0, [pc, #112]	; (8229c <__register_exitproc+0x98>)
   8222a:	b918      	cbnz	r0, 82234 <__register_exitproc+0x30>
   8222c:	f04f 30ff 	mov.w	r0, #4294967295
   82230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82234:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82238:	f001 fb50 	bl	838dc <malloc>
   8223c:	2800      	cmp	r0, #0
   8223e:	d0f5      	beq.n	8222c <__register_exitproc+0x28>
   82240:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
   82244:	2500      	movs	r5, #0
   82246:	6045      	str	r5, [r0, #4]
   82248:	6002      	str	r2, [r0, #0]
   8224a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   8224e:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
   82252:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
   82256:	b1b6      	cbz	r6, 82286 <__register_exitproc+0x82>
   82258:	6844      	ldr	r4, [r0, #4]
   8225a:	2201      	movs	r2, #1
   8225c:	fa02 f204 	lsl.w	r2, r2, r4
   82260:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
   82264:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   82268:	4311      	orrs	r1, r2
   8226a:	2e02      	cmp	r6, #2
   8226c:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
   82270:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
   82274:	461c      	mov	r4, r3
   82276:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
   8227a:	d104      	bne.n	82286 <__register_exitproc+0x82>
   8227c:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
   82280:	431a      	orrs	r2, r3
   82282:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
   82286:	6841      	ldr	r1, [r0, #4]
   82288:	1c8b      	adds	r3, r1, #2
   8228a:	1c4a      	adds	r2, r1, #1
   8228c:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
   82290:	6042      	str	r2, [r0, #4]
   82292:	2000      	movs	r0, #0
   82294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82298:	00084a3c 	.word	0x00084a3c
   8229c:	000838dd 	.word	0x000838dd

000822a0 <__libc_fini_array>:
   822a0:	b570      	push	{r4, r5, r6, lr}
   822a2:	4b08      	ldr	r3, [pc, #32]	; (822c4 <__libc_fini_array+0x24>)
   822a4:	4c08      	ldr	r4, [pc, #32]	; (822c8 <__libc_fini_array+0x28>)
   822a6:	2500      	movs	r5, #0
   822a8:	1ae0      	subs	r0, r4, r3
   822aa:	1084      	asrs	r4, r0, #2
   822ac:	eb03 0684 	add.w	r6, r3, r4, lsl #2
   822b0:	3d04      	subs	r5, #4
   822b2:	b11c      	cbz	r4, 822bc <__libc_fini_array+0x1c>
   822b4:	5972      	ldr	r2, [r6, r5]
   822b6:	4790      	blx	r2
   822b8:	3c01      	subs	r4, #1
   822ba:	e7f9      	b.n	822b0 <__libc_fini_array+0x10>
   822bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   822c0:	f002 bbee 	b.w	84aa0 <_fini>
   822c4:	00084aac 	.word	0x00084aac
   822c8:	00084ab0 	.word	0x00084ab0

000822cc <__libc_init_array>:
   822cc:	b538      	push	{r3, r4, r5, lr}
   822ce:	4d0e      	ldr	r5, [pc, #56]	; (82308 <__libc_init_array+0x3c>)
   822d0:	4b0e      	ldr	r3, [pc, #56]	; (8230c <__libc_init_array+0x40>)
   822d2:	2400      	movs	r4, #0
   822d4:	1ae8      	subs	r0, r5, r3
   822d6:	1085      	asrs	r5, r0, #2
   822d8:	42ac      	cmp	r4, r5
   822da:	d005      	beq.n	822e8 <__libc_init_array+0x1c>
   822dc:	490b      	ldr	r1, [pc, #44]	; (8230c <__libc_init_array+0x40>)
   822de:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
   822e2:	4790      	blx	r2
   822e4:	3401      	adds	r4, #1
   822e6:	e7f7      	b.n	822d8 <__libc_init_array+0xc>
   822e8:	f002 fbd0 	bl	84a8c <_init>
   822ec:	4908      	ldr	r1, [pc, #32]	; (82310 <__libc_init_array+0x44>)
   822ee:	4a09      	ldr	r2, [pc, #36]	; (82314 <__libc_init_array+0x48>)
   822f0:	1a54      	subs	r4, r2, r1
   822f2:	10a5      	asrs	r5, r4, #2
   822f4:	2400      	movs	r4, #0
   822f6:	42ac      	cmp	r4, r5
   822f8:	d005      	beq.n	82306 <__libc_init_array+0x3a>
   822fa:	4b05      	ldr	r3, [pc, #20]	; (82310 <__libc_init_array+0x44>)
   822fc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82300:	4780      	blx	r0
   82302:	3401      	adds	r4, #1
   82304:	e7f7      	b.n	822f6 <__libc_init_array+0x2a>
   82306:	bd38      	pop	{r3, r4, r5, pc}
   82308:	00084a98 	.word	0x00084a98
   8230c:	00084a98 	.word	0x00084a98
   82310:	00084a98 	.word	0x00084a98
   82314:	00084aa0 	.word	0x00084aa0

00082318 <iprintf>:
   82318:	b40f      	push	{r0, r1, r2, r3}
   8231a:	b507      	push	{r0, r1, r2, lr}
   8231c:	4906      	ldr	r1, [pc, #24]	; (82338 <iprintf+0x20>)
   8231e:	ab04      	add	r3, sp, #16
   82320:	6808      	ldr	r0, [r1, #0]
   82322:	f853 2b04 	ldr.w	r2, [r3], #4
   82326:	6881      	ldr	r1, [r0, #8]
   82328:	9301      	str	r3, [sp, #4]
   8232a:	f000 f8e1 	bl	824f0 <_vfiprintf_r>
   8232e:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
   82332:	b004      	add	sp, #16
   82334:	4770      	bx	lr
   82336:	bf00      	nop
   82338:	20070010 	.word	0x20070010

0008233c <_iprintf_r>:
   8233c:	b40e      	push	{r1, r2, r3}
   8233e:	b503      	push	{r0, r1, lr}
   82340:	ab03      	add	r3, sp, #12
   82342:	f853 2b04 	ldr.w	r2, [r3], #4
   82346:	6881      	ldr	r1, [r0, #8]
   82348:	9301      	str	r3, [sp, #4]
   8234a:	f000 f8d1 	bl	824f0 <_vfiprintf_r>
   8234e:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
   82352:	b003      	add	sp, #12
   82354:	4770      	bx	lr
   82356:	bf00      	nop

00082358 <memcpy>:
   82358:	b510      	push	{r4, lr}
   8235a:	2300      	movs	r3, #0
   8235c:	4293      	cmp	r3, r2
   8235e:	d003      	beq.n	82368 <memcpy+0x10>
   82360:	5ccc      	ldrb	r4, [r1, r3]
   82362:	54c4      	strb	r4, [r0, r3]
   82364:	3301      	adds	r3, #1
   82366:	e7f9      	b.n	8235c <memcpy+0x4>
   82368:	bd10      	pop	{r4, pc}

0008236a <memset>:
   8236a:	1882      	adds	r2, r0, r2
   8236c:	4603      	mov	r3, r0
   8236e:	4293      	cmp	r3, r2
   82370:	d002      	beq.n	82378 <memset+0xe>
   82372:	f803 1b01 	strb.w	r1, [r3], #1
   82376:	e7fa      	b.n	8236e <memset+0x4>
   82378:	4770      	bx	lr

0008237a <setbuf>:
   8237a:	2900      	cmp	r1, #0
   8237c:	bf0c      	ite	eq
   8237e:	2202      	moveq	r2, #2
   82380:	2200      	movne	r2, #0
   82382:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82386:	f000 b801 	b.w	8238c <setvbuf>
	...

0008238c <setvbuf>:
   8238c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82390:	461d      	mov	r5, r3
   82392:	4b37      	ldr	r3, [pc, #220]	; (82470 <setvbuf+0xe4>)
   82394:	4604      	mov	r4, r0
   82396:	6818      	ldr	r0, [r3, #0]
   82398:	460e      	mov	r6, r1
   8239a:	4617      	mov	r7, r2
   8239c:	4698      	mov	r8, r3
   8239e:	b118      	cbz	r0, 823a8 <setvbuf+0x1c>
   823a0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   823a2:	b90a      	cbnz	r2, 823a8 <setvbuf+0x1c>
   823a4:	f000 fe58 	bl	83058 <__sinit>
   823a8:	2f02      	cmp	r7, #2
   823aa:	d85d      	bhi.n	82468 <setvbuf+0xdc>
   823ac:	2d00      	cmp	r5, #0
   823ae:	db5b      	blt.n	82468 <setvbuf+0xdc>
   823b0:	4621      	mov	r1, r4
   823b2:	f8d8 0000 	ldr.w	r0, [r8]
   823b6:	f000 fd5d 	bl	82e74 <_fflush_r>
   823ba:	89a1      	ldrh	r1, [r4, #12]
   823bc:	2000      	movs	r0, #0
   823be:	f001 0380 	and.w	r3, r1, #128	; 0x80
   823c2:	b21a      	sxth	r2, r3
   823c4:	6060      	str	r0, [r4, #4]
   823c6:	61a0      	str	r0, [r4, #24]
   823c8:	b122      	cbz	r2, 823d4 <setvbuf+0x48>
   823ca:	4829      	ldr	r0, [pc, #164]	; (82470 <setvbuf+0xe4>)
   823cc:	6921      	ldr	r1, [r4, #16]
   823ce:	6800      	ldr	r0, [r0, #0]
   823d0:	f000 ff80 	bl	832d4 <_free_r>
   823d4:	89a1      	ldrh	r1, [r4, #12]
   823d6:	2f02      	cmp	r7, #2
   823d8:	f021 0383 	bic.w	r3, r1, #131	; 0x83
   823dc:	81a3      	strh	r3, [r4, #12]
   823de:	d012      	beq.n	82406 <setvbuf+0x7a>
   823e0:	bb36      	cbnz	r6, 82430 <setvbuf+0xa4>
   823e2:	2d00      	cmp	r5, #0
   823e4:	bf08      	it	eq
   823e6:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   823ea:	4628      	mov	r0, r5
   823ec:	f001 fa76 	bl	838dc <malloc>
   823f0:	4606      	mov	r6, r0
   823f2:	b9c8      	cbnz	r0, 82428 <setvbuf+0x9c>
   823f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
   823f8:	f001 fa70 	bl	838dc <malloc>
   823fc:	4606      	mov	r6, r0
   823fe:	b988      	cbnz	r0, 82424 <setvbuf+0x98>
   82400:	f04f 30ff 	mov.w	r0, #4294967295
   82404:	e000      	b.n	82408 <setvbuf+0x7c>
   82406:	2000      	movs	r0, #0
   82408:	89a1      	ldrh	r1, [r4, #12]
   8240a:	2200      	movs	r2, #0
   8240c:	f041 0302 	orr.w	r3, r1, #2
   82410:	81a3      	strh	r3, [r4, #12]
   82412:	f104 0143 	add.w	r1, r4, #67	; 0x43
   82416:	2301      	movs	r3, #1
   82418:	60a2      	str	r2, [r4, #8]
   8241a:	6021      	str	r1, [r4, #0]
   8241c:	6121      	str	r1, [r4, #16]
   8241e:	6163      	str	r3, [r4, #20]
   82420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82424:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82428:	89a2      	ldrh	r2, [r4, #12]
   8242a:	f042 0080 	orr.w	r0, r2, #128	; 0x80
   8242e:	81a0      	strh	r0, [r4, #12]
   82430:	2f01      	cmp	r7, #1
   82432:	d105      	bne.n	82440 <setvbuf+0xb4>
   82434:	89a1      	ldrh	r1, [r4, #12]
   82436:	426a      	negs	r2, r5
   82438:	f041 0301 	orr.w	r3, r1, #1
   8243c:	81a3      	strh	r3, [r4, #12]
   8243e:	61a2      	str	r2, [r4, #24]
   82440:	480b      	ldr	r0, [pc, #44]	; (82470 <setvbuf+0xe4>)
   82442:	89a2      	ldrh	r2, [r4, #12]
   82444:	6801      	ldr	r1, [r0, #0]
   82446:	4b0b      	ldr	r3, [pc, #44]	; (82474 <setvbuf+0xe8>)
   82448:	f002 0008 	and.w	r0, r2, #8
   8244c:	b200      	sxth	r0, r0
   8244e:	63cb      	str	r3, [r1, #60]	; 0x3c
   82450:	6026      	str	r6, [r4, #0]
   82452:	6126      	str	r6, [r4, #16]
   82454:	6165      	str	r5, [r4, #20]
   82456:	b148      	cbz	r0, 8246c <setvbuf+0xe0>
   82458:	f012 0f03 	tst.w	r2, #3
   8245c:	bf18      	it	ne
   8245e:	2500      	movne	r5, #0
   82460:	60a5      	str	r5, [r4, #8]
   82462:	2000      	movs	r0, #0
   82464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82468:	f04f 30ff 	mov.w	r0, #4294967295
   8246c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82470:	20070010 	.word	0x20070010
   82474:	00082fcd 	.word	0x00082fcd

00082478 <strlen>:
   82478:	4603      	mov	r3, r0
   8247a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8247e:	2a00      	cmp	r2, #0
   82480:	d1fb      	bne.n	8247a <strlen+0x2>
   82482:	1a18      	subs	r0, r3, r0
   82484:	3801      	subs	r0, #1
   82486:	4770      	bx	lr

00082488 <__sprint_r>:
   82488:	6893      	ldr	r3, [r2, #8]
   8248a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8248e:	4681      	mov	r9, r0
   82490:	460f      	mov	r7, r1
   82492:	4614      	mov	r4, r2
   82494:	b91b      	cbnz	r3, 8249e <__sprint_r+0x16>
   82496:	6053      	str	r3, [r2, #4]
   82498:	4618      	mov	r0, r3
   8249a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8249e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   824a0:	049b      	lsls	r3, r3, #18
   824a2:	d51e      	bpl.n	824e2 <__sprint_r+0x5a>
   824a4:	6815      	ldr	r5, [r2, #0]
   824a6:	68a0      	ldr	r0, [r4, #8]
   824a8:	3508      	adds	r5, #8
   824aa:	b1c8      	cbz	r0, 824e0 <__sprint_r+0x58>
   824ac:	f855 1c04 	ldr.w	r1, [r5, #-4]
   824b0:	f855 ac08 	ldr.w	sl, [r5, #-8]
   824b4:	ea4f 0891 	mov.w	r8, r1, lsr #2
   824b8:	2600      	movs	r6, #0
   824ba:	4546      	cmp	r6, r8
   824bc:	da09      	bge.n	824d2 <__sprint_r+0x4a>
   824be:	4648      	mov	r0, r9
   824c0:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
   824c4:	463a      	mov	r2, r7
   824c6:	f000 fe43 	bl	83150 <_fputwc_r>
   824ca:	1c43      	adds	r3, r0, #1
   824cc:	d00b      	beq.n	824e6 <__sprint_r+0x5e>
   824ce:	3601      	adds	r6, #1
   824d0:	e7f3      	b.n	824ba <__sprint_r+0x32>
   824d2:	68a2      	ldr	r2, [r4, #8]
   824d4:	ea4f 0888 	mov.w	r8, r8, lsl #2
   824d8:	ebc8 0302 	rsb	r3, r8, r2
   824dc:	60a3      	str	r3, [r4, #8]
   824de:	e7e2      	b.n	824a6 <__sprint_r+0x1e>
   824e0:	e001      	b.n	824e6 <__sprint_r+0x5e>
   824e2:	f000 ffad 	bl	83440 <__sfvwrite_r>
   824e6:	2100      	movs	r1, #0
   824e8:	60a1      	str	r1, [r4, #8]
   824ea:	6061      	str	r1, [r4, #4]
   824ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000824f0 <_vfiprintf_r>:
   824f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824f4:	4689      	mov	r9, r1
   824f6:	b0a9      	sub	sp, #164	; 0xa4
   824f8:	4614      	mov	r4, r2
   824fa:	461d      	mov	r5, r3
   824fc:	461e      	mov	r6, r3
   824fe:	4682      	mov	sl, r0
   82500:	b118      	cbz	r0, 8250a <_vfiprintf_r+0x1a>
   82502:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82504:	b90b      	cbnz	r3, 8250a <_vfiprintf_r+0x1a>
   82506:	f000 fda7 	bl	83058 <__sinit>
   8250a:	f8b9 000c 	ldrh.w	r0, [r9, #12]
   8250e:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
   82512:	b211      	sxth	r1, r2
   82514:	b949      	cbnz	r1, 8252a <_vfiprintf_r+0x3a>
   82516:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
   8251a:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
   8251e:	f8a9 300c 	strh.w	r3, [r9, #12]
   82522:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
   82526:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
   8252a:	f8b9 100c 	ldrh.w	r1, [r9, #12]
   8252e:	f001 0308 	and.w	r3, r1, #8
   82532:	b218      	sxth	r0, r3
   82534:	b148      	cbz	r0, 8254a <_vfiprintf_r+0x5a>
   82536:	f8d9 2010 	ldr.w	r2, [r9, #16]
   8253a:	b132      	cbz	r2, 8254a <_vfiprintf_r+0x5a>
   8253c:	f8b9 100c 	ldrh.w	r1, [r9, #12]
   82540:	f001 031a 	and.w	r3, r1, #26
   82544:	2b0a      	cmp	r3, #10
   82546:	d116      	bne.n	82576 <_vfiprintf_r+0x86>
   82548:	e009      	b.n	8255e <_vfiprintf_r+0x6e>
   8254a:	4650      	mov	r0, sl
   8254c:	4649      	mov	r1, r9
   8254e:	f000 fc25 	bl	82d9c <__swsetup_r>
   82552:	2800      	cmp	r0, #0
   82554:	d0f2      	beq.n	8253c <_vfiprintf_r+0x4c>
   82556:	f04f 32ff 	mov.w	r2, #4294967295
   8255a:	9203      	str	r2, [sp, #12]
   8255c:	e3d3      	b.n	82d06 <_vfiprintf_r+0x816>
   8255e:	f9b9 000e 	ldrsh.w	r0, [r9, #14]
   82562:	2800      	cmp	r0, #0
   82564:	db07      	blt.n	82576 <_vfiprintf_r+0x86>
   82566:	4650      	mov	r0, sl
   82568:	4649      	mov	r1, r9
   8256a:	4622      	mov	r2, r4
   8256c:	462b      	mov	r3, r5
   8256e:	f000 fbce 	bl	82d0e <__sbprintf>
   82572:	9003      	str	r0, [sp, #12]
   82574:	e3c7      	b.n	82d06 <_vfiprintf_r+0x816>
   82576:	2200      	movs	r2, #0
   82578:	ad18      	add	r5, sp, #96	; 0x60
   8257a:	950b      	str	r5, [sp, #44]	; 0x2c
   8257c:	920d      	str	r2, [sp, #52]	; 0x34
   8257e:	920c      	str	r2, [sp, #48]	; 0x30
   82580:	9401      	str	r4, [sp, #4]
   82582:	9205      	str	r2, [sp, #20]
   82584:	9203      	str	r2, [sp, #12]
   82586:	46a8      	mov	r8, r5
   82588:	9901      	ldr	r1, [sp, #4]
   8258a:	460c      	mov	r4, r1
   8258c:	f811 3b01 	ldrb.w	r3, [r1], #1
   82590:	b10b      	cbz	r3, 82596 <_vfiprintf_r+0xa6>
   82592:	2b25      	cmp	r3, #37	; 0x25
   82594:	d1f9      	bne.n	8258a <_vfiprintf_r+0x9a>
   82596:	9a01      	ldr	r2, [sp, #4]
   82598:	1aa5      	subs	r5, r4, r2
   8259a:	d019      	beq.n	825d0 <_vfiprintf_r+0xe0>
   8259c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8259e:	980d      	ldr	r0, [sp, #52]	; 0x34
   825a0:	1c4b      	adds	r3, r1, #1
   825a2:	e888 0024 	stmia.w	r8, {r2, r5}
   825a6:	2b07      	cmp	r3, #7
   825a8:	eb00 0205 	add.w	r2, r0, r5
   825ac:	920d      	str	r2, [sp, #52]	; 0x34
   825ae:	f108 0808 	add.w	r8, r8, #8
   825b2:	930c      	str	r3, [sp, #48]	; 0x30
   825b4:	dd09      	ble.n	825ca <_vfiprintf_r+0xda>
   825b6:	4650      	mov	r0, sl
   825b8:	4649      	mov	r1, r9
   825ba:	aa0b      	add	r2, sp, #44	; 0x2c
   825bc:	f7ff ff64 	bl	82488 <__sprint_r>
   825c0:	2800      	cmp	r0, #0
   825c2:	f040 8398 	bne.w	82cf6 <_vfiprintf_r+0x806>
   825c6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   825ca:	9803      	ldr	r0, [sp, #12]
   825cc:	1942      	adds	r2, r0, r5
   825ce:	9203      	str	r2, [sp, #12]
   825d0:	7821      	ldrb	r1, [r4, #0]
   825d2:	2900      	cmp	r1, #0
   825d4:	f000 8388 	beq.w	82ce8 <_vfiprintf_r+0x7f8>
   825d8:	2200      	movs	r2, #0
   825da:	3401      	adds	r4, #1
   825dc:	9401      	str	r4, [sp, #4]
   825de:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   825e2:	f04f 3cff 	mov.w	ip, #4294967295
   825e6:	9204      	str	r2, [sp, #16]
   825e8:	4617      	mov	r7, r2
   825ea:	9801      	ldr	r0, [sp, #4]
   825ec:	f810 3b01 	ldrb.w	r3, [r0], #1
   825f0:	9001      	str	r0, [sp, #4]
   825f2:	2b63      	cmp	r3, #99	; 0x63
   825f4:	f000 80b3 	beq.w	8275e <_vfiprintf_r+0x26e>
   825f8:	dc33      	bgt.n	82662 <_vfiprintf_r+0x172>
   825fa:	2b39      	cmp	r3, #57	; 0x39
   825fc:	dc1a      	bgt.n	82634 <_vfiprintf_r+0x144>
   825fe:	2b31      	cmp	r3, #49	; 0x31
   82600:	f280 8091 	bge.w	82726 <_vfiprintf_r+0x236>
   82604:	2b2b      	cmp	r3, #43	; 0x2b
   82606:	d101      	bne.n	8260c <_vfiprintf_r+0x11c>
   82608:	461a      	mov	r2, r3
   8260a:	e7ee      	b.n	825ea <_vfiprintf_r+0xfa>
   8260c:	dc0a      	bgt.n	82624 <_vfiprintf_r+0x134>
   8260e:	2b23      	cmp	r3, #35	; 0x23
   82610:	d055      	beq.n	826be <_vfiprintf_r+0x1ce>
   82612:	2b2a      	cmp	r3, #42	; 0x2a
   82614:	d056      	beq.n	826c4 <_vfiprintf_r+0x1d4>
   82616:	2b20      	cmp	r3, #32
   82618:	f040 81f5 	bne.w	82a06 <_vfiprintf_r+0x516>
   8261c:	2a00      	cmp	r2, #0
   8261e:	bf08      	it	eq
   82620:	2220      	moveq	r2, #32
   82622:	e7e2      	b.n	825ea <_vfiprintf_r+0xfa>
   82624:	2b2e      	cmp	r3, #46	; 0x2e
   82626:	d058      	beq.n	826da <_vfiprintf_r+0x1ea>
   82628:	2b30      	cmp	r3, #48	; 0x30
   8262a:	d079      	beq.n	82720 <_vfiprintf_r+0x230>
   8262c:	2b2d      	cmp	r3, #45	; 0x2d
   8262e:	f040 81ea 	bne.w	82a06 <_vfiprintf_r+0x516>
   82632:	e04f      	b.n	826d4 <_vfiprintf_r+0x1e4>
   82634:	2b4f      	cmp	r3, #79	; 0x4f
   82636:	f000 80de 	beq.w	827f6 <_vfiprintf_r+0x306>
   8263a:	dc07      	bgt.n	8264c <_vfiprintf_r+0x15c>
   8263c:	2b44      	cmp	r3, #68	; 0x44
   8263e:	f040 81e2 	bne.w	82a06 <_vfiprintf_r+0x516>
   82642:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   82646:	f047 0710 	orr.w	r7, r7, #16
   8264a:	e090      	b.n	8276e <_vfiprintf_r+0x27e>
   8264c:	2b55      	cmp	r3, #85	; 0x55
   8264e:	f000 811f 	beq.w	82890 <_vfiprintf_r+0x3a0>
   82652:	2b58      	cmp	r3, #88	; 0x58
   82654:	f040 81d7 	bne.w	82a06 <_vfiprintf_r+0x516>
   82658:	4dae      	ldr	r5, [pc, #696]	; (82914 <_vfiprintf_r+0x424>)
   8265a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8265e:	9505      	str	r5, [sp, #20]
   82660:	e130      	b.n	828c4 <_vfiprintf_r+0x3d4>
   82662:	2b6f      	cmp	r3, #111	; 0x6f
   82664:	f000 80c9 	beq.w	827fa <_vfiprintf_r+0x30a>
   82668:	dc10      	bgt.n	8268c <_vfiprintf_r+0x19c>
   8266a:	2b69      	cmp	r3, #105	; 0x69
   8266c:	d024      	beq.n	826b8 <_vfiprintf_r+0x1c8>
   8266e:	dc07      	bgt.n	82680 <_vfiprintf_r+0x190>
   82670:	2b64      	cmp	r3, #100	; 0x64
   82672:	d021      	beq.n	826b8 <_vfiprintf_r+0x1c8>
   82674:	2b68      	cmp	r3, #104	; 0x68
   82676:	f040 81c6 	bne.w	82a06 <_vfiprintf_r+0x516>
   8267a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8267e:	e7b4      	b.n	825ea <_vfiprintf_r+0xfa>
   82680:	2b6c      	cmp	r3, #108	; 0x6c
   82682:	d05f      	beq.n	82744 <_vfiprintf_r+0x254>
   82684:	2b6e      	cmp	r3, #110	; 0x6e
   82686:	f040 81be 	bne.w	82a06 <_vfiprintf_r+0x516>
   8268a:	e096      	b.n	827ba <_vfiprintf_r+0x2ca>
   8268c:	2b73      	cmp	r3, #115	; 0x73
   8268e:	f000 80df 	beq.w	82850 <_vfiprintf_r+0x360>
   82692:	dc06      	bgt.n	826a2 <_vfiprintf_r+0x1b2>
   82694:	2b70      	cmp	r3, #112	; 0x70
   82696:	f000 80cd 	beq.w	82834 <_vfiprintf_r+0x344>
   8269a:	2b71      	cmp	r3, #113	; 0x71
   8269c:	f040 81b3 	bne.w	82a06 <_vfiprintf_r+0x516>
   826a0:	e05a      	b.n	82758 <_vfiprintf_r+0x268>
   826a2:	2b75      	cmp	r3, #117	; 0x75
   826a4:	f000 80f6 	beq.w	82894 <_vfiprintf_r+0x3a4>
   826a8:	2b78      	cmp	r3, #120	; 0x78
   826aa:	f040 81ac 	bne.w	82a06 <_vfiprintf_r+0x516>
   826ae:	4d9a      	ldr	r5, [pc, #616]	; (82918 <_vfiprintf_r+0x428>)
   826b0:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   826b4:	9505      	str	r5, [sp, #20]
   826b6:	e105      	b.n	828c4 <_vfiprintf_r+0x3d4>
   826b8:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   826bc:	e057      	b.n	8276e <_vfiprintf_r+0x27e>
   826be:	f047 0701 	orr.w	r7, r7, #1
   826c2:	e792      	b.n	825ea <_vfiprintf_r+0xfa>
   826c4:	1d33      	adds	r3, r6, #4
   826c6:	6836      	ldr	r6, [r6, #0]
   826c8:	2e00      	cmp	r6, #0
   826ca:	9604      	str	r6, [sp, #16]
   826cc:	da15      	bge.n	826fa <_vfiprintf_r+0x20a>
   826ce:	4270      	negs	r0, r6
   826d0:	9004      	str	r0, [sp, #16]
   826d2:	461e      	mov	r6, r3
   826d4:	f047 0704 	orr.w	r7, r7, #4
   826d8:	e787      	b.n	825ea <_vfiprintf_r+0xfa>
   826da:	9901      	ldr	r1, [sp, #4]
   826dc:	f811 3b01 	ldrb.w	r3, [r1], #1
   826e0:	2b2a      	cmp	r3, #42	; 0x2a
   826e2:	9101      	str	r1, [sp, #4]
   826e4:	d10b      	bne.n	826fe <_vfiprintf_r+0x20e>
   826e6:	f8d6 c000 	ldr.w	ip, [r6]
   826ea:	1d33      	adds	r3, r6, #4
   826ec:	f1bc 0f00 	cmp.w	ip, #0
   826f0:	da03      	bge.n	826fa <_vfiprintf_r+0x20a>
   826f2:	461e      	mov	r6, r3
   826f4:	f04f 3cff 	mov.w	ip, #4294967295
   826f8:	e777      	b.n	825ea <_vfiprintf_r+0xfa>
   826fa:	461e      	mov	r6, r3
   826fc:	e775      	b.n	825ea <_vfiprintf_r+0xfa>
   826fe:	f04f 0c00 	mov.w	ip, #0
   82702:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   82706:	2809      	cmp	r0, #9
   82708:	d807      	bhi.n	8271a <_vfiprintf_r+0x22a>
   8270a:	9901      	ldr	r1, [sp, #4]
   8270c:	230a      	movs	r3, #10
   8270e:	fb03 0c0c 	mla	ip, r3, ip, r0
   82712:	f811 3b01 	ldrb.w	r3, [r1], #1
   82716:	9101      	str	r1, [sp, #4]
   82718:	e7f3      	b.n	82702 <_vfiprintf_r+0x212>
   8271a:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   8271e:	e768      	b.n	825f2 <_vfiprintf_r+0x102>
   82720:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   82724:	e761      	b.n	825ea <_vfiprintf_r+0xfa>
   82726:	9801      	ldr	r0, [sp, #4]
   82728:	2100      	movs	r1, #0
   8272a:	3b30      	subs	r3, #48	; 0x30
   8272c:	240a      	movs	r4, #10
   8272e:	fb04 3101 	mla	r1, r4, r1, r3
   82732:	f810 3b01 	ldrb.w	r3, [r0], #1
   82736:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   8273a:	2c09      	cmp	r4, #9
   8273c:	9001      	str	r0, [sp, #4]
   8273e:	d9f4      	bls.n	8272a <_vfiprintf_r+0x23a>
   82740:	9104      	str	r1, [sp, #16]
   82742:	e756      	b.n	825f2 <_vfiprintf_r+0x102>
   82744:	9901      	ldr	r1, [sp, #4]
   82746:	780b      	ldrb	r3, [r1, #0]
   82748:	2b6c      	cmp	r3, #108	; 0x6c
   8274a:	d102      	bne.n	82752 <_vfiprintf_r+0x262>
   8274c:	1c48      	adds	r0, r1, #1
   8274e:	9001      	str	r0, [sp, #4]
   82750:	e002      	b.n	82758 <_vfiprintf_r+0x268>
   82752:	f047 0710 	orr.w	r7, r7, #16
   82756:	e748      	b.n	825ea <_vfiprintf_r+0xfa>
   82758:	f047 0720 	orr.w	r7, r7, #32
   8275c:	e745      	b.n	825ea <_vfiprintf_r+0xfa>
   8275e:	6832      	ldr	r2, [r6, #0]
   82760:	2500      	movs	r5, #0
   82762:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   82766:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8276a:	3604      	adds	r6, #4
   8276c:	e155      	b.n	82a1a <_vfiprintf_r+0x52a>
   8276e:	06ba      	lsls	r2, r7, #26
   82770:	d507      	bpl.n	82782 <_vfiprintf_r+0x292>
   82772:	3607      	adds	r6, #7
   82774:	f026 0507 	bic.w	r5, r6, #7
   82778:	f105 0608 	add.w	r6, r5, #8
   8277c:	e9d5 4500 	ldrd	r4, r5, [r5]
   82780:	e00f      	b.n	827a2 <_vfiprintf_r+0x2b2>
   82782:	f017 0f10 	tst.w	r7, #16
   82786:	f106 0104 	add.w	r1, r6, #4
   8278a:	d001      	beq.n	82790 <_vfiprintf_r+0x2a0>
   8278c:	6832      	ldr	r2, [r6, #0]
   8278e:	e005      	b.n	8279c <_vfiprintf_r+0x2ac>
   82790:	f017 0f40 	tst.w	r7, #64	; 0x40
   82794:	6832      	ldr	r2, [r6, #0]
   82796:	d001      	beq.n	8279c <_vfiprintf_r+0x2ac>
   82798:	b214      	sxth	r4, r2
   8279a:	e000      	b.n	8279e <_vfiprintf_r+0x2ae>
   8279c:	4614      	mov	r4, r2
   8279e:	17e5      	asrs	r5, r4, #31
   827a0:	460e      	mov	r6, r1
   827a2:	2c00      	cmp	r4, #0
   827a4:	f175 0200 	sbcs.w	r2, r5, #0
   827a8:	f280 80b8 	bge.w	8291c <_vfiprintf_r+0x42c>
   827ac:	232d      	movs	r3, #45	; 0x2d
   827ae:	4264      	negs	r4, r4
   827b0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   827b4:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   827b8:	e0b0      	b.n	8291c <_vfiprintf_r+0x42c>
   827ba:	f017 0f20 	tst.w	r7, #32
   827be:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   827c2:	f106 0204 	add.w	r2, r6, #4
   827c6:	d005      	beq.n	827d4 <_vfiprintf_r+0x2e4>
   827c8:	9c03      	ldr	r4, [sp, #12]
   827ca:	6835      	ldr	r5, [r6, #0]
   827cc:	17e0      	asrs	r0, r4, #31
   827ce:	602c      	str	r4, [r5, #0]
   827d0:	6068      	str	r0, [r5, #4]
   827d2:	e004      	b.n	827de <_vfiprintf_r+0x2ee>
   827d4:	06fb      	lsls	r3, r7, #27
   827d6:	d504      	bpl.n	827e2 <_vfiprintf_r+0x2f2>
   827d8:	6833      	ldr	r3, [r6, #0]
   827da:	9903      	ldr	r1, [sp, #12]
   827dc:	6019      	str	r1, [r3, #0]
   827de:	4616      	mov	r6, r2
   827e0:	e6d2      	b.n	82588 <_vfiprintf_r+0x98>
   827e2:	6830      	ldr	r0, [r6, #0]
   827e4:	9c03      	ldr	r4, [sp, #12]
   827e6:	f017 0f40 	tst.w	r7, #64	; 0x40
   827ea:	f106 0604 	add.w	r6, r6, #4
   827ee:	bf14      	ite	ne
   827f0:	8004      	strhne	r4, [r0, #0]
   827f2:	6004      	streq	r4, [r0, #0]
   827f4:	e6c8      	b.n	82588 <_vfiprintf_r+0x98>
   827f6:	f047 0710 	orr.w	r7, r7, #16
   827fa:	f017 0020 	ands.w	r0, r7, #32
   827fe:	d008      	beq.n	82812 <_vfiprintf_r+0x322>
   82800:	1df3      	adds	r3, r6, #7
   82802:	f023 0507 	bic.w	r5, r3, #7
   82806:	f105 0608 	add.w	r6, r5, #8
   8280a:	e9d5 4500 	ldrd	r4, r5, [r5]
   8280e:	2000      	movs	r0, #0
   82810:	e07c      	b.n	8290c <_vfiprintf_r+0x41c>
   82812:	f017 0110 	ands.w	r1, r7, #16
   82816:	f106 0204 	add.w	r2, r6, #4
   8281a:	d106      	bne.n	8282a <_vfiprintf_r+0x33a>
   8281c:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   82820:	d003      	beq.n	8282a <_vfiprintf_r+0x33a>
   82822:	8834      	ldrh	r4, [r6, #0]
   82824:	2500      	movs	r5, #0
   82826:	4616      	mov	r6, r2
   82828:	e7f1      	b.n	8280e <_vfiprintf_r+0x31e>
   8282a:	6836      	ldr	r6, [r6, #0]
   8282c:	2500      	movs	r5, #0
   8282e:	4634      	mov	r4, r6
   82830:	4616      	mov	r6, r2
   82832:	e06b      	b.n	8290c <_vfiprintf_r+0x41c>
   82834:	4b38      	ldr	r3, [pc, #224]	; (82918 <_vfiprintf_r+0x428>)
   82836:	2130      	movs	r1, #48	; 0x30
   82838:	2278      	movs	r2, #120	; 0x78
   8283a:	6834      	ldr	r4, [r6, #0]
   8283c:	2500      	movs	r5, #0
   8283e:	f047 0702 	orr.w	r7, r7, #2
   82842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   82846:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   8284a:	3604      	adds	r6, #4
   8284c:	9305      	str	r3, [sp, #20]
   8284e:	e05c      	b.n	8290a <_vfiprintf_r+0x41a>
   82850:	4631      	mov	r1, r6
   82852:	2500      	movs	r5, #0
   82854:	f8d1 b000 	ldr.w	fp, [r1]
   82858:	3604      	adds	r6, #4
   8285a:	45ac      	cmp	ip, r5
   8285c:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   82860:	4658      	mov	r0, fp
   82862:	db11      	blt.n	82888 <_vfiprintf_r+0x398>
   82864:	4662      	mov	r2, ip
   82866:	4629      	mov	r1, r5
   82868:	f8cd c000 	str.w	ip, [sp]
   8286c:	f001 fa48 	bl	83d00 <memchr>
   82870:	f8dd c000 	ldr.w	ip, [sp]
   82874:	2800      	cmp	r0, #0
   82876:	f000 80d4 	beq.w	82a22 <_vfiprintf_r+0x532>
   8287a:	ebcb 0400 	rsb	r4, fp, r0
   8287e:	4564      	cmp	r4, ip
   82880:	f340 80d1 	ble.w	82a26 <_vfiprintf_r+0x536>
   82884:	4664      	mov	r4, ip
   82886:	e0ce      	b.n	82a26 <_vfiprintf_r+0x536>
   82888:	f7ff fdf6 	bl	82478 <strlen>
   8288c:	4604      	mov	r4, r0
   8288e:	e0ca      	b.n	82a26 <_vfiprintf_r+0x536>
   82890:	f047 0710 	orr.w	r7, r7, #16
   82894:	06bd      	lsls	r5, r7, #26
   82896:	d506      	bpl.n	828a6 <_vfiprintf_r+0x3b6>
   82898:	1df0      	adds	r0, r6, #7
   8289a:	f020 0407 	bic.w	r4, r0, #7
   8289e:	f104 0608 	add.w	r6, r4, #8
   828a2:	cc30      	ldmia	r4, {r4, r5}
   828a4:	e00c      	b.n	828c0 <_vfiprintf_r+0x3d0>
   828a6:	f017 0f10 	tst.w	r7, #16
   828aa:	f106 0304 	add.w	r3, r6, #4
   828ae:	d103      	bne.n	828b8 <_vfiprintf_r+0x3c8>
   828b0:	067c      	lsls	r4, r7, #25
   828b2:	d501      	bpl.n	828b8 <_vfiprintf_r+0x3c8>
   828b4:	8834      	ldrh	r4, [r6, #0]
   828b6:	e001      	b.n	828bc <_vfiprintf_r+0x3cc>
   828b8:	6835      	ldr	r5, [r6, #0]
   828ba:	462c      	mov	r4, r5
   828bc:	2500      	movs	r5, #0
   828be:	461e      	mov	r6, r3
   828c0:	2001      	movs	r0, #1
   828c2:	e023      	b.n	8290c <_vfiprintf_r+0x41c>
   828c4:	06b8      	lsls	r0, r7, #26
   828c6:	d507      	bpl.n	828d8 <_vfiprintf_r+0x3e8>
   828c8:	1df4      	adds	r4, r6, #7
   828ca:	f024 0107 	bic.w	r1, r4, #7
   828ce:	f101 0608 	add.w	r6, r1, #8
   828d2:	e9d1 4500 	ldrd	r4, r5, [r1]
   828d6:	e00c      	b.n	828f2 <_vfiprintf_r+0x402>
   828d8:	f017 0f10 	tst.w	r7, #16
   828dc:	f106 0004 	add.w	r0, r6, #4
   828e0:	d103      	bne.n	828ea <_vfiprintf_r+0x3fa>
   828e2:	0679      	lsls	r1, r7, #25
   828e4:	d501      	bpl.n	828ea <_vfiprintf_r+0x3fa>
   828e6:	8834      	ldrh	r4, [r6, #0]
   828e8:	e001      	b.n	828ee <_vfiprintf_r+0x3fe>
   828ea:	6836      	ldr	r6, [r6, #0]
   828ec:	4634      	mov	r4, r6
   828ee:	2500      	movs	r5, #0
   828f0:	4606      	mov	r6, r0
   828f2:	07fa      	lsls	r2, r7, #31
   828f4:	d509      	bpl.n	8290a <_vfiprintf_r+0x41a>
   828f6:	ea54 0205 	orrs.w	r2, r4, r5
   828fa:	d006      	beq.n	8290a <_vfiprintf_r+0x41a>
   828fc:	2230      	movs	r2, #48	; 0x30
   828fe:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   82902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   82906:	f047 0702 	orr.w	r7, r7, #2
   8290a:	2002      	movs	r0, #2
   8290c:	2100      	movs	r1, #0
   8290e:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   82912:	e004      	b.n	8291e <_vfiprintf_r+0x42e>
   82914:	00084a62 	.word	0x00084a62
   82918:	00084a73 	.word	0x00084a73
   8291c:	2001      	movs	r0, #1
   8291e:	f1bc 0f00 	cmp.w	ip, #0
   82922:	bfa8      	it	ge
   82924:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   82928:	ea54 0105 	orrs.w	r1, r4, r5
   8292c:	d102      	bne.n	82934 <_vfiprintf_r+0x444>
   8292e:	f1bc 0f00 	cmp.w	ip, #0
   82932:	d058      	beq.n	829e6 <_vfiprintf_r+0x4f6>
   82934:	2801      	cmp	r0, #1
   82936:	d01d      	beq.n	82974 <_vfiprintf_r+0x484>
   82938:	2802      	cmp	r0, #2
   8293a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8293e:	d041      	beq.n	829c4 <_vfiprintf_r+0x4d4>
   82940:	f004 0207 	and.w	r2, r4, #7
   82944:	08e4      	lsrs	r4, r4, #3
   82946:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   8294a:	08e9      	lsrs	r1, r5, #3
   8294c:	4604      	mov	r4, r0
   8294e:	460d      	mov	r5, r1
   82950:	3230      	adds	r2, #48	; 0x30
   82952:	ea54 0105 	orrs.w	r1, r4, r5
   82956:	469b      	mov	fp, r3
   82958:	701a      	strb	r2, [r3, #0]
   8295a:	f103 33ff 	add.w	r3, r3, #4294967295
   8295e:	d1ef      	bne.n	82940 <_vfiprintf_r+0x450>
   82960:	07f8      	lsls	r0, r7, #31
   82962:	465d      	mov	r5, fp
   82964:	d54a      	bpl.n	829fc <_vfiprintf_r+0x50c>
   82966:	2a30      	cmp	r2, #48	; 0x30
   82968:	d048      	beq.n	829fc <_vfiprintf_r+0x50c>
   8296a:	2230      	movs	r2, #48	; 0x30
   8296c:	469b      	mov	fp, r3
   8296e:	f805 2c01 	strb.w	r2, [r5, #-1]
   82972:	e043      	b.n	829fc <_vfiprintf_r+0x50c>
   82974:	2d00      	cmp	r5, #0
   82976:	bf08      	it	eq
   82978:	2c0a      	cmpeq	r4, #10
   8297a:	d203      	bcs.n	82984 <_vfiprintf_r+0x494>
   8297c:	3430      	adds	r4, #48	; 0x30
   8297e:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
   82982:	e036      	b.n	829f2 <_vfiprintf_r+0x502>
   82984:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   82988:	9302      	str	r3, [sp, #8]
   8298a:	4620      	mov	r0, r4
   8298c:	4629      	mov	r1, r5
   8298e:	220a      	movs	r2, #10
   82990:	2300      	movs	r3, #0
   82992:	f8cd c000 	str.w	ip, [sp]
   82996:	f001 fd0f 	bl	843b8 <__aeabi_uldivmod>
   8299a:	9802      	ldr	r0, [sp, #8]
   8299c:	3230      	adds	r2, #48	; 0x30
   8299e:	f800 2901 	strb.w	r2, [r0], #-1
   829a2:	4629      	mov	r1, r5
   829a4:	220a      	movs	r2, #10
   829a6:	2300      	movs	r3, #0
   829a8:	f8dd b008 	ldr.w	fp, [sp, #8]
   829ac:	9002      	str	r0, [sp, #8]
   829ae:	4620      	mov	r0, r4
   829b0:	f001 fd02 	bl	843b8 <__aeabi_uldivmod>
   829b4:	4604      	mov	r4, r0
   829b6:	460d      	mov	r5, r1
   829b8:	ea54 0105 	orrs.w	r1, r4, r5
   829bc:	f8dd c000 	ldr.w	ip, [sp]
   829c0:	d1e3      	bne.n	8298a <_vfiprintf_r+0x49a>
   829c2:	e01b      	b.n	829fc <_vfiprintf_r+0x50c>
   829c4:	9905      	ldr	r1, [sp, #20]
   829c6:	f004 000f 	and.w	r0, r4, #15
   829ca:	0924      	lsrs	r4, r4, #4
   829cc:	5c0a      	ldrb	r2, [r1, r0]
   829ce:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   829d2:	0929      	lsrs	r1, r5, #4
   829d4:	4604      	mov	r4, r0
   829d6:	460d      	mov	r5, r1
   829d8:	469b      	mov	fp, r3
   829da:	f803 2901 	strb.w	r2, [r3], #-1
   829de:	ea54 0205 	orrs.w	r2, r4, r5
   829e2:	d1ef      	bne.n	829c4 <_vfiprintf_r+0x4d4>
   829e4:	e00a      	b.n	829fc <_vfiprintf_r+0x50c>
   829e6:	b938      	cbnz	r0, 829f8 <_vfiprintf_r+0x508>
   829e8:	07f9      	lsls	r1, r7, #31
   829ea:	d505      	bpl.n	829f8 <_vfiprintf_r+0x508>
   829ec:	2030      	movs	r0, #48	; 0x30
   829ee:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
   829f2:	f10d 0b5f 	add.w	fp, sp, #95	; 0x5f
   829f6:	e001      	b.n	829fc <_vfiprintf_r+0x50c>
   829f8:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
   829fc:	ad18      	add	r5, sp, #96	; 0x60
   829fe:	ebcb 0405 	rsb	r4, fp, r5
   82a02:	4665      	mov	r5, ip
   82a04:	e00f      	b.n	82a26 <_vfiprintf_r+0x536>
   82a06:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   82a0a:	2b00      	cmp	r3, #0
   82a0c:	f000 816c 	beq.w	82ce8 <_vfiprintf_r+0x7f8>
   82a10:	2500      	movs	r5, #0
   82a12:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   82a16:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   82a1a:	2401      	movs	r4, #1
   82a1c:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
   82a20:	e001      	b.n	82a26 <_vfiprintf_r+0x536>
   82a22:	4664      	mov	r4, ip
   82a24:	4605      	mov	r5, r0
   82a26:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   82a2a:	42ac      	cmp	r4, r5
   82a2c:	bfac      	ite	ge
   82a2e:	4621      	movge	r1, r4
   82a30:	4629      	movlt	r1, r5
   82a32:	9102      	str	r1, [sp, #8]
   82a34:	b113      	cbz	r3, 82a3c <_vfiprintf_r+0x54c>
   82a36:	9802      	ldr	r0, [sp, #8]
   82a38:	1c42      	adds	r2, r0, #1
   82a3a:	9202      	str	r2, [sp, #8]
   82a3c:	f017 0102 	ands.w	r1, r7, #2
   82a40:	9106      	str	r1, [sp, #24]
   82a42:	d002      	beq.n	82a4a <_vfiprintf_r+0x55a>
   82a44:	9b02      	ldr	r3, [sp, #8]
   82a46:	1c98      	adds	r0, r3, #2
   82a48:	9002      	str	r0, [sp, #8]
   82a4a:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   82a4e:	9207      	str	r2, [sp, #28]
   82a50:	d13a      	bne.n	82ac8 <_vfiprintf_r+0x5d8>
   82a52:	9904      	ldr	r1, [sp, #16]
   82a54:	9b02      	ldr	r3, [sp, #8]
   82a56:	1acb      	subs	r3, r1, r3
   82a58:	2b00      	cmp	r3, #0
   82a5a:	dd35      	ble.n	82ac8 <_vfiprintf_r+0x5d8>
   82a5c:	48a0      	ldr	r0, [pc, #640]	; (82ce0 <_vfiprintf_r+0x7f0>)
   82a5e:	2b10      	cmp	r3, #16
   82a60:	f8c8 0000 	str.w	r0, [r8]
   82a64:	dd1a      	ble.n	82a9c <_vfiprintf_r+0x5ac>
   82a66:	990c      	ldr	r1, [sp, #48]	; 0x30
   82a68:	2010      	movs	r0, #16
   82a6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   82a6c:	f8c8 0004 	str.w	r0, [r8, #4]
   82a70:	1c48      	adds	r0, r1, #1
   82a72:	3210      	adds	r2, #16
   82a74:	2807      	cmp	r0, #7
   82a76:	920d      	str	r2, [sp, #52]	; 0x34
   82a78:	f108 0808 	add.w	r8, r8, #8
   82a7c:	900c      	str	r0, [sp, #48]	; 0x30
   82a7e:	dd0b      	ble.n	82a98 <_vfiprintf_r+0x5a8>
   82a80:	4650      	mov	r0, sl
   82a82:	4649      	mov	r1, r9
   82a84:	aa0b      	add	r2, sp, #44	; 0x2c
   82a86:	9300      	str	r3, [sp, #0]
   82a88:	f7ff fcfe 	bl	82488 <__sprint_r>
   82a8c:	9b00      	ldr	r3, [sp, #0]
   82a8e:	2800      	cmp	r0, #0
   82a90:	f040 8131 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82a94:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82a98:	3b10      	subs	r3, #16
   82a9a:	e7df      	b.n	82a5c <_vfiprintf_r+0x56c>
   82a9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   82a9e:	f8c8 3004 	str.w	r3, [r8, #4]
   82aa2:	18d1      	adds	r1, r2, r3
   82aa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   82aa6:	910d      	str	r1, [sp, #52]	; 0x34
   82aa8:	1c58      	adds	r0, r3, #1
   82aaa:	2807      	cmp	r0, #7
   82aac:	f108 0808 	add.w	r8, r8, #8
   82ab0:	900c      	str	r0, [sp, #48]	; 0x30
   82ab2:	dd09      	ble.n	82ac8 <_vfiprintf_r+0x5d8>
   82ab4:	4650      	mov	r0, sl
   82ab6:	4649      	mov	r1, r9
   82ab8:	aa0b      	add	r2, sp, #44	; 0x2c
   82aba:	f7ff fce5 	bl	82488 <__sprint_r>
   82abe:	2800      	cmp	r0, #0
   82ac0:	f040 8119 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82ac4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82ac8:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   82acc:	b1d2      	cbz	r2, 82b04 <_vfiprintf_r+0x614>
   82ace:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   82ad2:	f8c8 1000 	str.w	r1, [r8]
   82ad6:	990c      	ldr	r1, [sp, #48]	; 0x30
   82ad8:	2301      	movs	r3, #1
   82ada:	980d      	ldr	r0, [sp, #52]	; 0x34
   82adc:	f8c8 3004 	str.w	r3, [r8, #4]
   82ae0:	1c4b      	adds	r3, r1, #1
   82ae2:	1c42      	adds	r2, r0, #1
   82ae4:	2b07      	cmp	r3, #7
   82ae6:	920d      	str	r2, [sp, #52]	; 0x34
   82ae8:	f108 0808 	add.w	r8, r8, #8
   82aec:	930c      	str	r3, [sp, #48]	; 0x30
   82aee:	dd09      	ble.n	82b04 <_vfiprintf_r+0x614>
   82af0:	4650      	mov	r0, sl
   82af2:	4649      	mov	r1, r9
   82af4:	aa0b      	add	r2, sp, #44	; 0x2c
   82af6:	f7ff fcc7 	bl	82488 <__sprint_r>
   82afa:	2800      	cmp	r0, #0
   82afc:	f040 80fb 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82b00:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82b04:	9806      	ldr	r0, [sp, #24]
   82b06:	b1c8      	cbz	r0, 82b3c <_vfiprintf_r+0x64c>
   82b08:	aa0a      	add	r2, sp, #40	; 0x28
   82b0a:	f8c8 2000 	str.w	r2, [r8]
   82b0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82b10:	2102      	movs	r1, #2
   82b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82b14:	f8c8 1004 	str.w	r1, [r8, #4]
   82b18:	1c51      	adds	r1, r2, #1
   82b1a:	1c98      	adds	r0, r3, #2
   82b1c:	2907      	cmp	r1, #7
   82b1e:	900d      	str	r0, [sp, #52]	; 0x34
   82b20:	f108 0808 	add.w	r8, r8, #8
   82b24:	910c      	str	r1, [sp, #48]	; 0x30
   82b26:	dd09      	ble.n	82b3c <_vfiprintf_r+0x64c>
   82b28:	4650      	mov	r0, sl
   82b2a:	4649      	mov	r1, r9
   82b2c:	aa0b      	add	r2, sp, #44	; 0x2c
   82b2e:	f7ff fcab 	bl	82488 <__sprint_r>
   82b32:	2800      	cmp	r0, #0
   82b34:	f040 80df 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82b38:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82b3c:	9b07      	ldr	r3, [sp, #28]
   82b3e:	2b80      	cmp	r3, #128	; 0x80
   82b40:	d13a      	bne.n	82bb8 <_vfiprintf_r+0x6c8>
   82b42:	9804      	ldr	r0, [sp, #16]
   82b44:	9a02      	ldr	r2, [sp, #8]
   82b46:	1a83      	subs	r3, r0, r2
   82b48:	2b00      	cmp	r3, #0
   82b4a:	dd35      	ble.n	82bb8 <_vfiprintf_r+0x6c8>
   82b4c:	4965      	ldr	r1, [pc, #404]	; (82ce4 <_vfiprintf_r+0x7f4>)
   82b4e:	2b10      	cmp	r3, #16
   82b50:	f8c8 1000 	str.w	r1, [r8]
   82b54:	dd1a      	ble.n	82b8c <_vfiprintf_r+0x69c>
   82b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82b58:	2110      	movs	r1, #16
   82b5a:	980d      	ldr	r0, [sp, #52]	; 0x34
   82b5c:	f8c8 1004 	str.w	r1, [r8, #4]
   82b60:	1c51      	adds	r1, r2, #1
   82b62:	3010      	adds	r0, #16
   82b64:	2907      	cmp	r1, #7
   82b66:	900d      	str	r0, [sp, #52]	; 0x34
   82b68:	f108 0808 	add.w	r8, r8, #8
   82b6c:	910c      	str	r1, [sp, #48]	; 0x30
   82b6e:	dd0b      	ble.n	82b88 <_vfiprintf_r+0x698>
   82b70:	4650      	mov	r0, sl
   82b72:	4649      	mov	r1, r9
   82b74:	aa0b      	add	r2, sp, #44	; 0x2c
   82b76:	9300      	str	r3, [sp, #0]
   82b78:	f7ff fc86 	bl	82488 <__sprint_r>
   82b7c:	9b00      	ldr	r3, [sp, #0]
   82b7e:	2800      	cmp	r0, #0
   82b80:	f040 80b9 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82b84:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82b88:	3b10      	subs	r3, #16
   82b8a:	e7df      	b.n	82b4c <_vfiprintf_r+0x65c>
   82b8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82b8e:	980d      	ldr	r0, [sp, #52]	; 0x34
   82b90:	1c51      	adds	r1, r2, #1
   82b92:	f8c8 3004 	str.w	r3, [r8, #4]
   82b96:	2907      	cmp	r1, #7
   82b98:	4403      	add	r3, r0
   82b9a:	930d      	str	r3, [sp, #52]	; 0x34
   82b9c:	f108 0808 	add.w	r8, r8, #8
   82ba0:	910c      	str	r1, [sp, #48]	; 0x30
   82ba2:	dd09      	ble.n	82bb8 <_vfiprintf_r+0x6c8>
   82ba4:	4650      	mov	r0, sl
   82ba6:	4649      	mov	r1, r9
   82ba8:	aa0b      	add	r2, sp, #44	; 0x2c
   82baa:	f7ff fc6d 	bl	82488 <__sprint_r>
   82bae:	2800      	cmp	r0, #0
   82bb0:	f040 80a1 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82bb4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82bb8:	1b2d      	subs	r5, r5, r4
   82bba:	2d00      	cmp	r5, #0
   82bbc:	dd32      	ble.n	82c24 <_vfiprintf_r+0x734>
   82bbe:	4849      	ldr	r0, [pc, #292]	; (82ce4 <_vfiprintf_r+0x7f4>)
   82bc0:	2d10      	cmp	r5, #16
   82bc2:	f8c8 0000 	str.w	r0, [r8]
   82bc6:	dd18      	ble.n	82bfa <_vfiprintf_r+0x70a>
   82bc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82bca:	980d      	ldr	r0, [sp, #52]	; 0x34
   82bcc:	1c53      	adds	r3, r2, #1
   82bce:	2110      	movs	r1, #16
   82bd0:	3010      	adds	r0, #16
   82bd2:	2b07      	cmp	r3, #7
   82bd4:	f8c8 1004 	str.w	r1, [r8, #4]
   82bd8:	900d      	str	r0, [sp, #52]	; 0x34
   82bda:	f108 0808 	add.w	r8, r8, #8
   82bde:	930c      	str	r3, [sp, #48]	; 0x30
   82be0:	dd09      	ble.n	82bf6 <_vfiprintf_r+0x706>
   82be2:	4650      	mov	r0, sl
   82be4:	4649      	mov	r1, r9
   82be6:	aa0b      	add	r2, sp, #44	; 0x2c
   82be8:	f7ff fc4e 	bl	82488 <__sprint_r>
   82bec:	2800      	cmp	r0, #0
   82bee:	f040 8082 	bne.w	82cf6 <_vfiprintf_r+0x806>
   82bf2:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82bf6:	3d10      	subs	r5, #16
   82bf8:	e7e1      	b.n	82bbe <_vfiprintf_r+0x6ce>
   82bfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82bfe:	1c51      	adds	r1, r2, #1
   82c00:	f8c8 5004 	str.w	r5, [r8, #4]
   82c04:	2907      	cmp	r1, #7
   82c06:	441d      	add	r5, r3
   82c08:	950d      	str	r5, [sp, #52]	; 0x34
   82c0a:	f108 0808 	add.w	r8, r8, #8
   82c0e:	910c      	str	r1, [sp, #48]	; 0x30
   82c10:	dd08      	ble.n	82c24 <_vfiprintf_r+0x734>
   82c12:	4650      	mov	r0, sl
   82c14:	4649      	mov	r1, r9
   82c16:	aa0b      	add	r2, sp, #44	; 0x2c
   82c18:	f7ff fc36 	bl	82488 <__sprint_r>
   82c1c:	2800      	cmp	r0, #0
   82c1e:	d16a      	bne.n	82cf6 <_vfiprintf_r+0x806>
   82c20:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82c24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   82c26:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c28:	1c51      	adds	r1, r2, #1
   82c2a:	f8c8 4004 	str.w	r4, [r8, #4]
   82c2e:	2907      	cmp	r1, #7
   82c30:	4404      	add	r4, r0
   82c32:	f8c8 b000 	str.w	fp, [r8]
   82c36:	940d      	str	r4, [sp, #52]	; 0x34
   82c38:	f108 0308 	add.w	r3, r8, #8
   82c3c:	910c      	str	r1, [sp, #48]	; 0x30
   82c3e:	dd07      	ble.n	82c50 <_vfiprintf_r+0x760>
   82c40:	4650      	mov	r0, sl
   82c42:	4649      	mov	r1, r9
   82c44:	aa0b      	add	r2, sp, #44	; 0x2c
   82c46:	f7ff fc1f 	bl	82488 <__sprint_r>
   82c4a:	2800      	cmp	r0, #0
   82c4c:	d153      	bne.n	82cf6 <_vfiprintf_r+0x806>
   82c4e:	ab18      	add	r3, sp, #96	; 0x60
   82c50:	077a      	lsls	r2, r7, #29
   82c52:	d40b      	bmi.n	82c6c <_vfiprintf_r+0x77c>
   82c54:	9b03      	ldr	r3, [sp, #12]
   82c56:	9a02      	ldr	r2, [sp, #8]
   82c58:	9904      	ldr	r1, [sp, #16]
   82c5a:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c5c:	428a      	cmp	r2, r1
   82c5e:	bfac      	ite	ge
   82c60:	189b      	addge	r3, r3, r2
   82c62:	185b      	addlt	r3, r3, r1
   82c64:	9303      	str	r3, [sp, #12]
   82c66:	2800      	cmp	r0, #0
   82c68:	d035      	beq.n	82cd6 <_vfiprintf_r+0x7e6>
   82c6a:	e02e      	b.n	82cca <_vfiprintf_r+0x7da>
   82c6c:	9c04      	ldr	r4, [sp, #16]
   82c6e:	9802      	ldr	r0, [sp, #8]
   82c70:	1a24      	subs	r4, r4, r0
   82c72:	2c00      	cmp	r4, #0
   82c74:	ddee      	ble.n	82c54 <_vfiprintf_r+0x764>
   82c76:	4a1a      	ldr	r2, [pc, #104]	; (82ce0 <_vfiprintf_r+0x7f0>)
   82c78:	2c10      	cmp	r4, #16
   82c7a:	601a      	str	r2, [r3, #0]
   82c7c:	dd14      	ble.n	82ca8 <_vfiprintf_r+0x7b8>
   82c7e:	980c      	ldr	r0, [sp, #48]	; 0x30
   82c80:	2210      	movs	r2, #16
   82c82:	990d      	ldr	r1, [sp, #52]	; 0x34
   82c84:	605a      	str	r2, [r3, #4]
   82c86:	1c42      	adds	r2, r0, #1
   82c88:	3110      	adds	r1, #16
   82c8a:	3308      	adds	r3, #8
   82c8c:	2a07      	cmp	r2, #7
   82c8e:	910d      	str	r1, [sp, #52]	; 0x34
   82c90:	920c      	str	r2, [sp, #48]	; 0x30
   82c92:	dd07      	ble.n	82ca4 <_vfiprintf_r+0x7b4>
   82c94:	4650      	mov	r0, sl
   82c96:	4649      	mov	r1, r9
   82c98:	aa0b      	add	r2, sp, #44	; 0x2c
   82c9a:	f7ff fbf5 	bl	82488 <__sprint_r>
   82c9e:	2800      	cmp	r0, #0
   82ca0:	d129      	bne.n	82cf6 <_vfiprintf_r+0x806>
   82ca2:	ab18      	add	r3, sp, #96	; 0x60
   82ca4:	3c10      	subs	r4, #16
   82ca6:	e7e6      	b.n	82c76 <_vfiprintf_r+0x786>
   82ca8:	990c      	ldr	r1, [sp, #48]	; 0x30
   82caa:	605c      	str	r4, [r3, #4]
   82cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82cae:	1c48      	adds	r0, r1, #1
   82cb0:	191c      	adds	r4, r3, r4
   82cb2:	2807      	cmp	r0, #7
   82cb4:	940d      	str	r4, [sp, #52]	; 0x34
   82cb6:	900c      	str	r0, [sp, #48]	; 0x30
   82cb8:	ddcc      	ble.n	82c54 <_vfiprintf_r+0x764>
   82cba:	4650      	mov	r0, sl
   82cbc:	4649      	mov	r1, r9
   82cbe:	aa0b      	add	r2, sp, #44	; 0x2c
   82cc0:	f7ff fbe2 	bl	82488 <__sprint_r>
   82cc4:	2800      	cmp	r0, #0
   82cc6:	d0c5      	beq.n	82c54 <_vfiprintf_r+0x764>
   82cc8:	e015      	b.n	82cf6 <_vfiprintf_r+0x806>
   82cca:	4650      	mov	r0, sl
   82ccc:	4649      	mov	r1, r9
   82cce:	aa0b      	add	r2, sp, #44	; 0x2c
   82cd0:	f7ff fbda 	bl	82488 <__sprint_r>
   82cd4:	b978      	cbnz	r0, 82cf6 <_vfiprintf_r+0x806>
   82cd6:	2500      	movs	r5, #0
   82cd8:	950c      	str	r5, [sp, #48]	; 0x30
   82cda:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   82cde:	e453      	b.n	82588 <_vfiprintf_r+0x98>
   82ce0:	00084a42 	.word	0x00084a42
   82ce4:	00084a52 	.word	0x00084a52
   82ce8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   82cea:	b122      	cbz	r2, 82cf6 <_vfiprintf_r+0x806>
   82cec:	4650      	mov	r0, sl
   82cee:	4649      	mov	r1, r9
   82cf0:	aa0b      	add	r2, sp, #44	; 0x2c
   82cf2:	f7ff fbc9 	bl	82488 <__sprint_r>
   82cf6:	f8b9 100c 	ldrh.w	r1, [r9, #12]
   82cfa:	f001 0040 	and.w	r0, r1, #64	; 0x40
   82cfe:	b203      	sxth	r3, r0
   82d00:	2b00      	cmp	r3, #0
   82d02:	f47f ac28 	bne.w	82556 <_vfiprintf_r+0x66>
   82d06:	9803      	ldr	r0, [sp, #12]
   82d08:	b029      	add	sp, #164	; 0xa4
   82d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00082d0e <__sbprintf>:
   82d0e:	b570      	push	{r4, r5, r6, lr}
   82d10:	460c      	mov	r4, r1
   82d12:	8989      	ldrh	r1, [r1, #12]
   82d14:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82d18:	f021 0502 	bic.w	r5, r1, #2
   82d1c:	6e61      	ldr	r1, [r4, #100]	; 0x64
   82d1e:	f8ad 500c 	strh.w	r5, [sp, #12]
   82d22:	9119      	str	r1, [sp, #100]	; 0x64
   82d24:	89e5      	ldrh	r5, [r4, #14]
   82d26:	69e1      	ldr	r1, [r4, #28]
   82d28:	f8ad 500e 	strh.w	r5, [sp, #14]
   82d2c:	9107      	str	r1, [sp, #28]
   82d2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
   82d30:	a91a      	add	r1, sp, #104	; 0x68
   82d32:	9100      	str	r1, [sp, #0]
   82d34:	9104      	str	r1, [sp, #16]
   82d36:	2100      	movs	r1, #0
   82d38:	9509      	str	r5, [sp, #36]	; 0x24
   82d3a:	9106      	str	r1, [sp, #24]
   82d3c:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82d40:	4669      	mov	r1, sp
   82d42:	9502      	str	r5, [sp, #8]
   82d44:	9505      	str	r5, [sp, #20]
   82d46:	4606      	mov	r6, r0
   82d48:	f7ff fbd2 	bl	824f0 <_vfiprintf_r>
   82d4c:	1e05      	subs	r5, r0, #0
   82d4e:	db07      	blt.n	82d60 <__sbprintf+0x52>
   82d50:	4630      	mov	r0, r6
   82d52:	4669      	mov	r1, sp
   82d54:	f000 f88e 	bl	82e74 <_fflush_r>
   82d58:	2800      	cmp	r0, #0
   82d5a:	bf18      	it	ne
   82d5c:	f04f 35ff 	movne.w	r5, #4294967295
   82d60:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82d64:	f003 0040 	and.w	r0, r3, #64	; 0x40
   82d68:	b202      	sxth	r2, r0
   82d6a:	b11a      	cbz	r2, 82d74 <__sbprintf+0x66>
   82d6c:	89a1      	ldrh	r1, [r4, #12]
   82d6e:	f041 0340 	orr.w	r3, r1, #64	; 0x40
   82d72:	81a3      	strh	r3, [r4, #12]
   82d74:	4628      	mov	r0, r5
   82d76:	b01a      	add	sp, #104	; 0x68
   82d78:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   82d7c:	bd70      	pop	{r4, r5, r6, pc}

00082d7e <vfiprintf>:
   82d7e:	b530      	push	{r4, r5, lr}
   82d80:	4613      	mov	r3, r2
   82d82:	4a05      	ldr	r2, [pc, #20]	; (82d98 <vfiprintf+0x1a>)
   82d84:	4605      	mov	r5, r0
   82d86:	460c      	mov	r4, r1
   82d88:	6810      	ldr	r0, [r2, #0]
   82d8a:	4629      	mov	r1, r5
   82d8c:	4622      	mov	r2, r4
   82d8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   82d92:	f7ff bbad 	b.w	824f0 <_vfiprintf_r>
   82d96:	bf00      	nop
   82d98:	20070010 	.word	0x20070010

00082d9c <__swsetup_r>:
   82d9c:	b538      	push	{r3, r4, r5, lr}
   82d9e:	4b2c      	ldr	r3, [pc, #176]	; (82e50 <__swsetup_r+0xb4>)
   82da0:	4605      	mov	r5, r0
   82da2:	6818      	ldr	r0, [r3, #0]
   82da4:	460c      	mov	r4, r1
   82da6:	b118      	cbz	r0, 82db0 <__swsetup_r+0x14>
   82da8:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82daa:	b90a      	cbnz	r2, 82db0 <__swsetup_r+0x14>
   82dac:	f000 f954 	bl	83058 <__sinit>
   82db0:	89a0      	ldrh	r0, [r4, #12]
   82db2:	f000 0108 	and.w	r1, r0, #8
   82db6:	b20b      	sxth	r3, r1
   82db8:	bb0b      	cbnz	r3, 82dfe <__swsetup_r+0x62>
   82dba:	f000 0210 	and.w	r2, r0, #16
   82dbe:	b211      	sxth	r1, r2
   82dc0:	b911      	cbnz	r1, 82dc8 <__swsetup_r+0x2c>
   82dc2:	f04f 30ff 	mov.w	r0, #4294967295
   82dc6:	bd38      	pop	{r3, r4, r5, pc}
   82dc8:	f000 0004 	and.w	r0, r0, #4
   82dcc:	b203      	sxth	r3, r0
   82dce:	b193      	cbz	r3, 82df6 <__swsetup_r+0x5a>
   82dd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82dd2:	b141      	cbz	r1, 82de6 <__swsetup_r+0x4a>
   82dd4:	f104 0240 	add.w	r2, r4, #64	; 0x40
   82dd8:	4291      	cmp	r1, r2
   82dda:	d002      	beq.n	82de2 <__swsetup_r+0x46>
   82ddc:	4628      	mov	r0, r5
   82dde:	f000 fa79 	bl	832d4 <_free_r>
   82de2:	2100      	movs	r1, #0
   82de4:	6321      	str	r1, [r4, #48]	; 0x30
   82de6:	89a0      	ldrh	r0, [r4, #12]
   82de8:	6921      	ldr	r1, [r4, #16]
   82dea:	f020 0324 	bic.w	r3, r0, #36	; 0x24
   82dee:	2200      	movs	r2, #0
   82df0:	81a3      	strh	r3, [r4, #12]
   82df2:	6062      	str	r2, [r4, #4]
   82df4:	6021      	str	r1, [r4, #0]
   82df6:	89a0      	ldrh	r0, [r4, #12]
   82df8:	f040 0308 	orr.w	r3, r0, #8
   82dfc:	81a3      	strh	r3, [r4, #12]
   82dfe:	6922      	ldr	r2, [r4, #16]
   82e00:	b94a      	cbnz	r2, 82e16 <__swsetup_r+0x7a>
   82e02:	89a1      	ldrh	r1, [r4, #12]
   82e04:	f401 7020 	and.w	r0, r1, #640	; 0x280
   82e08:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   82e0c:	d003      	beq.n	82e16 <__swsetup_r+0x7a>
   82e0e:	4628      	mov	r0, r5
   82e10:	4621      	mov	r1, r4
   82e12:	f000 fcf7 	bl	83804 <__smakebuf_r>
   82e16:	89a3      	ldrh	r3, [r4, #12]
   82e18:	f013 0201 	ands.w	r2, r3, #1
   82e1c:	d005      	beq.n	82e2a <__swsetup_r+0x8e>
   82e1e:	6961      	ldr	r1, [r4, #20]
   82e20:	2200      	movs	r2, #0
   82e22:	4248      	negs	r0, r1
   82e24:	60a2      	str	r2, [r4, #8]
   82e26:	61a0      	str	r0, [r4, #24]
   82e28:	e007      	b.n	82e3a <__swsetup_r+0x9e>
   82e2a:	f003 0102 	and.w	r1, r3, #2
   82e2e:	b208      	sxth	r0, r1
   82e30:	b908      	cbnz	r0, 82e36 <__swsetup_r+0x9a>
   82e32:	6963      	ldr	r3, [r4, #20]
   82e34:	e000      	b.n	82e38 <__swsetup_r+0x9c>
   82e36:	4613      	mov	r3, r2
   82e38:	60a3      	str	r3, [r4, #8]
   82e3a:	6923      	ldr	r3, [r4, #16]
   82e3c:	b933      	cbnz	r3, 82e4c <__swsetup_r+0xb0>
   82e3e:	89a2      	ldrh	r2, [r4, #12]
   82e40:	f002 0180 	and.w	r1, r2, #128	; 0x80
   82e44:	b208      	sxth	r0, r1
   82e46:	2800      	cmp	r0, #0
   82e48:	d1bb      	bne.n	82dc2 <__swsetup_r+0x26>
   82e4a:	bd38      	pop	{r3, r4, r5, pc}
   82e4c:	2000      	movs	r0, #0
   82e4e:	bd38      	pop	{r3, r4, r5, pc}
   82e50:	20070010 	.word	0x20070010

00082e54 <register_fini>:
   82e54:	4b02      	ldr	r3, [pc, #8]	; (82e60 <register_fini+0xc>)
   82e56:	b113      	cbz	r3, 82e5e <register_fini+0xa>
   82e58:	4802      	ldr	r0, [pc, #8]	; (82e64 <register_fini+0x10>)
   82e5a:	f000 b805 	b.w	82e68 <atexit>
   82e5e:	4770      	bx	lr
   82e60:	00000000 	.word	0x00000000
   82e64:	000822a1 	.word	0x000822a1

00082e68 <atexit>:
   82e68:	4601      	mov	r1, r0
   82e6a:	2000      	movs	r0, #0
   82e6c:	4602      	mov	r2, r0
   82e6e:	4603      	mov	r3, r0
   82e70:	f7ff b9c8 	b.w	82204 <__register_exitproc>

00082e74 <_fflush_r>:
   82e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82e78:	460c      	mov	r4, r1
   82e7a:	4605      	mov	r5, r0
   82e7c:	b118      	cbz	r0, 82e86 <_fflush_r+0x12>
   82e7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82e80:	b90b      	cbnz	r3, 82e86 <_fflush_r+0x12>
   82e82:	f000 f8e9 	bl	83058 <__sinit>
   82e86:	89a2      	ldrh	r2, [r4, #12]
   82e88:	b332      	cbz	r2, 82ed8 <_fflush_r+0x64>
   82e8a:	f002 0008 	and.w	r0, r2, #8
   82e8e:	b201      	sxth	r1, r0
   82e90:	2900      	cmp	r1, #0
   82e92:	d162      	bne.n	82f5a <_fflush_r+0xe6>
   82e94:	6861      	ldr	r1, [r4, #4]
   82e96:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
   82e9a:	2900      	cmp	r1, #0
   82e9c:	81a0      	strh	r0, [r4, #12]
   82e9e:	dc02      	bgt.n	82ea6 <_fflush_r+0x32>
   82ea0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   82ea2:	2b00      	cmp	r3, #0
   82ea4:	dd18      	ble.n	82ed8 <_fflush_r+0x64>
   82ea6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   82ea8:	b1b6      	cbz	r6, 82ed8 <_fflush_r+0x64>
   82eaa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
   82eae:	2000      	movs	r0, #0
   82eb0:	b212      	sxth	r2, r2
   82eb2:	682f      	ldr	r7, [r5, #0]
   82eb4:	6028      	str	r0, [r5, #0]
   82eb6:	b10a      	cbz	r2, 82ebc <_fflush_r+0x48>
   82eb8:	6d22      	ldr	r2, [r4, #80]	; 0x50
   82eba:	e010      	b.n	82ede <_fflush_r+0x6a>
   82ebc:	2301      	movs	r3, #1
   82ebe:	4628      	mov	r0, r5
   82ec0:	69e1      	ldr	r1, [r4, #28]
   82ec2:	47b0      	blx	r6
   82ec4:	4602      	mov	r2, r0
   82ec6:	3001      	adds	r0, #1
   82ec8:	d109      	bne.n	82ede <_fflush_r+0x6a>
   82eca:	6829      	ldr	r1, [r5, #0]
   82ecc:	b139      	cbz	r1, 82ede <_fflush_r+0x6a>
   82ece:	291d      	cmp	r1, #29
   82ed0:	d001      	beq.n	82ed6 <_fflush_r+0x62>
   82ed2:	2916      	cmp	r1, #22
   82ed4:	d14e      	bne.n	82f74 <_fflush_r+0x100>
   82ed6:	602f      	str	r7, [r5, #0]
   82ed8:	2000      	movs	r0, #0
   82eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ede:	89a6      	ldrh	r6, [r4, #12]
   82ee0:	f006 0104 	and.w	r1, r6, #4
   82ee4:	b20b      	sxth	r3, r1
   82ee6:	b12b      	cbz	r3, 82ef4 <_fflush_r+0x80>
   82ee8:	6860      	ldr	r0, [r4, #4]
   82eea:	6b26      	ldr	r6, [r4, #48]	; 0x30
   82eec:	1a12      	subs	r2, r2, r0
   82eee:	b10e      	cbz	r6, 82ef4 <_fflush_r+0x80>
   82ef0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   82ef2:	1a52      	subs	r2, r2, r1
   82ef4:	69e1      	ldr	r1, [r4, #28]
   82ef6:	2300      	movs	r3, #0
   82ef8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   82efa:	4628      	mov	r0, r5
   82efc:	47b0      	blx	r6
   82efe:	1c41      	adds	r1, r0, #1
   82f00:	d105      	bne.n	82f0e <_fflush_r+0x9a>
   82f02:	682a      	ldr	r2, [r5, #0]
   82f04:	b11a      	cbz	r2, 82f0e <_fflush_r+0x9a>
   82f06:	2a1d      	cmp	r2, #29
   82f08:	d001      	beq.n	82f0e <_fflush_r+0x9a>
   82f0a:	2a16      	cmp	r2, #22
   82f0c:	d11f      	bne.n	82f4e <_fflush_r+0xda>
   82f0e:	89a3      	ldrh	r3, [r4, #12]
   82f10:	2100      	movs	r1, #0
   82f12:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
   82f16:	81a2      	strh	r2, [r4, #12]
   82f18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   82f1c:	6922      	ldr	r2, [r4, #16]
   82f1e:	6061      	str	r1, [r4, #4]
   82f20:	b219      	sxth	r1, r3
   82f22:	6022      	str	r2, [r4, #0]
   82f24:	b121      	cbz	r1, 82f30 <_fflush_r+0xbc>
   82f26:	1c42      	adds	r2, r0, #1
   82f28:	d101      	bne.n	82f2e <_fflush_r+0xba>
   82f2a:	682a      	ldr	r2, [r5, #0]
   82f2c:	b902      	cbnz	r2, 82f30 <_fflush_r+0xbc>
   82f2e:	6520      	str	r0, [r4, #80]	; 0x50
   82f30:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82f32:	602f      	str	r7, [r5, #0]
   82f34:	2900      	cmp	r1, #0
   82f36:	d0cf      	beq.n	82ed8 <_fflush_r+0x64>
   82f38:	f104 0040 	add.w	r0, r4, #64	; 0x40
   82f3c:	4281      	cmp	r1, r0
   82f3e:	d002      	beq.n	82f46 <_fflush_r+0xd2>
   82f40:	4628      	mov	r0, r5
   82f42:	f000 f9c7 	bl	832d4 <_free_r>
   82f46:	2000      	movs	r0, #0
   82f48:	6320      	str	r0, [r4, #48]	; 0x30
   82f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f4e:	89a3      	ldrh	r3, [r4, #12]
   82f50:	f043 0140 	orr.w	r1, r3, #64	; 0x40
   82f54:	81a1      	strh	r1, [r4, #12]
   82f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f5a:	6926      	ldr	r6, [r4, #16]
   82f5c:	2e00      	cmp	r6, #0
   82f5e:	d0bb      	beq.n	82ed8 <_fflush_r+0x64>
   82f60:	0792      	lsls	r2, r2, #30
   82f62:	6823      	ldr	r3, [r4, #0]
   82f64:	bf0c      	ite	eq
   82f66:	6962      	ldreq	r2, [r4, #20]
   82f68:	2200      	movne	r2, #0
   82f6a:	ebc6 0803 	rsb	r8, r6, r3
   82f6e:	6026      	str	r6, [r4, #0]
   82f70:	60a2      	str	r2, [r4, #8]
   82f72:	e012      	b.n	82f9a <_fflush_r+0x126>
   82f74:	89a3      	ldrh	r3, [r4, #12]
   82f76:	f043 0040 	orr.w	r0, r3, #64	; 0x40
   82f7a:	81a0      	strh	r0, [r4, #12]
   82f7c:	f04f 30ff 	mov.w	r0, #4294967295
   82f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f84:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82f86:	4628      	mov	r0, r5
   82f88:	69e1      	ldr	r1, [r4, #28]
   82f8a:	4632      	mov	r2, r6
   82f8c:	4643      	mov	r3, r8
   82f8e:	47b8      	blx	r7
   82f90:	2800      	cmp	r0, #0
   82f92:	ddef      	ble.n	82f74 <_fflush_r+0x100>
   82f94:	1836      	adds	r6, r6, r0
   82f96:	ebc0 0808 	rsb	r8, r0, r8
   82f9a:	f1b8 0f00 	cmp.w	r8, #0
   82f9e:	dcf1      	bgt.n	82f84 <_fflush_r+0x110>
   82fa0:	e79a      	b.n	82ed8 <_fflush_r+0x64>

00082fa2 <fflush>:
   82fa2:	4601      	mov	r1, r0
   82fa4:	b920      	cbnz	r0, 82fb0 <fflush+0xe>
   82fa6:	4804      	ldr	r0, [pc, #16]	; (82fb8 <fflush+0x16>)
   82fa8:	4904      	ldr	r1, [pc, #16]	; (82fbc <fflush+0x1a>)
   82faa:	6800      	ldr	r0, [r0, #0]
   82fac:	f000 bbc4 	b.w	83738 <_fwalk_reent>
   82fb0:	4b03      	ldr	r3, [pc, #12]	; (82fc0 <fflush+0x1e>)
   82fb2:	6818      	ldr	r0, [r3, #0]
   82fb4:	f7ff bf5e 	b.w	82e74 <_fflush_r>
   82fb8:	00084a3c 	.word	0x00084a3c
   82fbc:	00082e75 	.word	0x00082e75
   82fc0:	20070010 	.word	0x20070010

00082fc4 <__fp_lock>:
   82fc4:	2000      	movs	r0, #0
   82fc6:	4770      	bx	lr

00082fc8 <__fp_unlock>:
   82fc8:	2000      	movs	r0, #0
   82fca:	4770      	bx	lr

00082fcc <_cleanup_r>:
   82fcc:	4901      	ldr	r1, [pc, #4]	; (82fd4 <_cleanup_r+0x8>)
   82fce:	f000 bb92 	b.w	836f6 <_fwalk>
   82fd2:	bf00      	nop
   82fd4:	0008431d 	.word	0x0008431d

00082fd8 <std.isra.0>:
   82fd8:	2300      	movs	r3, #0
   82fda:	b510      	push	{r4, lr}
   82fdc:	4604      	mov	r4, r0
   82fde:	6003      	str	r3, [r0, #0]
   82fe0:	6043      	str	r3, [r0, #4]
   82fe2:	6083      	str	r3, [r0, #8]
   82fe4:	8181      	strh	r1, [r0, #12]
   82fe6:	6643      	str	r3, [r0, #100]	; 0x64
   82fe8:	81c2      	strh	r2, [r0, #14]
   82fea:	6103      	str	r3, [r0, #16]
   82fec:	6143      	str	r3, [r0, #20]
   82fee:	6183      	str	r3, [r0, #24]
   82ff0:	4619      	mov	r1, r3
   82ff2:	2208      	movs	r2, #8
   82ff4:	f100 005c 	add.w	r0, r0, #92	; 0x5c
   82ff8:	f7ff f9b7 	bl	8236a <memset>
   82ffc:	4804      	ldr	r0, [pc, #16]	; (83010 <std.isra.0+0x38>)
   82ffe:	4905      	ldr	r1, [pc, #20]	; (83014 <std.isra.0+0x3c>)
   83000:	4a05      	ldr	r2, [pc, #20]	; (83018 <std.isra.0+0x40>)
   83002:	4b06      	ldr	r3, [pc, #24]	; (8301c <std.isra.0+0x44>)
   83004:	61e4      	str	r4, [r4, #28]
   83006:	6220      	str	r0, [r4, #32]
   83008:	6261      	str	r1, [r4, #36]	; 0x24
   8300a:	62a2      	str	r2, [r4, #40]	; 0x28
   8300c:	62e3      	str	r3, [r4, #44]	; 0x2c
   8300e:	bd10      	pop	{r4, pc}
   83010:	00084051 	.word	0x00084051
   83014:	00084077 	.word	0x00084077
   83018:	000840b3 	.word	0x000840b3
   8301c:	000840d7 	.word	0x000840d7

00083020 <__sfmoreglue>:
   83020:	b570      	push	{r4, r5, r6, lr}
   83022:	2568      	movs	r5, #104	; 0x68
   83024:	434d      	muls	r5, r1
   83026:	460e      	mov	r6, r1
   83028:	f105 010c 	add.w	r1, r5, #12
   8302c:	f000 fc66 	bl	838fc <_malloc_r>
   83030:	4604      	mov	r4, r0
   83032:	b140      	cbz	r0, 83046 <__sfmoreglue+0x26>
   83034:	f100 000c 	add.w	r0, r0, #12
   83038:	2100      	movs	r1, #0
   8303a:	e884 0042 	stmia.w	r4, {r1, r6}
   8303e:	60a0      	str	r0, [r4, #8]
   83040:	462a      	mov	r2, r5
   83042:	f7ff f992 	bl	8236a <memset>
   83046:	4620      	mov	r0, r4
   83048:	bd70      	pop	{r4, r5, r6, pc}

0008304a <_cleanup>:
   8304a:	4b02      	ldr	r3, [pc, #8]	; (83054 <_cleanup+0xa>)
   8304c:	6818      	ldr	r0, [r3, #0]
   8304e:	f7ff bfbd 	b.w	82fcc <_cleanup_r>
   83052:	bf00      	nop
   83054:	00084a3c 	.word	0x00084a3c

00083058 <__sinit>:
   83058:	b538      	push	{r3, r4, r5, lr}
   8305a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8305c:	4604      	mov	r4, r0
   8305e:	b9eb      	cbnz	r3, 8309c <__sinit+0x44>
   83060:	4a0f      	ldr	r2, [pc, #60]	; (830a0 <__sinit+0x48>)
   83062:	2501      	movs	r5, #1
   83064:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
   83068:	63c2      	str	r2, [r0, #60]	; 0x3c
   8306a:	6385      	str	r5, [r0, #56]	; 0x38
   8306c:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
   83070:	2003      	movs	r0, #3
   83072:	461a      	mov	r2, r3
   83074:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   83078:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
   8307c:	6860      	ldr	r0, [r4, #4]
   8307e:	2104      	movs	r1, #4
   83080:	f7ff ffaa 	bl	82fd8 <std.isra.0>
   83084:	68a0      	ldr	r0, [r4, #8]
   83086:	2109      	movs	r1, #9
   83088:	462a      	mov	r2, r5
   8308a:	f7ff ffa5 	bl	82fd8 <std.isra.0>
   8308e:	68e0      	ldr	r0, [r4, #12]
   83090:	2112      	movs	r1, #18
   83092:	2202      	movs	r2, #2
   83094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83098:	f7ff bf9e 	b.w	82fd8 <std.isra.0>
   8309c:	bd38      	pop	{r3, r4, r5, pc}
   8309e:	bf00      	nop
   830a0:	00082fcd 	.word	0x00082fcd

000830a4 <__sfp>:
   830a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   830a6:	4b1d      	ldr	r3, [pc, #116]	; (8311c <__sfp+0x78>)
   830a8:	4607      	mov	r7, r0
   830aa:	681e      	ldr	r6, [r3, #0]
   830ac:	6bb0      	ldr	r0, [r6, #56]	; 0x38
   830ae:	b910      	cbnz	r0, 830b6 <__sfp+0x12>
   830b0:	4630      	mov	r0, r6
   830b2:	f7ff ffd1 	bl	83058 <__sinit>
   830b6:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
   830ba:	68b4      	ldr	r4, [r6, #8]
   830bc:	6871      	ldr	r1, [r6, #4]
   830be:	3901      	subs	r1, #1
   830c0:	d404      	bmi.n	830cc <__sfp+0x28>
   830c2:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   830c6:	b185      	cbz	r5, 830ea <__sfp+0x46>
   830c8:	3468      	adds	r4, #104	; 0x68
   830ca:	e7f8      	b.n	830be <__sfp+0x1a>
   830cc:	6832      	ldr	r2, [r6, #0]
   830ce:	b10a      	cbz	r2, 830d4 <__sfp+0x30>
   830d0:	6836      	ldr	r6, [r6, #0]
   830d2:	e7f2      	b.n	830ba <__sfp+0x16>
   830d4:	4638      	mov	r0, r7
   830d6:	2104      	movs	r1, #4
   830d8:	f7ff ffa2 	bl	83020 <__sfmoreglue>
   830dc:	6030      	str	r0, [r6, #0]
   830de:	2800      	cmp	r0, #0
   830e0:	d1f6      	bne.n	830d0 <__sfp+0x2c>
   830e2:	240c      	movs	r4, #12
   830e4:	603c      	str	r4, [r7, #0]
   830e6:	4604      	mov	r4, r0
   830e8:	e015      	b.n	83116 <__sfp+0x72>
   830ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
   830ee:	2001      	movs	r0, #1
   830f0:	81a0      	strh	r0, [r4, #12]
   830f2:	81e3      	strh	r3, [r4, #14]
   830f4:	6665      	str	r5, [r4, #100]	; 0x64
   830f6:	6025      	str	r5, [r4, #0]
   830f8:	60a5      	str	r5, [r4, #8]
   830fa:	6065      	str	r5, [r4, #4]
   830fc:	6125      	str	r5, [r4, #16]
   830fe:	6165      	str	r5, [r4, #20]
   83100:	61a5      	str	r5, [r4, #24]
   83102:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   83106:	4629      	mov	r1, r5
   83108:	2208      	movs	r2, #8
   8310a:	f7ff f92e 	bl	8236a <memset>
   8310e:	6325      	str	r5, [r4, #48]	; 0x30
   83110:	6365      	str	r5, [r4, #52]	; 0x34
   83112:	6465      	str	r5, [r4, #68]	; 0x44
   83114:	64a5      	str	r5, [r4, #72]	; 0x48
   83116:	4620      	mov	r0, r4
   83118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8311a:	bf00      	nop
   8311c:	00084a3c 	.word	0x00084a3c

00083120 <__sfp_lock_acquire>:
   83120:	4770      	bx	lr

00083122 <__sfp_lock_release>:
   83122:	4770      	bx	lr

00083124 <__sinit_lock_acquire>:
   83124:	4770      	bx	lr

00083126 <__sinit_lock_release>:
   83126:	4770      	bx	lr

00083128 <__fp_lock_all>:
   83128:	4b02      	ldr	r3, [pc, #8]	; (83134 <__fp_lock_all+0xc>)
   8312a:	4903      	ldr	r1, [pc, #12]	; (83138 <__fp_lock_all+0x10>)
   8312c:	6818      	ldr	r0, [r3, #0]
   8312e:	f000 bae2 	b.w	836f6 <_fwalk>
   83132:	bf00      	nop
   83134:	20070010 	.word	0x20070010
   83138:	00082fc5 	.word	0x00082fc5

0008313c <__fp_unlock_all>:
   8313c:	4b02      	ldr	r3, [pc, #8]	; (83148 <__fp_unlock_all+0xc>)
   8313e:	4903      	ldr	r1, [pc, #12]	; (8314c <__fp_unlock_all+0x10>)
   83140:	6818      	ldr	r0, [r3, #0]
   83142:	f000 bad8 	b.w	836f6 <_fwalk>
   83146:	bf00      	nop
   83148:	20070010 	.word	0x20070010
   8314c:	00082fc9 	.word	0x00082fc9

00083150 <_fputwc_r>:
   83150:	8993      	ldrh	r3, [r2, #12]
   83152:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   83156:	4614      	mov	r4, r2
   83158:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
   8315c:	4680      	mov	r8, r0
   8315e:	b210      	sxth	r0, r2
   83160:	460e      	mov	r6, r1
   83162:	b930      	cbnz	r0, 83172 <_fputwc_r+0x22>
   83164:	6e67      	ldr	r7, [r4, #100]	; 0x64
   83166:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
   8316a:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
   8316e:	81a1      	strh	r1, [r4, #12]
   83170:	6663      	str	r3, [r4, #100]	; 0x64
   83172:	f000 fb29 	bl	837c8 <__locale_mb_cur_max>
   83176:	2801      	cmp	r0, #1
   83178:	d106      	bne.n	83188 <_fputwc_r+0x38>
   8317a:	b12e      	cbz	r6, 83188 <_fputwc_r+0x38>
   8317c:	2eff      	cmp	r6, #255	; 0xff
   8317e:	d803      	bhi.n	83188 <_fputwc_r+0x38>
   83180:	f88d 6004 	strb.w	r6, [sp, #4]
   83184:	4607      	mov	r7, r0
   83186:	e00f      	b.n	831a8 <_fputwc_r+0x58>
   83188:	4632      	mov	r2, r6
   8318a:	4640      	mov	r0, r8
   8318c:	a901      	add	r1, sp, #4
   8318e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83192:	f001 f809 	bl	841a8 <_wcrtomb_r>
   83196:	1c42      	adds	r2, r0, #1
   83198:	4607      	mov	r7, r0
   8319a:	d105      	bne.n	831a8 <_fputwc_r+0x58>
   8319c:	89a2      	ldrh	r2, [r4, #12]
   8319e:	f042 0040 	orr.w	r0, r2, #64	; 0x40
   831a2:	81a0      	strh	r0, [r4, #12]
   831a4:	4638      	mov	r0, r7
   831a6:	e031      	b.n	8320c <_fputwc_r+0xbc>
   831a8:	2500      	movs	r5, #0
   831aa:	42bd      	cmp	r5, r7
   831ac:	d02a      	beq.n	83204 <_fputwc_r+0xb4>
   831ae:	68a1      	ldr	r1, [r4, #8]
   831b0:	ab01      	add	r3, sp, #4
   831b2:	1e4a      	subs	r2, r1, #1
   831b4:	2a00      	cmp	r2, #0
   831b6:	60a2      	str	r2, [r4, #8]
   831b8:	da1a      	bge.n	831f0 <_fputwc_r+0xa0>
   831ba:	69a0      	ldr	r0, [r4, #24]
   831bc:	4282      	cmp	r2, r0
   831be:	db0c      	blt.n	831da <_fputwc_r+0x8a>
   831c0:	6821      	ldr	r1, [r4, #0]
   831c2:	5d5a      	ldrb	r2, [r3, r5]
   831c4:	700a      	strb	r2, [r1, #0]
   831c6:	6823      	ldr	r3, [r4, #0]
   831c8:	7819      	ldrb	r1, [r3, #0]
   831ca:	290a      	cmp	r1, #10
   831cc:	d003      	beq.n	831d6 <_fputwc_r+0x86>
   831ce:	3301      	adds	r3, #1
   831d0:	2200      	movs	r2, #0
   831d2:	6023      	str	r3, [r4, #0]
   831d4:	e013      	b.n	831fe <_fputwc_r+0xae>
   831d6:	4640      	mov	r0, r8
   831d8:	e001      	b.n	831de <_fputwc_r+0x8e>
   831da:	5d59      	ldrb	r1, [r3, r5]
   831dc:	4640      	mov	r0, r8
   831de:	4622      	mov	r2, r4
   831e0:	f000 ff88 	bl	840f4 <__swbuf_r>
   831e4:	f1b0 31ff 	subs.w	r1, r0, #4294967295
   831e8:	4248      	negs	r0, r1
   831ea:	eb50 0201 	adcs.w	r2, r0, r1
   831ee:	e006      	b.n	831fe <_fputwc_r+0xae>
   831f0:	6820      	ldr	r0, [r4, #0]
   831f2:	5d59      	ldrb	r1, [r3, r5]
   831f4:	7001      	strb	r1, [r0, #0]
   831f6:	6822      	ldr	r2, [r4, #0]
   831f8:	1c53      	adds	r3, r2, #1
   831fa:	6023      	str	r3, [r4, #0]
   831fc:	e000      	b.n	83200 <_fputwc_r+0xb0>
   831fe:	b91a      	cbnz	r2, 83208 <_fputwc_r+0xb8>
   83200:	3501      	adds	r5, #1
   83202:	e7d2      	b.n	831aa <_fputwc_r+0x5a>
   83204:	4630      	mov	r0, r6
   83206:	e001      	b.n	8320c <_fputwc_r+0xbc>
   83208:	f04f 30ff 	mov.w	r0, #4294967295
   8320c:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

00083210 <fputwc>:
   83210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83212:	4c08      	ldr	r4, [pc, #32]	; (83234 <fputwc+0x24>)
   83214:	4607      	mov	r7, r0
   83216:	6820      	ldr	r0, [r4, #0]
   83218:	460e      	mov	r6, r1
   8321a:	b118      	cbz	r0, 83224 <fputwc+0x14>
   8321c:	6b85      	ldr	r5, [r0, #56]	; 0x38
   8321e:	b90d      	cbnz	r5, 83224 <fputwc+0x14>
   83220:	f7ff ff1a 	bl	83058 <__sinit>
   83224:	6820      	ldr	r0, [r4, #0]
   83226:	4639      	mov	r1, r7
   83228:	4632      	mov	r2, r6
   8322a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8322e:	f7ff bf8f 	b.w	83150 <_fputwc_r>
   83232:	bf00      	nop
   83234:	20070010 	.word	0x20070010

00083238 <_malloc_trim_r>:
   83238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8323a:	4d23      	ldr	r5, [pc, #140]	; (832c8 <_malloc_trim_r+0x90>)
   8323c:	460e      	mov	r6, r1
   8323e:	4604      	mov	r4, r0
   83240:	f000 fd86 	bl	83d50 <__malloc_lock>
   83244:	68ab      	ldr	r3, [r5, #8]
   83246:	685f      	ldr	r7, [r3, #4]
   83248:	f027 0703 	bic.w	r7, r7, #3
   8324c:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
   83250:	1b81      	subs	r1, r0, r6
   83252:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   83256:	f022 060f 	bic.w	r6, r2, #15
   8325a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
   8325e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
   83262:	da04      	bge.n	8326e <_malloc_trim_r+0x36>
   83264:	4620      	mov	r0, r4
   83266:	f000 fd74 	bl	83d52 <__malloc_unlock>
   8326a:	2000      	movs	r0, #0
   8326c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8326e:	2100      	movs	r1, #0
   83270:	4620      	mov	r0, r4
   83272:	f000 fedd 	bl	84030 <_sbrk_r>
   83276:	68ab      	ldr	r3, [r5, #8]
   83278:	19d9      	adds	r1, r3, r7
   8327a:	4288      	cmp	r0, r1
   8327c:	d1f2      	bne.n	83264 <_malloc_trim_r+0x2c>
   8327e:	4271      	negs	r1, r6
   83280:	4620      	mov	r0, r4
   83282:	f000 fed5 	bl	84030 <_sbrk_r>
   83286:	3001      	adds	r0, #1
   83288:	d110      	bne.n	832ac <_malloc_trim_r+0x74>
   8328a:	2100      	movs	r1, #0
   8328c:	4620      	mov	r0, r4
   8328e:	f000 fecf 	bl	84030 <_sbrk_r>
   83292:	68ab      	ldr	r3, [r5, #8]
   83294:	1ac2      	subs	r2, r0, r3
   83296:	2a0f      	cmp	r2, #15
   83298:	dde4      	ble.n	83264 <_malloc_trim_r+0x2c>
   8329a:	490c      	ldr	r1, [pc, #48]	; (832cc <_malloc_trim_r+0x94>)
   8329c:	f042 0201 	orr.w	r2, r2, #1
   832a0:	6809      	ldr	r1, [r1, #0]
   832a2:	605a      	str	r2, [r3, #4]
   832a4:	1a40      	subs	r0, r0, r1
   832a6:	490a      	ldr	r1, [pc, #40]	; (832d0 <_malloc_trim_r+0x98>)
   832a8:	6008      	str	r0, [r1, #0]
   832aa:	e7db      	b.n	83264 <_malloc_trim_r+0x2c>
   832ac:	4b08      	ldr	r3, [pc, #32]	; (832d0 <_malloc_trim_r+0x98>)
   832ae:	68a8      	ldr	r0, [r5, #8]
   832b0:	681a      	ldr	r2, [r3, #0]
   832b2:	1bbf      	subs	r7, r7, r6
   832b4:	f047 0701 	orr.w	r7, r7, #1
   832b8:	6047      	str	r7, [r0, #4]
   832ba:	1b96      	subs	r6, r2, r6
   832bc:	4620      	mov	r0, r4
   832be:	601e      	str	r6, [r3, #0]
   832c0:	f000 fd47 	bl	83d52 <__malloc_unlock>
   832c4:	2001      	movs	r0, #1
   832c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   832c8:	200704bc 	.word	0x200704bc
   832cc:	200708c4 	.word	0x200708c4
   832d0:	20078a90 	.word	0x20078a90

000832d4 <_free_r>:
   832d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   832d6:	4606      	mov	r6, r0
   832d8:	460d      	mov	r5, r1
   832da:	2900      	cmp	r1, #0
   832dc:	f000 80a6 	beq.w	8342c <_free_r+0x158>
   832e0:	f000 fd36 	bl	83d50 <__malloc_lock>
   832e4:	f855 cc04 	ldr.w	ip, [r5, #-4]
   832e8:	4f51      	ldr	r7, [pc, #324]	; (83430 <_free_r+0x15c>)
   832ea:	f1a5 0308 	sub.w	r3, r5, #8
   832ee:	f02c 0201 	bic.w	r2, ip, #1
   832f2:	189c      	adds	r4, r3, r2
   832f4:	68b9      	ldr	r1, [r7, #8]
   832f6:	6860      	ldr	r0, [r4, #4]
   832f8:	428c      	cmp	r4, r1
   832fa:	f020 0003 	bic.w	r0, r0, #3
   832fe:	f00c 0101 	and.w	r1, ip, #1
   83302:	d11c      	bne.n	8333e <_free_r+0x6a>
   83304:	1882      	adds	r2, r0, r2
   83306:	b939      	cbnz	r1, 83318 <_free_r+0x44>
   83308:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8330c:	1a5b      	subs	r3, r3, r1
   8330e:	6898      	ldr	r0, [r3, #8]
   83310:	1852      	adds	r2, r2, r1
   83312:	68d9      	ldr	r1, [r3, #12]
   83314:	60c1      	str	r1, [r0, #12]
   83316:	6088      	str	r0, [r1, #8]
   83318:	4845      	ldr	r0, [pc, #276]	; (83430 <_free_r+0x15c>)
   8331a:	f042 0101 	orr.w	r1, r2, #1
   8331e:	6059      	str	r1, [r3, #4]
   83320:	6083      	str	r3, [r0, #8]
   83322:	4b44      	ldr	r3, [pc, #272]	; (83434 <_free_r+0x160>)
   83324:	6819      	ldr	r1, [r3, #0]
   83326:	428a      	cmp	r2, r1
   83328:	d304      	bcc.n	83334 <_free_r+0x60>
   8332a:	4a43      	ldr	r2, [pc, #268]	; (83438 <_free_r+0x164>)
   8332c:	4630      	mov	r0, r6
   8332e:	6811      	ldr	r1, [r2, #0]
   83330:	f7ff ff82 	bl	83238 <_malloc_trim_r>
   83334:	4630      	mov	r0, r6
   83336:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8333a:	f000 bd0a 	b.w	83d52 <__malloc_unlock>
   8333e:	6060      	str	r0, [r4, #4]
   83340:	b959      	cbnz	r1, 8335a <_free_r+0x86>
   83342:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83346:	3708      	adds	r7, #8
   83348:	1b5b      	subs	r3, r3, r5
   8334a:	1952      	adds	r2, r2, r5
   8334c:	689d      	ldr	r5, [r3, #8]
   8334e:	42bd      	cmp	r5, r7
   83350:	d005      	beq.n	8335e <_free_r+0x8a>
   83352:	68df      	ldr	r7, [r3, #12]
   83354:	60ef      	str	r7, [r5, #12]
   83356:	60bd      	str	r5, [r7, #8]
   83358:	e002      	b.n	83360 <_free_r+0x8c>
   8335a:	2100      	movs	r1, #0
   8335c:	e000      	b.n	83360 <_free_r+0x8c>
   8335e:	2101      	movs	r1, #1
   83360:	1825      	adds	r5, r4, r0
   83362:	686d      	ldr	r5, [r5, #4]
   83364:	f015 0f01 	tst.w	r5, #1
   83368:	d10f      	bne.n	8338a <_free_r+0xb6>
   8336a:	1812      	adds	r2, r2, r0
   8336c:	b949      	cbnz	r1, 83382 <_free_r+0xae>
   8336e:	68a0      	ldr	r0, [r4, #8]
   83370:	4d32      	ldr	r5, [pc, #200]	; (8343c <_free_r+0x168>)
   83372:	42a8      	cmp	r0, r5
   83374:	d105      	bne.n	83382 <_free_r+0xae>
   83376:	60eb      	str	r3, [r5, #12]
   83378:	60ab      	str	r3, [r5, #8]
   8337a:	60d8      	str	r0, [r3, #12]
   8337c:	6098      	str	r0, [r3, #8]
   8337e:	2101      	movs	r1, #1
   83380:	e003      	b.n	8338a <_free_r+0xb6>
   83382:	68e0      	ldr	r0, [r4, #12]
   83384:	68a4      	ldr	r4, [r4, #8]
   83386:	60e0      	str	r0, [r4, #12]
   83388:	6084      	str	r4, [r0, #8]
   8338a:	f042 0001 	orr.w	r0, r2, #1
   8338e:	6058      	str	r0, [r3, #4]
   83390:	509a      	str	r2, [r3, r2]
   83392:	2900      	cmp	r1, #0
   83394:	d1ce      	bne.n	83334 <_free_r+0x60>
   83396:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8339a:	d20c      	bcs.n	833b6 <_free_r+0xe2>
   8339c:	08d2      	lsrs	r2, r2, #3
   8339e:	1090      	asrs	r0, r2, #2
   833a0:	2401      	movs	r4, #1
   833a2:	fa04 f400 	lsl.w	r4, r4, r0
   833a6:	4922      	ldr	r1, [pc, #136]	; (83430 <_free_r+0x15c>)
   833a8:	6848      	ldr	r0, [r1, #4]
   833aa:	4320      	orrs	r0, r4
   833ac:	6048      	str	r0, [r1, #4]
   833ae:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
   833b2:	6881      	ldr	r1, [r0, #8]
   833b4:	e035      	b.n	83422 <_free_r+0x14e>
   833b6:	0a54      	lsrs	r4, r2, #9
   833b8:	2c04      	cmp	r4, #4
   833ba:	d802      	bhi.n	833c2 <_free_r+0xee>
   833bc:	0994      	lsrs	r4, r2, #6
   833be:	3438      	adds	r4, #56	; 0x38
   833c0:	e016      	b.n	833f0 <_free_r+0x11c>
   833c2:	2c14      	cmp	r4, #20
   833c4:	d801      	bhi.n	833ca <_free_r+0xf6>
   833c6:	345b      	adds	r4, #91	; 0x5b
   833c8:	e012      	b.n	833f0 <_free_r+0x11c>
   833ca:	2c54      	cmp	r4, #84	; 0x54
   833cc:	d802      	bhi.n	833d4 <_free_r+0x100>
   833ce:	0b14      	lsrs	r4, r2, #12
   833d0:	346e      	adds	r4, #110	; 0x6e
   833d2:	e00d      	b.n	833f0 <_free_r+0x11c>
   833d4:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
   833d8:	d802      	bhi.n	833e0 <_free_r+0x10c>
   833da:	0bd4      	lsrs	r4, r2, #15
   833dc:	3477      	adds	r4, #119	; 0x77
   833de:	e007      	b.n	833f0 <_free_r+0x11c>
   833e0:	f240 5554 	movw	r5, #1364	; 0x554
   833e4:	42ac      	cmp	r4, r5
   833e6:	d802      	bhi.n	833ee <_free_r+0x11a>
   833e8:	0c94      	lsrs	r4, r2, #18
   833ea:	347c      	adds	r4, #124	; 0x7c
   833ec:	e000      	b.n	833f0 <_free_r+0x11c>
   833ee:	247e      	movs	r4, #126	; 0x7e
   833f0:	4d0f      	ldr	r5, [pc, #60]	; (83430 <_free_r+0x15c>)
   833f2:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
   833f6:	6881      	ldr	r1, [r0, #8]
   833f8:	4281      	cmp	r1, r0
   833fa:	d10c      	bne.n	83416 <_free_r+0x142>
   833fc:	2201      	movs	r2, #1
   833fe:	10a4      	asrs	r4, r4, #2
   83400:	fa02 f404 	lsl.w	r4, r2, r4
   83404:	6868      	ldr	r0, [r5, #4]
   83406:	ea44 0200 	orr.w	r2, r4, r0
   8340a:	606a      	str	r2, [r5, #4]
   8340c:	4608      	mov	r0, r1
   8340e:	e008      	b.n	83422 <_free_r+0x14e>
   83410:	6889      	ldr	r1, [r1, #8]
   83412:	4281      	cmp	r1, r0
   83414:	d004      	beq.n	83420 <_free_r+0x14c>
   83416:	684c      	ldr	r4, [r1, #4]
   83418:	f024 0403 	bic.w	r4, r4, #3
   8341c:	42a2      	cmp	r2, r4
   8341e:	d3f7      	bcc.n	83410 <_free_r+0x13c>
   83420:	68c8      	ldr	r0, [r1, #12]
   83422:	60d8      	str	r0, [r3, #12]
   83424:	6099      	str	r1, [r3, #8]
   83426:	6083      	str	r3, [r0, #8]
   83428:	60cb      	str	r3, [r1, #12]
   8342a:	e783      	b.n	83334 <_free_r+0x60>
   8342c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8342e:	bf00      	nop
   83430:	200704bc 	.word	0x200704bc
   83434:	200708c8 	.word	0x200708c8
   83438:	20078a8c 	.word	0x20078a8c
   8343c:	200704c4 	.word	0x200704c4

00083440 <__sfvwrite_r>:
   83440:	6893      	ldr	r3, [r2, #8]
   83442:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83446:	4606      	mov	r6, r0
   83448:	460c      	mov	r4, r1
   8344a:	4691      	mov	r9, r2
   8344c:	b90b      	cbnz	r3, 83452 <__sfvwrite_r+0x12>
   8344e:	2000      	movs	r0, #0
   83450:	e14f      	b.n	836f2 <__sfvwrite_r+0x2b2>
   83452:	8988      	ldrh	r0, [r1, #12]
   83454:	f000 0108 	and.w	r1, r0, #8
   83458:	b20a      	sxth	r2, r1
   8345a:	b10a      	cbz	r2, 83460 <__sfvwrite_r+0x20>
   8345c:	6923      	ldr	r3, [r4, #16]
   8345e:	b95b      	cbnz	r3, 83478 <__sfvwrite_r+0x38>
   83460:	4630      	mov	r0, r6
   83462:	4621      	mov	r1, r4
   83464:	f7ff fc9a 	bl	82d9c <__swsetup_r>
   83468:	b130      	cbz	r0, 83478 <__sfvwrite_r+0x38>
   8346a:	89a1      	ldrh	r1, [r4, #12]
   8346c:	2209      	movs	r2, #9
   8346e:	f041 0040 	orr.w	r0, r1, #64	; 0x40
   83472:	81a0      	strh	r0, [r4, #12]
   83474:	6032      	str	r2, [r6, #0]
   83476:	e13a      	b.n	836ee <__sfvwrite_r+0x2ae>
   83478:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
   8347c:	f8d9 8000 	ldr.w	r8, [r9]
   83480:	f00a 0c02 	and.w	ip, sl, #2
   83484:	fa0f f58c 	sxth.w	r5, ip
   83488:	b315      	cbz	r5, 834d0 <__sfvwrite_r+0x90>
   8348a:	f04f 0a00 	mov.w	sl, #0
   8348e:	4657      	mov	r7, sl
   83490:	b937      	cbnz	r7, 834a0 <__sfvwrite_r+0x60>
   83492:	f8d8 a000 	ldr.w	sl, [r8]
   83496:	f8d8 7004 	ldr.w	r7, [r8, #4]
   8349a:	f108 0808 	add.w	r8, r8, #8
   8349e:	e7f7      	b.n	83490 <__sfvwrite_r+0x50>
   834a0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   834a4:	bf34      	ite	cc
   834a6:	463b      	movcc	r3, r7
   834a8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
   834ac:	4630      	mov	r0, r6
   834ae:	69e1      	ldr	r1, [r4, #28]
   834b0:	4652      	mov	r2, sl
   834b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
   834b4:	47a8      	blx	r5
   834b6:	2800      	cmp	r0, #0
   834b8:	f340 8115 	ble.w	836e6 <__sfvwrite_r+0x2a6>
   834bc:	f8d9 1008 	ldr.w	r1, [r9, #8]
   834c0:	4482      	add	sl, r0
   834c2:	1a3f      	subs	r7, r7, r0
   834c4:	1a08      	subs	r0, r1, r0
   834c6:	f8c9 0008 	str.w	r0, [r9, #8]
   834ca:	2800      	cmp	r0, #0
   834cc:	d1e0      	bne.n	83490 <__sfvwrite_r+0x50>
   834ce:	e7be      	b.n	8344e <__sfvwrite_r+0xe>
   834d0:	f01a 0a01 	ands.w	sl, sl, #1
   834d4:	d004      	beq.n	834e0 <__sfvwrite_r+0xa0>
   834d6:	46ab      	mov	fp, r5
   834d8:	9501      	str	r5, [sp, #4]
   834da:	462f      	mov	r7, r5
   834dc:	46aa      	mov	sl, r5
   834de:	e0c7      	b.n	83670 <__sfvwrite_r+0x230>
   834e0:	4655      	mov	r5, sl
   834e2:	b935      	cbnz	r5, 834f2 <__sfvwrite_r+0xb2>
   834e4:	f8d8 a000 	ldr.w	sl, [r8]
   834e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
   834ec:	f108 0808 	add.w	r8, r8, #8
   834f0:	e7f7      	b.n	834e2 <__sfvwrite_r+0xa2>
   834f2:	89a2      	ldrh	r2, [r4, #12]
   834f4:	f8d4 b008 	ldr.w	fp, [r4, #8]
   834f8:	f402 7000 	and.w	r0, r2, #512	; 0x200
   834fc:	b203      	sxth	r3, r0
   834fe:	2b00      	cmp	r3, #0
   83500:	d052      	beq.n	835a8 <__sfvwrite_r+0x168>
   83502:	455d      	cmp	r5, fp
   83504:	d340      	bcc.n	83588 <__sfvwrite_r+0x148>
   83506:	f412 6f90 	tst.w	r2, #1152	; 0x480
   8350a:	d03b      	beq.n	83584 <__sfvwrite_r+0x144>
   8350c:	6963      	ldr	r3, [r4, #20]
   8350e:	f04f 0b03 	mov.w	fp, #3
   83512:	fb0b f303 	mul.w	r3, fp, r3
   83516:	6921      	ldr	r1, [r4, #16]
   83518:	6827      	ldr	r7, [r4, #0]
   8351a:	2002      	movs	r0, #2
   8351c:	1a7f      	subs	r7, r7, r1
   8351e:	fb93 fcf0 	sdiv	ip, r3, r0
   83522:	1c7b      	adds	r3, r7, #1
   83524:	1958      	adds	r0, r3, r5
   83526:	f402 6280 	and.w	r2, r2, #1024	; 0x400
   8352a:	4584      	cmp	ip, r0
   8352c:	bf28      	it	cs
   8352e:	4660      	movcs	r0, ip
   83530:	b213      	sxth	r3, r2
   83532:	9001      	str	r0, [sp, #4]
   83534:	4630      	mov	r0, r6
   83536:	b17b      	cbz	r3, 83558 <__sfvwrite_r+0x118>
   83538:	9901      	ldr	r1, [sp, #4]
   8353a:	f000 f9df 	bl	838fc <_malloc_r>
   8353e:	4683      	mov	fp, r0
   83540:	b198      	cbz	r0, 8356a <__sfvwrite_r+0x12a>
   83542:	6921      	ldr	r1, [r4, #16]
   83544:	463a      	mov	r2, r7
   83546:	f7fe ff07 	bl	82358 <memcpy>
   8354a:	89a1      	ldrh	r1, [r4, #12]
   8354c:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
   83550:	f040 0280 	orr.w	r2, r0, #128	; 0x80
   83554:	81a2      	strh	r2, [r4, #12]
   83556:	e00b      	b.n	83570 <__sfvwrite_r+0x130>
   83558:	9a01      	ldr	r2, [sp, #4]
   8355a:	f000 fbfb 	bl	83d54 <_realloc_r>
   8355e:	4683      	mov	fp, r0
   83560:	b930      	cbnz	r0, 83570 <__sfvwrite_r+0x130>
   83562:	4630      	mov	r0, r6
   83564:	6921      	ldr	r1, [r4, #16]
   83566:	f7ff feb5 	bl	832d4 <_free_r>
   8356a:	230c      	movs	r3, #12
   8356c:	6033      	str	r3, [r6, #0]
   8356e:	e0ba      	b.n	836e6 <__sfvwrite_r+0x2a6>
   83570:	9901      	ldr	r1, [sp, #4]
   83572:	eb0b 0307 	add.w	r3, fp, r7
   83576:	1bcf      	subs	r7, r1, r7
   83578:	f8c4 b010 	str.w	fp, [r4, #16]
   8357c:	6023      	str	r3, [r4, #0]
   8357e:	6161      	str	r1, [r4, #20]
   83580:	46ab      	mov	fp, r5
   83582:	60a7      	str	r7, [r4, #8]
   83584:	455d      	cmp	r5, fp
   83586:	d200      	bcs.n	8358a <__sfvwrite_r+0x14a>
   83588:	46ab      	mov	fp, r5
   8358a:	465a      	mov	r2, fp
   8358c:	4651      	mov	r1, sl
   8358e:	6820      	ldr	r0, [r4, #0]
   83590:	f000 fbc4 	bl	83d1c <memmove>
   83594:	68a0      	ldr	r0, [r4, #8]
   83596:	6823      	ldr	r3, [r4, #0]
   83598:	ebcb 0200 	rsb	r2, fp, r0
   8359c:	eb03 010b 	add.w	r1, r3, fp
   835a0:	60a2      	str	r2, [r4, #8]
   835a2:	6021      	str	r1, [r4, #0]
   835a4:	46ab      	mov	fp, r5
   835a6:	e02a      	b.n	835fe <__sfvwrite_r+0x1be>
   835a8:	6820      	ldr	r0, [r4, #0]
   835aa:	6921      	ldr	r1, [r4, #16]
   835ac:	4288      	cmp	r0, r1
   835ae:	d90f      	bls.n	835d0 <__sfvwrite_r+0x190>
   835b0:	455d      	cmp	r5, fp
   835b2:	d90d      	bls.n	835d0 <__sfvwrite_r+0x190>
   835b4:	4651      	mov	r1, sl
   835b6:	465a      	mov	r2, fp
   835b8:	f000 fbb0 	bl	83d1c <memmove>
   835bc:	6822      	ldr	r2, [r4, #0]
   835be:	4621      	mov	r1, r4
   835c0:	eb02 000b 	add.w	r0, r2, fp
   835c4:	6020      	str	r0, [r4, #0]
   835c6:	4630      	mov	r0, r6
   835c8:	f7ff fc54 	bl	82e74 <_fflush_r>
   835cc:	b1b8      	cbz	r0, 835fe <__sfvwrite_r+0x1be>
   835ce:	e08a      	b.n	836e6 <__sfvwrite_r+0x2a6>
   835d0:	6963      	ldr	r3, [r4, #20]
   835d2:	429d      	cmp	r5, r3
   835d4:	d308      	bcc.n	835e8 <__sfvwrite_r+0x1a8>
   835d6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   835d8:	4630      	mov	r0, r6
   835da:	69e1      	ldr	r1, [r4, #28]
   835dc:	4652      	mov	r2, sl
   835de:	47b8      	blx	r7
   835e0:	f1b0 0b00 	subs.w	fp, r0, #0
   835e4:	dc0b      	bgt.n	835fe <__sfvwrite_r+0x1be>
   835e6:	e07e      	b.n	836e6 <__sfvwrite_r+0x2a6>
   835e8:	4651      	mov	r1, sl
   835ea:	462a      	mov	r2, r5
   835ec:	f000 fb96 	bl	83d1c <memmove>
   835f0:	68a2      	ldr	r2, [r4, #8]
   835f2:	6823      	ldr	r3, [r4, #0]
   835f4:	1b50      	subs	r0, r2, r5
   835f6:	1959      	adds	r1, r3, r5
   835f8:	46ab      	mov	fp, r5
   835fa:	60a0      	str	r0, [r4, #8]
   835fc:	6021      	str	r1, [r4, #0]
   835fe:	f8d9 0008 	ldr.w	r0, [r9, #8]
   83602:	44da      	add	sl, fp
   83604:	ebcb 0200 	rsb	r2, fp, r0
   83608:	ebcb 0505 	rsb	r5, fp, r5
   8360c:	f8c9 2008 	str.w	r2, [r9, #8]
   83610:	2a00      	cmp	r2, #0
   83612:	f47f af66 	bne.w	834e2 <__sfvwrite_r+0xa2>
   83616:	e71a      	b.n	8344e <__sfvwrite_r+0xe>
   83618:	9801      	ldr	r0, [sp, #4]
   8361a:	2800      	cmp	r0, #0
   8361c:	d032      	beq.n	83684 <__sfvwrite_r+0x244>
   8361e:	6820      	ldr	r0, [r4, #0]
   83620:	6921      	ldr	r1, [r4, #16]
   83622:	45d3      	cmp	fp, sl
   83624:	bf34      	ite	cc
   83626:	465b      	movcc	r3, fp
   83628:	4653      	movcs	r3, sl
   8362a:	4288      	cmp	r0, r1
   8362c:	68a5      	ldr	r5, [r4, #8]
   8362e:	f8d4 e014 	ldr.w	lr, [r4, #20]
   83632:	d937      	bls.n	836a4 <__sfvwrite_r+0x264>
   83634:	4475      	add	r5, lr
   83636:	42ab      	cmp	r3, r5
   83638:	dd34      	ble.n	836a4 <__sfvwrite_r+0x264>
   8363a:	4639      	mov	r1, r7
   8363c:	462a      	mov	r2, r5
   8363e:	f000 fb6d 	bl	83d1c <memmove>
   83642:	6820      	ldr	r0, [r4, #0]
   83644:	4621      	mov	r1, r4
   83646:	1943      	adds	r3, r0, r5
   83648:	6023      	str	r3, [r4, #0]
   8364a:	4630      	mov	r0, r6
   8364c:	f7ff fc12 	bl	82e74 <_fflush_r>
   83650:	2800      	cmp	r0, #0
   83652:	d148      	bne.n	836e6 <__sfvwrite_r+0x2a6>
   83654:	ebbb 0b05 	subs.w	fp, fp, r5
   83658:	d03d      	beq.n	836d6 <__sfvwrite_r+0x296>
   8365a:	f8d9 2008 	ldr.w	r2, [r9, #8]
   8365e:	197f      	adds	r7, r7, r5
   83660:	ebc5 0a0a 	rsb	sl, r5, sl
   83664:	1b55      	subs	r5, r2, r5
   83666:	f8c9 5008 	str.w	r5, [r9, #8]
   8366a:	2d00      	cmp	r5, #0
   8366c:	f43f aeef 	beq.w	8344e <__sfvwrite_r+0xe>
   83670:	f1ba 0f00 	cmp.w	sl, #0
   83674:	d1d0      	bne.n	83618 <__sfvwrite_r+0x1d8>
   83676:	2100      	movs	r1, #0
   83678:	e898 0480 	ldmia.w	r8, {r7, sl}
   8367c:	9101      	str	r1, [sp, #4]
   8367e:	f108 0808 	add.w	r8, r8, #8
   83682:	e7f5      	b.n	83670 <__sfvwrite_r+0x230>
   83684:	4638      	mov	r0, r7
   83686:	210a      	movs	r1, #10
   83688:	4652      	mov	r2, sl
   8368a:	f000 fb39 	bl	83d00 <memchr>
   8368e:	b120      	cbz	r0, 8369a <__sfvwrite_r+0x25a>
   83690:	f100 0101 	add.w	r1, r0, #1
   83694:	ebc7 0b01 	rsb	fp, r7, r1
   83698:	e001      	b.n	8369e <__sfvwrite_r+0x25e>
   8369a:	f10a 0b01 	add.w	fp, sl, #1
   8369e:	2201      	movs	r2, #1
   836a0:	9201      	str	r2, [sp, #4]
   836a2:	e7bc      	b.n	8361e <__sfvwrite_r+0x1de>
   836a4:	4573      	cmp	r3, lr
   836a6:	db08      	blt.n	836ba <__sfvwrite_r+0x27a>
   836a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   836aa:	4630      	mov	r0, r6
   836ac:	69e1      	ldr	r1, [r4, #28]
   836ae:	463a      	mov	r2, r7
   836b0:	4673      	mov	r3, lr
   836b2:	47a8      	blx	r5
   836b4:	1e05      	subs	r5, r0, #0
   836b6:	dccd      	bgt.n	83654 <__sfvwrite_r+0x214>
   836b8:	e015      	b.n	836e6 <__sfvwrite_r+0x2a6>
   836ba:	461a      	mov	r2, r3
   836bc:	4639      	mov	r1, r7
   836be:	9300      	str	r3, [sp, #0]
   836c0:	f000 fb2c 	bl	83d1c <memmove>
   836c4:	9b00      	ldr	r3, [sp, #0]
   836c6:	6825      	ldr	r5, [r4, #0]
   836c8:	68a0      	ldr	r0, [r4, #8]
   836ca:	18e9      	adds	r1, r5, r3
   836cc:	1ac2      	subs	r2, r0, r3
   836ce:	60a2      	str	r2, [r4, #8]
   836d0:	6021      	str	r1, [r4, #0]
   836d2:	461d      	mov	r5, r3
   836d4:	e7be      	b.n	83654 <__sfvwrite_r+0x214>
   836d6:	4630      	mov	r0, r6
   836d8:	4621      	mov	r1, r4
   836da:	f7ff fbcb 	bl	82e74 <_fflush_r>
   836de:	b910      	cbnz	r0, 836e6 <__sfvwrite_r+0x2a6>
   836e0:	f8cd b004 	str.w	fp, [sp, #4]
   836e4:	e7b9      	b.n	8365a <__sfvwrite_r+0x21a>
   836e6:	89a2      	ldrh	r2, [r4, #12]
   836e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
   836ec:	81a3      	strh	r3, [r4, #12]
   836ee:	f04f 30ff 	mov.w	r0, #4294967295
   836f2:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

000836f6 <_fwalk>:
   836f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836fa:	4604      	mov	r4, r0
   836fc:	4688      	mov	r8, r1
   836fe:	f7ff fd0f 	bl	83120 <__sfp_lock_acquire>
   83702:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
   83706:	2600      	movs	r6, #0
   83708:	b18c      	cbz	r4, 8372e <_fwalk+0x38>
   8370a:	68a5      	ldr	r5, [r4, #8]
   8370c:	6867      	ldr	r7, [r4, #4]
   8370e:	3f01      	subs	r7, #1
   83710:	d40b      	bmi.n	8372a <_fwalk+0x34>
   83712:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   83716:	b133      	cbz	r3, 83726 <_fwalk+0x30>
   83718:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
   8371c:	1c43      	adds	r3, r0, #1
   8371e:	d002      	beq.n	83726 <_fwalk+0x30>
   83720:	4628      	mov	r0, r5
   83722:	47c0      	blx	r8
   83724:	4306      	orrs	r6, r0
   83726:	3568      	adds	r5, #104	; 0x68
   83728:	e7f1      	b.n	8370e <_fwalk+0x18>
   8372a:	6824      	ldr	r4, [r4, #0]
   8372c:	e7ec      	b.n	83708 <_fwalk+0x12>
   8372e:	f7ff fcf8 	bl	83122 <__sfp_lock_release>
   83732:	4630      	mov	r0, r6
   83734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083738 <_fwalk_reent>:
   83738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8373c:	4680      	mov	r8, r0
   8373e:	4689      	mov	r9, r1
   83740:	f7ff fcee 	bl	83120 <__sfp_lock_acquire>
   83744:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
   83748:	2600      	movs	r6, #0
   8374a:	b194      	cbz	r4, 83772 <_fwalk_reent+0x3a>
   8374c:	68a5      	ldr	r5, [r4, #8]
   8374e:	6867      	ldr	r7, [r4, #4]
   83750:	3f01      	subs	r7, #1
   83752:	d40c      	bmi.n	8376e <_fwalk_reent+0x36>
   83754:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   83758:	b13b      	cbz	r3, 8376a <_fwalk_reent+0x32>
   8375a:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
   8375e:	1c43      	adds	r3, r0, #1
   83760:	d003      	beq.n	8376a <_fwalk_reent+0x32>
   83762:	4640      	mov	r0, r8
   83764:	4629      	mov	r1, r5
   83766:	47c8      	blx	r9
   83768:	4306      	orrs	r6, r0
   8376a:	3568      	adds	r5, #104	; 0x68
   8376c:	e7f0      	b.n	83750 <_fwalk_reent+0x18>
   8376e:	6824      	ldr	r4, [r4, #0]
   83770:	e7eb      	b.n	8374a <_fwalk_reent+0x12>
   83772:	f7ff fcd6 	bl	83122 <__sfp_lock_release>
   83776:	4630      	mov	r0, r6
   83778:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008377c <_setlocale_r>:
   8377c:	b510      	push	{r4, lr}
   8377e:	4614      	mov	r4, r2
   83780:	b90a      	cbnz	r2, 83786 <_setlocale_r+0xa>
   83782:	480c      	ldr	r0, [pc, #48]	; (837b4 <_setlocale_r+0x38>)
   83784:	bd10      	pop	{r4, pc}
   83786:	4610      	mov	r0, r2
   83788:	490b      	ldr	r1, [pc, #44]	; (837b8 <_setlocale_r+0x3c>)
   8378a:	f000 fca8 	bl	840de <strcmp>
   8378e:	2800      	cmp	r0, #0
   83790:	d0f7      	beq.n	83782 <_setlocale_r+0x6>
   83792:	4620      	mov	r0, r4
   83794:	4907      	ldr	r1, [pc, #28]	; (837b4 <_setlocale_r+0x38>)
   83796:	f000 fca2 	bl	840de <strcmp>
   8379a:	2800      	cmp	r0, #0
   8379c:	d0f1      	beq.n	83782 <_setlocale_r+0x6>
   8379e:	4620      	mov	r0, r4
   837a0:	4906      	ldr	r1, [pc, #24]	; (837bc <_setlocale_r+0x40>)
   837a2:	f000 fc9c 	bl	840de <strcmp>
   837a6:	4b03      	ldr	r3, [pc, #12]	; (837b4 <_setlocale_r+0x38>)
   837a8:	2800      	cmp	r0, #0
   837aa:	bf0c      	ite	eq
   837ac:	4618      	moveq	r0, r3
   837ae:	2000      	movne	r0, #0
   837b0:	bd10      	pop	{r4, pc}
   837b2:	bf00      	nop
   837b4:	00084a40 	.word	0x00084a40
   837b8:	00084a84 	.word	0x00084a84
   837bc:	00084a8b 	.word	0x00084a8b

000837c0 <__locale_charset>:
   837c0:	4800      	ldr	r0, [pc, #0]	; (837c4 <__locale_charset+0x4>)
   837c2:	4770      	bx	lr
   837c4:	20070440 	.word	0x20070440

000837c8 <__locale_mb_cur_max>:
   837c8:	4b01      	ldr	r3, [pc, #4]	; (837d0 <__locale_mb_cur_max+0x8>)
   837ca:	6a18      	ldr	r0, [r3, #32]
   837cc:	4770      	bx	lr
   837ce:	bf00      	nop
   837d0:	20070440 	.word	0x20070440

000837d4 <__locale_msgcharset>:
   837d4:	4800      	ldr	r0, [pc, #0]	; (837d8 <__locale_msgcharset+0x4>)
   837d6:	4770      	bx	lr
   837d8:	20070464 	.word	0x20070464

000837dc <__locale_cjk_lang>:
   837dc:	2000      	movs	r0, #0
   837de:	4770      	bx	lr

000837e0 <_localeconv_r>:
   837e0:	4800      	ldr	r0, [pc, #0]	; (837e4 <_localeconv_r+0x4>)
   837e2:	4770      	bx	lr
   837e4:	20070484 	.word	0x20070484

000837e8 <setlocale>:
   837e8:	460a      	mov	r2, r1
   837ea:	4903      	ldr	r1, [pc, #12]	; (837f8 <setlocale+0x10>)
   837ec:	4603      	mov	r3, r0
   837ee:	6808      	ldr	r0, [r1, #0]
   837f0:	4619      	mov	r1, r3
   837f2:	f7ff bfc3 	b.w	8377c <_setlocale_r>
   837f6:	bf00      	nop
   837f8:	20070010 	.word	0x20070010

000837fc <localeconv>:
   837fc:	4800      	ldr	r0, [pc, #0]	; (83800 <localeconv+0x4>)
   837fe:	4770      	bx	lr
   83800:	20070484 	.word	0x20070484

00083804 <__smakebuf_r>:
   83804:	b5f0      	push	{r4, r5, r6, r7, lr}
   83806:	898b      	ldrh	r3, [r1, #12]
   83808:	460c      	mov	r4, r1
   8380a:	f003 0102 	and.w	r1, r3, #2
   8380e:	b20a      	sxth	r2, r1
   83810:	b091      	sub	sp, #68	; 0x44
   83812:	4606      	mov	r6, r0
   83814:	2a00      	cmp	r2, #0
   83816:	d13f      	bne.n	83898 <__smakebuf_r+0x94>
   83818:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8381c:	2900      	cmp	r1, #0
   8381e:	da0d      	bge.n	8383c <__smakebuf_r+0x38>
   83820:	89a7      	ldrh	r7, [r4, #12]
   83822:	f007 0280 	and.w	r2, r7, #128	; 0x80
   83826:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
   8382a:	b210      	sxth	r0, r2
   8382c:	2800      	cmp	r0, #0
   8382e:	bf0c      	ite	eq
   83830:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   83834:	2540      	movne	r5, #64	; 0x40
   83836:	81a3      	strh	r3, [r4, #12]
   83838:	2700      	movs	r7, #0
   8383a:	e020      	b.n	8387e <__smakebuf_r+0x7a>
   8383c:	aa01      	add	r2, sp, #4
   8383e:	f000 fd75 	bl	8432c <_fstat_r>
   83842:	2800      	cmp	r0, #0
   83844:	dbec      	blt.n	83820 <__smakebuf_r+0x1c>
   83846:	9802      	ldr	r0, [sp, #8]
   83848:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
   8384c:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
   83850:	425f      	negs	r7, r3
   83852:	415f      	adcs	r7, r3
   83854:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
   83858:	d10b      	bne.n	83872 <__smakebuf_r+0x6e>
   8385a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   8385c:	4a1d      	ldr	r2, [pc, #116]	; (838d4 <__smakebuf_r+0xd0>)
   8385e:	4291      	cmp	r1, r2
   83860:	d107      	bne.n	83872 <__smakebuf_r+0x6e>
   83862:	89a3      	ldrh	r3, [r4, #12]
   83864:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83868:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
   8386c:	81a1      	strh	r1, [r4, #12]
   8386e:	64e5      	str	r5, [r4, #76]	; 0x4c
   83870:	e005      	b.n	8387e <__smakebuf_r+0x7a>
   83872:	89a0      	ldrh	r0, [r4, #12]
   83874:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
   83878:	81a5      	strh	r5, [r4, #12]
   8387a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8387e:	4630      	mov	r0, r6
   83880:	4629      	mov	r1, r5
   83882:	f000 f83b 	bl	838fc <_malloc_r>
   83886:	b970      	cbnz	r0, 838a6 <__smakebuf_r+0xa2>
   83888:	89a3      	ldrh	r3, [r4, #12]
   8388a:	f403 7200 	and.w	r2, r3, #512	; 0x200
   8388e:	b210      	sxth	r0, r2
   83890:	b9e8      	cbnz	r0, 838ce <__smakebuf_r+0xca>
   83892:	f043 0102 	orr.w	r1, r3, #2
   83896:	81a1      	strh	r1, [r4, #12]
   83898:	f104 0343 	add.w	r3, r4, #67	; 0x43
   8389c:	2201      	movs	r2, #1
   8389e:	6023      	str	r3, [r4, #0]
   838a0:	6123      	str	r3, [r4, #16]
   838a2:	6162      	str	r2, [r4, #20]
   838a4:	e013      	b.n	838ce <__smakebuf_r+0xca>
   838a6:	89a2      	ldrh	r2, [r4, #12]
   838a8:	490b      	ldr	r1, [pc, #44]	; (838d8 <__smakebuf_r+0xd4>)
   838aa:	f042 0380 	orr.w	r3, r2, #128	; 0x80
   838ae:	63f1      	str	r1, [r6, #60]	; 0x3c
   838b0:	81a3      	strh	r3, [r4, #12]
   838b2:	6020      	str	r0, [r4, #0]
   838b4:	6120      	str	r0, [r4, #16]
   838b6:	6165      	str	r5, [r4, #20]
   838b8:	b14f      	cbz	r7, 838ce <__smakebuf_r+0xca>
   838ba:	4630      	mov	r0, r6
   838bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   838c0:	f000 fd46 	bl	84350 <_isatty_r>
   838c4:	b118      	cbz	r0, 838ce <__smakebuf_r+0xca>
   838c6:	89a0      	ldrh	r0, [r4, #12]
   838c8:	f040 0101 	orr.w	r1, r0, #1
   838cc:	81a1      	strh	r1, [r4, #12]
   838ce:	b011      	add	sp, #68	; 0x44
   838d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   838d2:	bf00      	nop
   838d4:	000840b3 	.word	0x000840b3
   838d8:	00082fcd 	.word	0x00082fcd

000838dc <malloc>:
   838dc:	4b02      	ldr	r3, [pc, #8]	; (838e8 <malloc+0xc>)
   838de:	4601      	mov	r1, r0
   838e0:	6818      	ldr	r0, [r3, #0]
   838e2:	f000 b80b 	b.w	838fc <_malloc_r>
   838e6:	bf00      	nop
   838e8:	20070010 	.word	0x20070010

000838ec <free>:
   838ec:	4b02      	ldr	r3, [pc, #8]	; (838f8 <free+0xc>)
   838ee:	4601      	mov	r1, r0
   838f0:	6818      	ldr	r0, [r3, #0]
   838f2:	f7ff bcef 	b.w	832d4 <_free_r>
   838f6:	bf00      	nop
   838f8:	20070010 	.word	0x20070010

000838fc <_malloc_r>:
   838fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83900:	f101 040b 	add.w	r4, r1, #11
   83904:	2c16      	cmp	r4, #22
   83906:	4606      	mov	r6, r0
   83908:	d903      	bls.n	83912 <_malloc_r+0x16>
   8390a:	f034 0407 	bics.w	r4, r4, #7
   8390e:	d501      	bpl.n	83914 <_malloc_r+0x18>
   83910:	e002      	b.n	83918 <_malloc_r+0x1c>
   83912:	2410      	movs	r4, #16
   83914:	428c      	cmp	r4, r1
   83916:	d202      	bcs.n	8391e <_malloc_r+0x22>
   83918:	250c      	movs	r5, #12
   8391a:	6035      	str	r5, [r6, #0]
   8391c:	e1d9      	b.n	83cd2 <_malloc_r+0x3d6>
   8391e:	4630      	mov	r0, r6
   83920:	f000 fa16 	bl	83d50 <__malloc_lock>
   83924:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   83928:	d214      	bcs.n	83954 <_malloc_r+0x58>
   8392a:	4da0      	ldr	r5, [pc, #640]	; (83bac <_malloc_r+0x2b0>)
   8392c:	08e1      	lsrs	r1, r4, #3
   8392e:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
   83932:	68c5      	ldr	r5, [r0, #12]
   83934:	4285      	cmp	r5, r0
   83936:	d105      	bne.n	83944 <_malloc_r+0x48>
   83938:	f105 0308 	add.w	r3, r5, #8
   8393c:	696d      	ldr	r5, [r5, #20]
   8393e:	1c8a      	adds	r2, r1, #2
   83940:	429d      	cmp	r5, r3
   83942:	d044      	beq.n	839ce <_malloc_r+0xd2>
   83944:	68e8      	ldr	r0, [r5, #12]
   83946:	68a9      	ldr	r1, [r5, #8]
   83948:	686a      	ldr	r2, [r5, #4]
   8394a:	60c8      	str	r0, [r1, #12]
   8394c:	f022 0303 	bic.w	r3, r2, #3
   83950:	6081      	str	r1, [r0, #8]
   83952:	e059      	b.n	83a08 <_malloc_r+0x10c>
   83954:	0a62      	lsrs	r2, r4, #9
   83956:	d101      	bne.n	8395c <_malloc_r+0x60>
   83958:	08e2      	lsrs	r2, r4, #3
   8395a:	e01b      	b.n	83994 <_malloc_r+0x98>
   8395c:	2a04      	cmp	r2, #4
   8395e:	d802      	bhi.n	83966 <_malloc_r+0x6a>
   83960:	09a2      	lsrs	r2, r4, #6
   83962:	3238      	adds	r2, #56	; 0x38
   83964:	e016      	b.n	83994 <_malloc_r+0x98>
   83966:	2a14      	cmp	r2, #20
   83968:	d801      	bhi.n	8396e <_malloc_r+0x72>
   8396a:	325b      	adds	r2, #91	; 0x5b
   8396c:	e012      	b.n	83994 <_malloc_r+0x98>
   8396e:	2a54      	cmp	r2, #84	; 0x54
   83970:	d802      	bhi.n	83978 <_malloc_r+0x7c>
   83972:	0b22      	lsrs	r2, r4, #12
   83974:	326e      	adds	r2, #110	; 0x6e
   83976:	e00d      	b.n	83994 <_malloc_r+0x98>
   83978:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8397c:	d802      	bhi.n	83984 <_malloc_r+0x88>
   8397e:	0be2      	lsrs	r2, r4, #15
   83980:	3277      	adds	r2, #119	; 0x77
   83982:	e007      	b.n	83994 <_malloc_r+0x98>
   83984:	f240 5354 	movw	r3, #1364	; 0x554
   83988:	429a      	cmp	r2, r3
   8398a:	d802      	bhi.n	83992 <_malloc_r+0x96>
   8398c:	0ca2      	lsrs	r2, r4, #18
   8398e:	327c      	adds	r2, #124	; 0x7c
   83990:	e000      	b.n	83994 <_malloc_r+0x98>
   83992:	227e      	movs	r2, #126	; 0x7e
   83994:	4885      	ldr	r0, [pc, #532]	; (83bac <_malloc_r+0x2b0>)
   83996:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
   8399a:	68dd      	ldr	r5, [r3, #12]
   8399c:	429d      	cmp	r5, r3
   8399e:	d015      	beq.n	839cc <_malloc_r+0xd0>
   839a0:	6869      	ldr	r1, [r5, #4]
   839a2:	f021 0103 	bic.w	r1, r1, #3
   839a6:	1b08      	subs	r0, r1, r4
   839a8:	280f      	cmp	r0, #15
   839aa:	dd01      	ble.n	839b0 <_malloc_r+0xb4>
   839ac:	3a01      	subs	r2, #1
   839ae:	e00d      	b.n	839cc <_malloc_r+0xd0>
   839b0:	2800      	cmp	r0, #0
   839b2:	db09      	blt.n	839c8 <_malloc_r+0xcc>
   839b4:	68eb      	ldr	r3, [r5, #12]
   839b6:	68aa      	ldr	r2, [r5, #8]
   839b8:	60d3      	str	r3, [r2, #12]
   839ba:	609a      	str	r2, [r3, #8]
   839bc:	186b      	adds	r3, r5, r1
   839be:	685a      	ldr	r2, [r3, #4]
   839c0:	f042 0001 	orr.w	r0, r2, #1
   839c4:	6058      	str	r0, [r3, #4]
   839c6:	e190      	b.n	83cea <_malloc_r+0x3ee>
   839c8:	68ed      	ldr	r5, [r5, #12]
   839ca:	e7e7      	b.n	8399c <_malloc_r+0xa0>
   839cc:	3201      	adds	r2, #1
   839ce:	4977      	ldr	r1, [pc, #476]	; (83bac <_malloc_r+0x2b0>)
   839d0:	690d      	ldr	r5, [r1, #16]
   839d2:	f101 0708 	add.w	r7, r1, #8
   839d6:	42bd      	cmp	r5, r7
   839d8:	d068      	beq.n	83aac <_malloc_r+0x1b0>
   839da:	6868      	ldr	r0, [r5, #4]
   839dc:	f020 0303 	bic.w	r3, r0, #3
   839e0:	1b18      	subs	r0, r3, r4
   839e2:	280f      	cmp	r0, #15
   839e4:	dd0c      	ble.n	83a00 <_malloc_r+0x104>
   839e6:	192b      	adds	r3, r5, r4
   839e8:	614b      	str	r3, [r1, #20]
   839ea:	610b      	str	r3, [r1, #16]
   839ec:	f044 0401 	orr.w	r4, r4, #1
   839f0:	f040 0101 	orr.w	r1, r0, #1
   839f4:	606c      	str	r4, [r5, #4]
   839f6:	60df      	str	r7, [r3, #12]
   839f8:	609f      	str	r7, [r3, #8]
   839fa:	6059      	str	r1, [r3, #4]
   839fc:	5018      	str	r0, [r3, r0]
   839fe:	e174      	b.n	83cea <_malloc_r+0x3ee>
   83a00:	2800      	cmp	r0, #0
   83a02:	614f      	str	r7, [r1, #20]
   83a04:	610f      	str	r7, [r1, #16]
   83a06:	db01      	blt.n	83a0c <_malloc_r+0x110>
   83a08:	18eb      	adds	r3, r5, r3
   83a0a:	e7d8      	b.n	839be <_malloc_r+0xc2>
   83a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83a10:	d20f      	bcs.n	83a32 <_malloc_r+0x136>
   83a12:	08db      	lsrs	r3, r3, #3
   83a14:	1098      	asrs	r0, r3, #2
   83a16:	2701      	movs	r7, #1
   83a18:	fa07 f700 	lsl.w	r7, r7, r0
   83a1c:	6848      	ldr	r0, [r1, #4]
   83a1e:	4307      	orrs	r7, r0
   83a20:	604f      	str	r7, [r1, #4]
   83a22:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   83a26:	688b      	ldr	r3, [r1, #8]
   83a28:	60e9      	str	r1, [r5, #12]
   83a2a:	60ab      	str	r3, [r5, #8]
   83a2c:	60dd      	str	r5, [r3, #12]
   83a2e:	608d      	str	r5, [r1, #8]
   83a30:	e03c      	b.n	83aac <_malloc_r+0x1b0>
   83a32:	0a58      	lsrs	r0, r3, #9
   83a34:	2804      	cmp	r0, #4
   83a36:	d802      	bhi.n	83a3e <_malloc_r+0x142>
   83a38:	0998      	lsrs	r0, r3, #6
   83a3a:	3038      	adds	r0, #56	; 0x38
   83a3c:	e016      	b.n	83a6c <_malloc_r+0x170>
   83a3e:	2814      	cmp	r0, #20
   83a40:	d801      	bhi.n	83a46 <_malloc_r+0x14a>
   83a42:	305b      	adds	r0, #91	; 0x5b
   83a44:	e012      	b.n	83a6c <_malloc_r+0x170>
   83a46:	2854      	cmp	r0, #84	; 0x54
   83a48:	d802      	bhi.n	83a50 <_malloc_r+0x154>
   83a4a:	0b18      	lsrs	r0, r3, #12
   83a4c:	306e      	adds	r0, #110	; 0x6e
   83a4e:	e00d      	b.n	83a6c <_malloc_r+0x170>
   83a50:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   83a54:	d802      	bhi.n	83a5c <_malloc_r+0x160>
   83a56:	0bd8      	lsrs	r0, r3, #15
   83a58:	3077      	adds	r0, #119	; 0x77
   83a5a:	e007      	b.n	83a6c <_malloc_r+0x170>
   83a5c:	f240 5754 	movw	r7, #1364	; 0x554
   83a60:	42b8      	cmp	r0, r7
   83a62:	d802      	bhi.n	83a6a <_malloc_r+0x16e>
   83a64:	0c98      	lsrs	r0, r3, #18
   83a66:	307c      	adds	r0, #124	; 0x7c
   83a68:	e000      	b.n	83a6c <_malloc_r+0x170>
   83a6a:	207e      	movs	r0, #126	; 0x7e
   83a6c:	f8df e13c 	ldr.w	lr, [pc, #316]	; 83bac <_malloc_r+0x2b0>
   83a70:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
   83a74:	68b9      	ldr	r1, [r7, #8]
   83a76:	42b9      	cmp	r1, r7
   83a78:	d10e      	bne.n	83a98 <_malloc_r+0x19c>
   83a7a:	1087      	asrs	r7, r0, #2
   83a7c:	2301      	movs	r3, #1
   83a7e:	fa03 f007 	lsl.w	r0, r3, r7
   83a82:	f8de 7004 	ldr.w	r7, [lr, #4]
   83a86:	ea40 0307 	orr.w	r3, r0, r7
   83a8a:	f8ce 3004 	str.w	r3, [lr, #4]
   83a8e:	4608      	mov	r0, r1
   83a90:	e008      	b.n	83aa4 <_malloc_r+0x1a8>
   83a92:	6889      	ldr	r1, [r1, #8]
   83a94:	42b9      	cmp	r1, r7
   83a96:	d004      	beq.n	83aa2 <_malloc_r+0x1a6>
   83a98:	6848      	ldr	r0, [r1, #4]
   83a9a:	f020 0003 	bic.w	r0, r0, #3
   83a9e:	4283      	cmp	r3, r0
   83aa0:	d3f7      	bcc.n	83a92 <_malloc_r+0x196>
   83aa2:	68c8      	ldr	r0, [r1, #12]
   83aa4:	60e8      	str	r0, [r5, #12]
   83aa6:	60a9      	str	r1, [r5, #8]
   83aa8:	60cd      	str	r5, [r1, #12]
   83aaa:	6085      	str	r5, [r0, #8]
   83aac:	1095      	asrs	r5, r2, #2
   83aae:	2001      	movs	r0, #1
   83ab0:	fa00 f305 	lsl.w	r3, r0, r5
   83ab4:	4f3d      	ldr	r7, [pc, #244]	; (83bac <_malloc_r+0x2b0>)
   83ab6:	6879      	ldr	r1, [r7, #4]
   83ab8:	428b      	cmp	r3, r1
   83aba:	d85d      	bhi.n	83b78 <_malloc_r+0x27c>
   83abc:	420b      	tst	r3, r1
   83abe:	d105      	bne.n	83acc <_malloc_r+0x1d0>
   83ac0:	f022 0203 	bic.w	r2, r2, #3
   83ac4:	005b      	lsls	r3, r3, #1
   83ac6:	3204      	adds	r2, #4
   83ac8:	420b      	tst	r3, r1
   83aca:	d0fb      	beq.n	83ac4 <_malloc_r+0x1c8>
   83acc:	4d37      	ldr	r5, [pc, #220]	; (83bac <_malloc_r+0x2b0>)
   83ace:	4610      	mov	r0, r2
   83ad0:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
   83ad4:	4677      	mov	r7, lr
   83ad6:	68fd      	ldr	r5, [r7, #12]
   83ad8:	42bd      	cmp	r5, r7
   83ada:	d02d      	beq.n	83b38 <_malloc_r+0x23c>
   83adc:	6869      	ldr	r1, [r5, #4]
   83ade:	f021 0c03 	bic.w	ip, r1, #3
   83ae2:	ebc4 010c 	rsb	r1, r4, ip
   83ae6:	290f      	cmp	r1, #15
   83ae8:	dd13      	ble.n	83b12 <_malloc_r+0x216>
   83aea:	192b      	adds	r3, r5, r4
   83aec:	f044 0401 	orr.w	r4, r4, #1
   83af0:	68ea      	ldr	r2, [r5, #12]
   83af2:	606c      	str	r4, [r5, #4]
   83af4:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83af8:	5059      	str	r1, [r3, r1]
   83afa:	60c2      	str	r2, [r0, #12]
   83afc:	6090      	str	r0, [r2, #8]
   83afe:	4a2b      	ldr	r2, [pc, #172]	; (83bac <_malloc_r+0x2b0>)
   83b00:	f041 0001 	orr.w	r0, r1, #1
   83b04:	6153      	str	r3, [r2, #20]
   83b06:	6113      	str	r3, [r2, #16]
   83b08:	3208      	adds	r2, #8
   83b0a:	60da      	str	r2, [r3, #12]
   83b0c:	609a      	str	r2, [r3, #8]
   83b0e:	6058      	str	r0, [r3, #4]
   83b10:	e00c      	b.n	83b2c <_malloc_r+0x230>
   83b12:	2900      	cmp	r1, #0
   83b14:	db0e      	blt.n	83b34 <_malloc_r+0x238>
   83b16:	eb05 000c 	add.w	r0, r5, ip
   83b1a:	6842      	ldr	r2, [r0, #4]
   83b1c:	68e9      	ldr	r1, [r5, #12]
   83b1e:	f042 0301 	orr.w	r3, r2, #1
   83b22:	6043      	str	r3, [r0, #4]
   83b24:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b28:	60c1      	str	r1, [r0, #12]
   83b2a:	6088      	str	r0, [r1, #8]
   83b2c:	4630      	mov	r0, r6
   83b2e:	f000 f910 	bl	83d52 <__malloc_unlock>
   83b32:	e0de      	b.n	83cf2 <_malloc_r+0x3f6>
   83b34:	68ed      	ldr	r5, [r5, #12]
   83b36:	e7cf      	b.n	83ad8 <_malloc_r+0x1dc>
   83b38:	3001      	adds	r0, #1
   83b3a:	0781      	lsls	r1, r0, #30
   83b3c:	f105 0708 	add.w	r7, r5, #8
   83b40:	d1c9      	bne.n	83ad6 <_malloc_r+0x1da>
   83b42:	4671      	mov	r1, lr
   83b44:	0795      	lsls	r5, r2, #30
   83b46:	d105      	bne.n	83b54 <_malloc_r+0x258>
   83b48:	4a18      	ldr	r2, [pc, #96]	; (83bac <_malloc_r+0x2b0>)
   83b4a:	6855      	ldr	r5, [r2, #4]
   83b4c:	ea25 0503 	bic.w	r5, r5, r3
   83b50:	6055      	str	r5, [r2, #4]
   83b52:	e005      	b.n	83b60 <_malloc_r+0x264>
   83b54:	f1a1 0708 	sub.w	r7, r1, #8
   83b58:	6809      	ldr	r1, [r1, #0]
   83b5a:	3a01      	subs	r2, #1
   83b5c:	42b9      	cmp	r1, r7
   83b5e:	d0f1      	beq.n	83b44 <_malloc_r+0x248>
   83b60:	4f12      	ldr	r7, [pc, #72]	; (83bac <_malloc_r+0x2b0>)
   83b62:	005b      	lsls	r3, r3, #1
   83b64:	687f      	ldr	r7, [r7, #4]
   83b66:	42bb      	cmp	r3, r7
   83b68:	d806      	bhi.n	83b78 <_malloc_r+0x27c>
   83b6a:	b12b      	cbz	r3, 83b78 <_malloc_r+0x27c>
   83b6c:	4602      	mov	r2, r0
   83b6e:	423b      	tst	r3, r7
   83b70:	d1ac      	bne.n	83acc <_malloc_r+0x1d0>
   83b72:	3204      	adds	r2, #4
   83b74:	005b      	lsls	r3, r3, #1
   83b76:	e7fa      	b.n	83b6e <_malloc_r+0x272>
   83b78:	4b0c      	ldr	r3, [pc, #48]	; (83bac <_malloc_r+0x2b0>)
   83b7a:	689f      	ldr	r7, [r3, #8]
   83b7c:	4619      	mov	r1, r3
   83b7e:	6878      	ldr	r0, [r7, #4]
   83b80:	f020 0903 	bic.w	r9, r0, #3
   83b84:	45a1      	cmp	r9, r4
   83b86:	d304      	bcc.n	83b92 <_malloc_r+0x296>
   83b88:	ebc4 0009 	rsb	r0, r4, r9
   83b8c:	280f      	cmp	r0, #15
   83b8e:	f300 80a2 	bgt.w	83cd6 <_malloc_r+0x3da>
   83b92:	4a07      	ldr	r2, [pc, #28]	; (83bb0 <_malloc_r+0x2b4>)
   83b94:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
   83b98:	6815      	ldr	r5, [r2, #0]
   83b9a:	3301      	adds	r3, #1
   83b9c:	eb07 0a09 	add.w	sl, r7, r9
   83ba0:	eb04 0805 	add.w	r8, r4, r5
   83ba4:	d106      	bne.n	83bb4 <_malloc_r+0x2b8>
   83ba6:	f108 0810 	add.w	r8, r8, #16
   83baa:	e00b      	b.n	83bc4 <_malloc_r+0x2c8>
   83bac:	200704bc 	.word	0x200704bc
   83bb0:	20078a8c 	.word	0x20078a8c
   83bb4:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
   83bb8:	f100 010f 	add.w	r1, r0, #15
   83bbc:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   83bc0:	f022 080f 	bic.w	r8, r2, #15
   83bc4:	4630      	mov	r0, r6
   83bc6:	4641      	mov	r1, r8
   83bc8:	f000 fa32 	bl	84030 <_sbrk_r>
   83bcc:	1c42      	adds	r2, r0, #1
   83bce:	4605      	mov	r5, r0
   83bd0:	d071      	beq.n	83cb6 <_malloc_r+0x3ba>
   83bd2:	4550      	cmp	r0, sl
   83bd4:	d202      	bcs.n	83bdc <_malloc_r+0x2e0>
   83bd6:	4b48      	ldr	r3, [pc, #288]	; (83cf8 <_malloc_r+0x3fc>)
   83bd8:	429f      	cmp	r7, r3
   83bda:	d16c      	bne.n	83cb6 <_malloc_r+0x3ba>
   83bdc:	4847      	ldr	r0, [pc, #284]	; (83cfc <_malloc_r+0x400>)
   83bde:	4555      	cmp	r5, sl
   83be0:	6841      	ldr	r1, [r0, #4]
   83be2:	4a45      	ldr	r2, [pc, #276]	; (83cf8 <_malloc_r+0x3fc>)
   83be4:	eb08 0301 	add.w	r3, r8, r1
   83be8:	6043      	str	r3, [r0, #4]
   83bea:	d107      	bne.n	83bfc <_malloc_r+0x300>
   83bec:	0529      	lsls	r1, r5, #20
   83bee:	d105      	bne.n	83bfc <_malloc_r+0x300>
   83bf0:	6895      	ldr	r5, [r2, #8]
   83bf2:	44c8      	add	r8, r9
   83bf4:	f048 0001 	orr.w	r0, r8, #1
   83bf8:	6068      	str	r0, [r5, #4]
   83bfa:	e051      	b.n	83ca0 <_malloc_r+0x3a4>
   83bfc:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
   83c00:	1c42      	adds	r2, r0, #1
   83c02:	d103      	bne.n	83c0c <_malloc_r+0x310>
   83c04:	4a3c      	ldr	r2, [pc, #240]	; (83cf8 <_malloc_r+0x3fc>)
   83c06:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
   83c0a:	e005      	b.n	83c18 <_malloc_r+0x31c>
   83c0c:	ebca 0a05 	rsb	sl, sl, r5
   83c10:	eb03 010a 	add.w	r1, r3, sl
   83c14:	4b39      	ldr	r3, [pc, #228]	; (83cfc <_malloc_r+0x400>)
   83c16:	6059      	str	r1, [r3, #4]
   83c18:	f015 0007 	ands.w	r0, r5, #7
   83c1c:	bf1c      	itt	ne
   83c1e:	f1c0 0008 	rsbne	r0, r0, #8
   83c22:	182d      	addne	r5, r5, r0
   83c24:	eb05 0c08 	add.w	ip, r5, r8
   83c28:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
   83c2c:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   83c30:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
   83c34:	4641      	mov	r1, r8
   83c36:	4630      	mov	r0, r6
   83c38:	f000 f9fa 	bl	84030 <_sbrk_r>
   83c3c:	4a2f      	ldr	r2, [pc, #188]	; (83cfc <_malloc_r+0x400>)
   83c3e:	1c43      	adds	r3, r0, #1
   83c40:	6853      	ldr	r3, [r2, #4]
   83c42:	bf08      	it	eq
   83c44:	f04f 0800 	moveq.w	r8, #0
   83c48:	eb08 0103 	add.w	r1, r8, r3
   83c4c:	bf08      	it	eq
   83c4e:	4628      	moveq	r0, r5
   83c50:	6051      	str	r1, [r2, #4]
   83c52:	1b40      	subs	r0, r0, r5
   83c54:	4a28      	ldr	r2, [pc, #160]	; (83cf8 <_malloc_r+0x3fc>)
   83c56:	eb00 0308 	add.w	r3, r0, r8
   83c5a:	f043 0101 	orr.w	r1, r3, #1
   83c5e:	4297      	cmp	r7, r2
   83c60:	6095      	str	r5, [r2, #8]
   83c62:	6069      	str	r1, [r5, #4]
   83c64:	d01c      	beq.n	83ca0 <_malloc_r+0x3a4>
   83c66:	f1b9 0f0f 	cmp.w	r9, #15
   83c6a:	d802      	bhi.n	83c72 <_malloc_r+0x376>
   83c6c:	2201      	movs	r2, #1
   83c6e:	606a      	str	r2, [r5, #4]
   83c70:	e021      	b.n	83cb6 <_malloc_r+0x3ba>
   83c72:	687d      	ldr	r5, [r7, #4]
   83c74:	f1a9 090c 	sub.w	r9, r9, #12
   83c78:	f029 0907 	bic.w	r9, r9, #7
   83c7c:	f005 0201 	and.w	r2, r5, #1
   83c80:	2105      	movs	r1, #5
   83c82:	eb07 0309 	add.w	r3, r7, r9
   83c86:	ea49 0002 	orr.w	r0, r9, r2
   83c8a:	f1b9 0f0f 	cmp.w	r9, #15
   83c8e:	6078      	str	r0, [r7, #4]
   83c90:	6059      	str	r1, [r3, #4]
   83c92:	6099      	str	r1, [r3, #8]
   83c94:	d904      	bls.n	83ca0 <_malloc_r+0x3a4>
   83c96:	4630      	mov	r0, r6
   83c98:	f107 0108 	add.w	r1, r7, #8
   83c9c:	f7ff fb1a 	bl	832d4 <_free_r>
   83ca0:	4a16      	ldr	r2, [pc, #88]	; (83cfc <_malloc_r+0x400>)
   83ca2:	6853      	ldr	r3, [r2, #4]
   83ca4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   83ca6:	6b15      	ldr	r5, [r2, #48]	; 0x30
   83ca8:	428b      	cmp	r3, r1
   83caa:	bf88      	it	hi
   83cac:	62d3      	strhi	r3, [r2, #44]	; 0x2c
   83cae:	42ab      	cmp	r3, r5
   83cb0:	bf84      	itt	hi
   83cb2:	4d12      	ldrhi	r5, [pc, #72]	; (83cfc <_malloc_r+0x400>)
   83cb4:	632b      	strhi	r3, [r5, #48]	; 0x30
   83cb6:	4810      	ldr	r0, [pc, #64]	; (83cf8 <_malloc_r+0x3fc>)
   83cb8:	6882      	ldr	r2, [r0, #8]
   83cba:	6853      	ldr	r3, [r2, #4]
   83cbc:	f023 0103 	bic.w	r1, r3, #3
   83cc0:	42a1      	cmp	r1, r4
   83cc2:	ebc4 0001 	rsb	r0, r4, r1
   83cc6:	d301      	bcc.n	83ccc <_malloc_r+0x3d0>
   83cc8:	280f      	cmp	r0, #15
   83cca:	dc04      	bgt.n	83cd6 <_malloc_r+0x3da>
   83ccc:	4630      	mov	r0, r6
   83cce:	f000 f840 	bl	83d52 <__malloc_unlock>
   83cd2:	2500      	movs	r5, #0
   83cd4:	e00d      	b.n	83cf2 <_malloc_r+0x3f6>
   83cd6:	4a08      	ldr	r2, [pc, #32]	; (83cf8 <_malloc_r+0x3fc>)
   83cd8:	f044 0301 	orr.w	r3, r4, #1
   83cdc:	6895      	ldr	r5, [r2, #8]
   83cde:	f040 0101 	orr.w	r1, r0, #1
   83ce2:	192c      	adds	r4, r5, r4
   83ce4:	606b      	str	r3, [r5, #4]
   83ce6:	6094      	str	r4, [r2, #8]
   83ce8:	6061      	str	r1, [r4, #4]
   83cea:	4630      	mov	r0, r6
   83cec:	f000 f831 	bl	83d52 <__malloc_unlock>
   83cf0:	3508      	adds	r5, #8
   83cf2:	4628      	mov	r0, r5
   83cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83cf8:	200704bc 	.word	0x200704bc
   83cfc:	20078a8c 	.word	0x20078a8c

00083d00 <memchr>:
   83d00:	b510      	push	{r4, lr}
   83d02:	b2c9      	uxtb	r1, r1
   83d04:	4603      	mov	r3, r0
   83d06:	1882      	adds	r2, r0, r2
   83d08:	4293      	cmp	r3, r2
   83d0a:	4618      	mov	r0, r3
   83d0c:	d004      	beq.n	83d18 <memchr+0x18>
   83d0e:	7804      	ldrb	r4, [r0, #0]
   83d10:	3301      	adds	r3, #1
   83d12:	428c      	cmp	r4, r1
   83d14:	d1f8      	bne.n	83d08 <memchr+0x8>
   83d16:	e000      	b.n	83d1a <memchr+0x1a>
   83d18:	2000      	movs	r0, #0
   83d1a:	bd10      	pop	{r4, pc}

00083d1c <memmove>:
   83d1c:	4281      	cmp	r1, r0
   83d1e:	b570      	push	{r4, r5, r6, lr}
   83d20:	d20e      	bcs.n	83d40 <memmove+0x24>
   83d22:	188c      	adds	r4, r1, r2
   83d24:	42a0      	cmp	r0, r4
   83d26:	d20b      	bcs.n	83d40 <memmove+0x24>
   83d28:	1885      	adds	r5, r0, r2
   83d2a:	4613      	mov	r3, r2
   83d2c:	f113 33ff 	adds.w	r3, r3, #4294967295
   83d30:	d305      	bcc.n	83d3e <memmove+0x22>
   83d32:	4251      	negs	r1, r2
   83d34:	1866      	adds	r6, r4, r1
   83d36:	5cf6      	ldrb	r6, [r6, r3]
   83d38:	1869      	adds	r1, r5, r1
   83d3a:	54ce      	strb	r6, [r1, r3]
   83d3c:	e7f6      	b.n	83d2c <memmove+0x10>
   83d3e:	bd70      	pop	{r4, r5, r6, pc}
   83d40:	2300      	movs	r3, #0
   83d42:	4293      	cmp	r3, r2
   83d44:	d003      	beq.n	83d4e <memmove+0x32>
   83d46:	5ccc      	ldrb	r4, [r1, r3]
   83d48:	54c4      	strb	r4, [r0, r3]
   83d4a:	3301      	adds	r3, #1
   83d4c:	e7f9      	b.n	83d42 <memmove+0x26>
   83d4e:	bd70      	pop	{r4, r5, r6, pc}

00083d50 <__malloc_lock>:
   83d50:	4770      	bx	lr

00083d52 <__malloc_unlock>:
   83d52:	4770      	bx	lr

00083d54 <_realloc_r>:
   83d54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d58:	4681      	mov	r9, r0
   83d5a:	4616      	mov	r6, r2
   83d5c:	460c      	mov	r4, r1
   83d5e:	b921      	cbnz	r1, 83d6a <_realloc_r+0x16>
   83d60:	4611      	mov	r1, r2
   83d62:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d66:	f7ff bdc9 	b.w	838fc <_malloc_r>
   83d6a:	f7ff fff1 	bl	83d50 <__malloc_lock>
   83d6e:	f106 070b 	add.w	r7, r6, #11
   83d72:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83d76:	2f16      	cmp	r7, #22
   83d78:	f1a4 0b08 	sub.w	fp, r4, #8
   83d7c:	f025 0803 	bic.w	r8, r5, #3
   83d80:	d903      	bls.n	83d8a <_realloc_r+0x36>
   83d82:	f037 0707 	bics.w	r7, r7, #7
   83d86:	d501      	bpl.n	83d8c <_realloc_r+0x38>
   83d88:	e002      	b.n	83d90 <_realloc_r+0x3c>
   83d8a:	2710      	movs	r7, #16
   83d8c:	42b7      	cmp	r7, r6
   83d8e:	d204      	bcs.n	83d9a <_realloc_r+0x46>
   83d90:	200c      	movs	r0, #12
   83d92:	f8c9 0000 	str.w	r0, [r9]
   83d96:	2600      	movs	r6, #0
   83d98:	e145      	b.n	84026 <_realloc_r+0x2d2>
   83d9a:	45b8      	cmp	r8, r7
   83d9c:	f280 811a 	bge.w	83fd4 <_realloc_r+0x280>
   83da0:	4aa2      	ldr	r2, [pc, #648]	; (8402c <_realloc_r+0x2d8>)
   83da2:	eb0b 0308 	add.w	r3, fp, r8
   83da6:	6891      	ldr	r1, [r2, #8]
   83da8:	428b      	cmp	r3, r1
   83daa:	d006      	beq.n	83dba <_realloc_r+0x66>
   83dac:	6858      	ldr	r0, [r3, #4]
   83dae:	f020 0201 	bic.w	r2, r0, #1
   83db2:	1898      	adds	r0, r3, r2
   83db4:	6842      	ldr	r2, [r0, #4]
   83db6:	07d0      	lsls	r0, r2, #31
   83db8:	d426      	bmi.n	83e08 <_realloc_r+0xb4>
   83dba:	685a      	ldr	r2, [r3, #4]
   83dbc:	428b      	cmp	r3, r1
   83dbe:	f022 0003 	bic.w	r0, r2, #3
   83dc2:	eb00 0a08 	add.w	sl, r0, r8
   83dc6:	d118      	bne.n	83dfa <_realloc_r+0xa6>
   83dc8:	f107 0210 	add.w	r2, r7, #16
   83dcc:	4592      	cmp	sl, r2
   83dce:	db1d      	blt.n	83e0c <_realloc_r+0xb8>
   83dd0:	ebc7 0a0a 	rsb	sl, r7, sl
   83dd4:	eb0b 0507 	add.w	r5, fp, r7
   83dd8:	f04a 0101 	orr.w	r1, sl, #1
   83ddc:	6069      	str	r1, [r5, #4]
   83dde:	f854 2c04 	ldr.w	r2, [r4, #-4]
   83de2:	4e92      	ldr	r6, [pc, #584]	; (8402c <_realloc_r+0x2d8>)
   83de4:	f002 0301 	and.w	r3, r2, #1
   83de8:	431f      	orrs	r7, r3
   83dea:	60b5      	str	r5, [r6, #8]
   83dec:	f844 7c04 	str.w	r7, [r4, #-4]
   83df0:	4648      	mov	r0, r9
   83df2:	f7ff ffae 	bl	83d52 <__malloc_unlock>
   83df6:	4626      	mov	r6, r4
   83df8:	e115      	b.n	84026 <_realloc_r+0x2d2>
   83dfa:	45ba      	cmp	sl, r7
   83dfc:	db06      	blt.n	83e0c <_realloc_r+0xb8>
   83dfe:	68dd      	ldr	r5, [r3, #12]
   83e00:	689e      	ldr	r6, [r3, #8]
   83e02:	60f5      	str	r5, [r6, #12]
   83e04:	60ae      	str	r6, [r5, #8]
   83e06:	e0e6      	b.n	83fd6 <_realloc_r+0x282>
   83e08:	2000      	movs	r0, #0
   83e0a:	4603      	mov	r3, r0
   83e0c:	07ea      	lsls	r2, r5, #31
   83e0e:	f100 8091 	bmi.w	83f34 <_realloc_r+0x1e0>
   83e12:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83e16:	ebc5 050b 	rsb	r5, r5, fp
   83e1a:	686a      	ldr	r2, [r5, #4]
   83e1c:	f022 0203 	bic.w	r2, r2, #3
   83e20:	2b00      	cmp	r3, #0
   83e22:	d051      	beq.n	83ec8 <_realloc_r+0x174>
   83e24:	eb02 0a08 	add.w	sl, r2, r8
   83e28:	428b      	cmp	r3, r1
   83e2a:	4482      	add	sl, r0
   83e2c:	d145      	bne.n	83eba <_realloc_r+0x166>
   83e2e:	f107 0310 	add.w	r3, r7, #16
   83e32:	459a      	cmp	sl, r3
   83e34:	db48      	blt.n	83ec8 <_realloc_r+0x174>
   83e36:	462e      	mov	r6, r5
   83e38:	68e9      	ldr	r1, [r5, #12]
   83e3a:	f856 3f08 	ldr.w	r3, [r6, #8]!
   83e3e:	f1a8 0204 	sub.w	r2, r8, #4
   83e42:	2a24      	cmp	r2, #36	; 0x24
   83e44:	60d9      	str	r1, [r3, #12]
   83e46:	608b      	str	r3, [r1, #8]
   83e48:	d825      	bhi.n	83e96 <_realloc_r+0x142>
   83e4a:	2a13      	cmp	r2, #19
   83e4c:	d91b      	bls.n	83e86 <_realloc_r+0x132>
   83e4e:	6821      	ldr	r1, [r4, #0]
   83e50:	2a1b      	cmp	r2, #27
   83e52:	60a9      	str	r1, [r5, #8]
   83e54:	6863      	ldr	r3, [r4, #4]
   83e56:	60eb      	str	r3, [r5, #12]
   83e58:	d803      	bhi.n	83e62 <_realloc_r+0x10e>
   83e5a:	f105 0010 	add.w	r0, r5, #16
   83e5e:	3408      	adds	r4, #8
   83e60:	e012      	b.n	83e88 <_realloc_r+0x134>
   83e62:	68a0      	ldr	r0, [r4, #8]
   83e64:	2a24      	cmp	r2, #36	; 0x24
   83e66:	6128      	str	r0, [r5, #16]
   83e68:	68e1      	ldr	r1, [r4, #12]
   83e6a:	6169      	str	r1, [r5, #20]
   83e6c:	d003      	beq.n	83e76 <_realloc_r+0x122>
   83e6e:	f105 0018 	add.w	r0, r5, #24
   83e72:	3410      	adds	r4, #16
   83e74:	e008      	b.n	83e88 <_realloc_r+0x134>
   83e76:	6922      	ldr	r2, [r4, #16]
   83e78:	f105 0020 	add.w	r0, r5, #32
   83e7c:	61aa      	str	r2, [r5, #24]
   83e7e:	6963      	ldr	r3, [r4, #20]
   83e80:	3418      	adds	r4, #24
   83e82:	61eb      	str	r3, [r5, #28]
   83e84:	e000      	b.n	83e88 <_realloc_r+0x134>
   83e86:	4630      	mov	r0, r6
   83e88:	6821      	ldr	r1, [r4, #0]
   83e8a:	6001      	str	r1, [r0, #0]
   83e8c:	6862      	ldr	r2, [r4, #4]
   83e8e:	6042      	str	r2, [r0, #4]
   83e90:	68a3      	ldr	r3, [r4, #8]
   83e92:	6083      	str	r3, [r0, #8]
   83e94:	e003      	b.n	83e9e <_realloc_r+0x14a>
   83e96:	4630      	mov	r0, r6
   83e98:	4621      	mov	r1, r4
   83e9a:	f7ff ff3f 	bl	83d1c <memmove>
   83e9e:	ebc7 0a0a 	rsb	sl, r7, sl
   83ea2:	19e8      	adds	r0, r5, r7
   83ea4:	f04a 0201 	orr.w	r2, sl, #1
   83ea8:	6042      	str	r2, [r0, #4]
   83eaa:	686b      	ldr	r3, [r5, #4]
   83eac:	495f      	ldr	r1, [pc, #380]	; (8402c <_realloc_r+0x2d8>)
   83eae:	6088      	str	r0, [r1, #8]
   83eb0:	f003 0001 	and.w	r0, r3, #1
   83eb4:	4307      	orrs	r7, r0
   83eb6:	606f      	str	r7, [r5, #4]
   83eb8:	e088      	b.n	83fcc <_realloc_r+0x278>
   83eba:	45ba      	cmp	sl, r7
   83ebc:	db04      	blt.n	83ec8 <_realloc_r+0x174>
   83ebe:	68d9      	ldr	r1, [r3, #12]
   83ec0:	6898      	ldr	r0, [r3, #8]
   83ec2:	60c1      	str	r1, [r0, #12]
   83ec4:	6088      	str	r0, [r1, #8]
   83ec6:	e003      	b.n	83ed0 <_realloc_r+0x17c>
   83ec8:	eb02 0a08 	add.w	sl, r2, r8
   83ecc:	45ba      	cmp	sl, r7
   83ece:	db31      	blt.n	83f34 <_realloc_r+0x1e0>
   83ed0:	4628      	mov	r0, r5
   83ed2:	68eb      	ldr	r3, [r5, #12]
   83ed4:	f850 1f08 	ldr.w	r1, [r0, #8]!
   83ed8:	f1a8 0204 	sub.w	r2, r8, #4
   83edc:	2a24      	cmp	r2, #36	; 0x24
   83ede:	60cb      	str	r3, [r1, #12]
   83ee0:	6099      	str	r1, [r3, #8]
   83ee2:	d823      	bhi.n	83f2c <_realloc_r+0x1d8>
   83ee4:	2a13      	cmp	r2, #19
   83ee6:	d91a      	bls.n	83f1e <_realloc_r+0x1ca>
   83ee8:	6820      	ldr	r0, [r4, #0]
   83eea:	2a1b      	cmp	r2, #27
   83eec:	60a8      	str	r0, [r5, #8]
   83eee:	6866      	ldr	r6, [r4, #4]
   83ef0:	60ee      	str	r6, [r5, #12]
   83ef2:	d803      	bhi.n	83efc <_realloc_r+0x1a8>
   83ef4:	f105 0010 	add.w	r0, r5, #16
   83ef8:	3408      	adds	r4, #8
   83efa:	e010      	b.n	83f1e <_realloc_r+0x1ca>
   83efc:	68a3      	ldr	r3, [r4, #8]
   83efe:	2a24      	cmp	r2, #36	; 0x24
   83f00:	612b      	str	r3, [r5, #16]
   83f02:	68e1      	ldr	r1, [r4, #12]
   83f04:	6169      	str	r1, [r5, #20]
   83f06:	d003      	beq.n	83f10 <_realloc_r+0x1bc>
   83f08:	f105 0018 	add.w	r0, r5, #24
   83f0c:	3410      	adds	r4, #16
   83f0e:	e006      	b.n	83f1e <_realloc_r+0x1ca>
   83f10:	6922      	ldr	r2, [r4, #16]
   83f12:	61aa      	str	r2, [r5, #24]
   83f14:	6960      	ldr	r0, [r4, #20]
   83f16:	3418      	adds	r4, #24
   83f18:	61e8      	str	r0, [r5, #28]
   83f1a:	f105 0020 	add.w	r0, r5, #32
   83f1e:	6826      	ldr	r6, [r4, #0]
   83f20:	6006      	str	r6, [r0, #0]
   83f22:	6863      	ldr	r3, [r4, #4]
   83f24:	6043      	str	r3, [r0, #4]
   83f26:	68a1      	ldr	r1, [r4, #8]
   83f28:	6081      	str	r1, [r0, #8]
   83f2a:	e055      	b.n	83fd8 <_realloc_r+0x284>
   83f2c:	4621      	mov	r1, r4
   83f2e:	f7ff fef5 	bl	83d1c <memmove>
   83f32:	e051      	b.n	83fd8 <_realloc_r+0x284>
   83f34:	4631      	mov	r1, r6
   83f36:	4648      	mov	r0, r9
   83f38:	f7ff fce0 	bl	838fc <_malloc_r>
   83f3c:	4606      	mov	r6, r0
   83f3e:	2800      	cmp	r0, #0
   83f40:	d044      	beq.n	83fcc <_realloc_r+0x278>
   83f42:	f854 1c04 	ldr.w	r1, [r4, #-4]
   83f46:	f1a0 0208 	sub.w	r2, r0, #8
   83f4a:	f021 0301 	bic.w	r3, r1, #1
   83f4e:	eb0b 0103 	add.w	r1, fp, r3
   83f52:	428a      	cmp	r2, r1
   83f54:	d106      	bne.n	83f64 <_realloc_r+0x210>
   83f56:	f850 6c04 	ldr.w	r6, [r0, #-4]
   83f5a:	f026 0503 	bic.w	r5, r6, #3
   83f5e:	eb05 0a08 	add.w	sl, r5, r8
   83f62:	e038      	b.n	83fd6 <_realloc_r+0x282>
   83f64:	f1a8 0204 	sub.w	r2, r8, #4
   83f68:	2a24      	cmp	r2, #36	; 0x24
   83f6a:	d828      	bhi.n	83fbe <_realloc_r+0x26a>
   83f6c:	2a13      	cmp	r2, #19
   83f6e:	d91e      	bls.n	83fae <_realloc_r+0x25a>
   83f70:	6823      	ldr	r3, [r4, #0]
   83f72:	2a1b      	cmp	r2, #27
   83f74:	6003      	str	r3, [r0, #0]
   83f76:	6861      	ldr	r1, [r4, #4]
   83f78:	6041      	str	r1, [r0, #4]
   83f7a:	d804      	bhi.n	83f86 <_realloc_r+0x232>
   83f7c:	f100 0008 	add.w	r0, r0, #8
   83f80:	f104 0208 	add.w	r2, r4, #8
   83f84:	e014      	b.n	83fb0 <_realloc_r+0x25c>
   83f86:	68a0      	ldr	r0, [r4, #8]
   83f88:	2a24      	cmp	r2, #36	; 0x24
   83f8a:	60b0      	str	r0, [r6, #8]
   83f8c:	68e3      	ldr	r3, [r4, #12]
   83f8e:	60f3      	str	r3, [r6, #12]
   83f90:	d004      	beq.n	83f9c <_realloc_r+0x248>
   83f92:	f106 0010 	add.w	r0, r6, #16
   83f96:	f104 0210 	add.w	r2, r4, #16
   83f9a:	e009      	b.n	83fb0 <_realloc_r+0x25c>
   83f9c:	6922      	ldr	r2, [r4, #16]
   83f9e:	f106 0018 	add.w	r0, r6, #24
   83fa2:	6132      	str	r2, [r6, #16]
   83fa4:	6961      	ldr	r1, [r4, #20]
   83fa6:	f104 0218 	add.w	r2, r4, #24
   83faa:	6171      	str	r1, [r6, #20]
   83fac:	e000      	b.n	83fb0 <_realloc_r+0x25c>
   83fae:	4622      	mov	r2, r4
   83fb0:	6813      	ldr	r3, [r2, #0]
   83fb2:	6003      	str	r3, [r0, #0]
   83fb4:	6851      	ldr	r1, [r2, #4]
   83fb6:	6041      	str	r1, [r0, #4]
   83fb8:	6892      	ldr	r2, [r2, #8]
   83fba:	6082      	str	r2, [r0, #8]
   83fbc:	e002      	b.n	83fc4 <_realloc_r+0x270>
   83fbe:	4621      	mov	r1, r4
   83fc0:	f7ff feac 	bl	83d1c <memmove>
   83fc4:	4648      	mov	r0, r9
   83fc6:	4621      	mov	r1, r4
   83fc8:	f7ff f984 	bl	832d4 <_free_r>
   83fcc:	4648      	mov	r0, r9
   83fce:	f7ff fec0 	bl	83d52 <__malloc_unlock>
   83fd2:	e028      	b.n	84026 <_realloc_r+0x2d2>
   83fd4:	46c2      	mov	sl, r8
   83fd6:	465d      	mov	r5, fp
   83fd8:	ebc7 000a 	rsb	r0, r7, sl
   83fdc:	280f      	cmp	r0, #15
   83fde:	686a      	ldr	r2, [r5, #4]
   83fe0:	d911      	bls.n	84006 <_realloc_r+0x2b2>
   83fe2:	f002 0601 	and.w	r6, r2, #1
   83fe6:	19e9      	adds	r1, r5, r7
   83fe8:	f040 0301 	orr.w	r3, r0, #1
   83fec:	4337      	orrs	r7, r6
   83fee:	606f      	str	r7, [r5, #4]
   83ff0:	1808      	adds	r0, r1, r0
   83ff2:	604b      	str	r3, [r1, #4]
   83ff4:	6842      	ldr	r2, [r0, #4]
   83ff6:	3108      	adds	r1, #8
   83ff8:	f042 0601 	orr.w	r6, r2, #1
   83ffc:	6046      	str	r6, [r0, #4]
   83ffe:	4648      	mov	r0, r9
   84000:	f7ff f968 	bl	832d4 <_free_r>
   84004:	e00a      	b.n	8401c <_realloc_r+0x2c8>
   84006:	f002 0601 	and.w	r6, r2, #1
   8400a:	ea4a 0306 	orr.w	r3, sl, r6
   8400e:	606b      	str	r3, [r5, #4]
   84010:	eb05 010a 	add.w	r1, r5, sl
   84014:	6848      	ldr	r0, [r1, #4]
   84016:	f040 0201 	orr.w	r2, r0, #1
   8401a:	604a      	str	r2, [r1, #4]
   8401c:	4648      	mov	r0, r9
   8401e:	f7ff fe98 	bl	83d52 <__malloc_unlock>
   84022:	f105 0608 	add.w	r6, r5, #8
   84026:	4630      	mov	r0, r6
   84028:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8402c:	200704bc 	.word	0x200704bc

00084030 <_sbrk_r>:
   84030:	b538      	push	{r3, r4, r5, lr}
   84032:	4c06      	ldr	r4, [pc, #24]	; (8404c <_sbrk_r+0x1c>)
   84034:	2300      	movs	r3, #0
   84036:	4605      	mov	r5, r0
   84038:	4608      	mov	r0, r1
   8403a:	6023      	str	r3, [r4, #0]
   8403c:	f7fe f8b8 	bl	821b0 <_sbrk>
   84040:	1c43      	adds	r3, r0, #1
   84042:	d102      	bne.n	8404a <_sbrk_r+0x1a>
   84044:	6821      	ldr	r1, [r4, #0]
   84046:	b101      	cbz	r1, 8404a <_sbrk_r+0x1a>
   84048:	6029      	str	r1, [r5, #0]
   8404a:	bd38      	pop	{r3, r4, r5, pc}
   8404c:	20078acc 	.word	0x20078acc

00084050 <__sread>:
   84050:	b510      	push	{r4, lr}
   84052:	460c      	mov	r4, r1
   84054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84058:	f000 f99c 	bl	84394 <_read_r>
   8405c:	2800      	cmp	r0, #0
   8405e:	db03      	blt.n	84068 <__sread+0x18>
   84060:	6d22      	ldr	r2, [r4, #80]	; 0x50
   84062:	1813      	adds	r3, r2, r0
   84064:	6523      	str	r3, [r4, #80]	; 0x50
   84066:	bd10      	pop	{r4, pc}
   84068:	89a3      	ldrh	r3, [r4, #12]
   8406a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
   8406e:	81a1      	strh	r1, [r4, #12]
   84070:	bd10      	pop	{r4, pc}

00084072 <__seofread>:
   84072:	2000      	movs	r0, #0
   84074:	4770      	bx	lr

00084076 <__swrite>:
   84076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8407a:	461d      	mov	r5, r3
   8407c:	898b      	ldrh	r3, [r1, #12]
   8407e:	460c      	mov	r4, r1
   84080:	f403 7180 	and.w	r1, r3, #256	; 0x100
   84084:	4616      	mov	r6, r2
   84086:	b20a      	sxth	r2, r1
   84088:	4607      	mov	r7, r0
   8408a:	b12a      	cbz	r2, 84098 <__swrite+0x22>
   8408c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84090:	2200      	movs	r2, #0
   84092:	2302      	movs	r3, #2
   84094:	f000 f96c 	bl	84370 <_lseek_r>
   84098:	89a0      	ldrh	r0, [r4, #12]
   8409a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8409e:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
   840a2:	81a3      	strh	r3, [r4, #12]
   840a4:	4638      	mov	r0, r7
   840a6:	4632      	mov	r2, r6
   840a8:	462b      	mov	r3, r5
   840aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   840ae:	f000 b8d1 	b.w	84254 <_write_r>

000840b2 <__sseek>:
   840b2:	b510      	push	{r4, lr}
   840b4:	460c      	mov	r4, r1
   840b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   840ba:	f000 f959 	bl	84370 <_lseek_r>
   840be:	1c43      	adds	r3, r0, #1
   840c0:	89a3      	ldrh	r3, [r4, #12]
   840c2:	d103      	bne.n	840cc <__sseek+0x1a>
   840c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
   840c8:	81a2      	strh	r2, [r4, #12]
   840ca:	bd10      	pop	{r4, pc}
   840cc:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
   840d0:	81a1      	strh	r1, [r4, #12]
   840d2:	6520      	str	r0, [r4, #80]	; 0x50
   840d4:	bd10      	pop	{r4, pc}

000840d6 <__sclose>:
   840d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   840da:	f000 b8cd 	b.w	84278 <_close_r>

000840de <strcmp>:
   840de:	f810 2b01 	ldrb.w	r2, [r0], #1
   840e2:	f811 3b01 	ldrb.w	r3, [r1], #1
   840e6:	2a01      	cmp	r2, #1
   840e8:	bf28      	it	cs
   840ea:	429a      	cmpcs	r2, r3
   840ec:	d0f7      	beq.n	840de <strcmp>
   840ee:	eba2 0003 	sub.w	r0, r2, r3
   840f2:	4770      	bx	lr

000840f4 <__swbuf_r>:
   840f4:	b570      	push	{r4, r5, r6, lr}
   840f6:	460d      	mov	r5, r1
   840f8:	4614      	mov	r4, r2
   840fa:	4606      	mov	r6, r0
   840fc:	b118      	cbz	r0, 84106 <__swbuf_r+0x12>
   840fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84100:	b90b      	cbnz	r3, 84106 <__swbuf_r+0x12>
   84102:	f7fe ffa9 	bl	83058 <__sinit>
   84106:	89a1      	ldrh	r1, [r4, #12]
   84108:	69a0      	ldr	r0, [r4, #24]
   8410a:	f001 0208 	and.w	r2, r1, #8
   8410e:	b213      	sxth	r3, r2
   84110:	60a0      	str	r0, [r4, #8]
   84112:	b10b      	cbz	r3, 84118 <__swbuf_r+0x24>
   84114:	6920      	ldr	r0, [r4, #16]
   84116:	b958      	cbnz	r0, 84130 <__swbuf_r+0x3c>
   84118:	4630      	mov	r0, r6
   8411a:	4621      	mov	r1, r4
   8411c:	f7fe fe3e 	bl	82d9c <__swsetup_r>
   84120:	b130      	cbz	r0, 84130 <__swbuf_r+0x3c>
   84122:	89a5      	ldrh	r5, [r4, #12]
   84124:	2009      	movs	r0, #9
   84126:	f045 0140 	orr.w	r1, r5, #64	; 0x40
   8412a:	81a1      	strh	r1, [r4, #12]
   8412c:	6030      	str	r0, [r6, #0]
   8412e:	e017      	b.n	84160 <__swbuf_r+0x6c>
   84130:	89a1      	ldrh	r1, [r4, #12]
   84132:	b2ed      	uxtb	r5, r5
   84134:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
   84138:	b213      	sxth	r3, r2
   8413a:	b933      	cbnz	r3, 8414a <__swbuf_r+0x56>
   8413c:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
   84140:	6e61      	ldr	r1, [r4, #100]	; 0x64
   84142:	81a0      	strh	r0, [r4, #12]
   84144:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
   84148:	6662      	str	r2, [r4, #100]	; 0x64
   8414a:	6820      	ldr	r0, [r4, #0]
   8414c:	6923      	ldr	r3, [r4, #16]
   8414e:	6961      	ldr	r1, [r4, #20]
   84150:	1ac0      	subs	r0, r0, r3
   84152:	4288      	cmp	r0, r1
   84154:	db07      	blt.n	84166 <__swbuf_r+0x72>
   84156:	4630      	mov	r0, r6
   84158:	4621      	mov	r1, r4
   8415a:	f7fe fe8b 	bl	82e74 <_fflush_r>
   8415e:	b110      	cbz	r0, 84166 <__swbuf_r+0x72>
   84160:	f04f 35ff 	mov.w	r5, #4294967295
   84164:	e015      	b.n	84192 <__swbuf_r+0x9e>
   84166:	68a2      	ldr	r2, [r4, #8]
   84168:	6821      	ldr	r1, [r4, #0]
   8416a:	1e53      	subs	r3, r2, #1
   8416c:	60a3      	str	r3, [r4, #8]
   8416e:	f801 5b01 	strb.w	r5, [r1], #1
   84172:	6962      	ldr	r2, [r4, #20]
   84174:	3001      	adds	r0, #1
   84176:	4290      	cmp	r0, r2
   84178:	6021      	str	r1, [r4, #0]
   8417a:	d004      	beq.n	84186 <__swbuf_r+0x92>
   8417c:	89a3      	ldrh	r3, [r4, #12]
   8417e:	07db      	lsls	r3, r3, #31
   84180:	d507      	bpl.n	84192 <__swbuf_r+0x9e>
   84182:	2d0a      	cmp	r5, #10
   84184:	d105      	bne.n	84192 <__swbuf_r+0x9e>
   84186:	4630      	mov	r0, r6
   84188:	4621      	mov	r1, r4
   8418a:	f7fe fe73 	bl	82e74 <_fflush_r>
   8418e:	2800      	cmp	r0, #0
   84190:	d1e6      	bne.n	84160 <__swbuf_r+0x6c>
   84192:	4628      	mov	r0, r5
   84194:	bd70      	pop	{r4, r5, r6, pc}

00084196 <__swbuf>:
   84196:	460a      	mov	r2, r1
   84198:	4902      	ldr	r1, [pc, #8]	; (841a4 <__swbuf+0xe>)
   8419a:	4603      	mov	r3, r0
   8419c:	6808      	ldr	r0, [r1, #0]
   8419e:	4619      	mov	r1, r3
   841a0:	f7ff bfa8 	b.w	840f4 <__swbuf_r>
   841a4:	20070010 	.word	0x20070010

000841a8 <_wcrtomb_r>:
   841a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   841ac:	461d      	mov	r5, r3
   841ae:	4b10      	ldr	r3, [pc, #64]	; (841f0 <_wcrtomb_r+0x48>)
   841b0:	b086      	sub	sp, #24
   841b2:	4604      	mov	r4, r0
   841b4:	4690      	mov	r8, r2
   841b6:	460e      	mov	r6, r1
   841b8:	681f      	ldr	r7, [r3, #0]
   841ba:	b939      	cbnz	r1, 841cc <_wcrtomb_r+0x24>
   841bc:	f7ff fb00 	bl	837c0 <__locale_charset>
   841c0:	9500      	str	r5, [sp, #0]
   841c2:	4603      	mov	r3, r0
   841c4:	a903      	add	r1, sp, #12
   841c6:	4620      	mov	r0, r4
   841c8:	4632      	mov	r2, r6
   841ca:	e006      	b.n	841da <_wcrtomb_r+0x32>
   841cc:	f7ff faf8 	bl	837c0 <__locale_charset>
   841d0:	9500      	str	r5, [sp, #0]
   841d2:	4603      	mov	r3, r0
   841d4:	4631      	mov	r1, r6
   841d6:	4620      	mov	r0, r4
   841d8:	4642      	mov	r2, r8
   841da:	47b8      	blx	r7
   841dc:	1c43      	adds	r3, r0, #1
   841de:	d103      	bne.n	841e8 <_wcrtomb_r+0x40>
   841e0:	2100      	movs	r1, #0
   841e2:	228a      	movs	r2, #138	; 0x8a
   841e4:	6029      	str	r1, [r5, #0]
   841e6:	6022      	str	r2, [r4, #0]
   841e8:	b006      	add	sp, #24
   841ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   841ee:	bf00      	nop
   841f0:	200708cc 	.word	0x200708cc

000841f4 <wcrtomb>:
   841f4:	b530      	push	{r4, r5, lr}
   841f6:	4613      	mov	r3, r2
   841f8:	4a04      	ldr	r2, [pc, #16]	; (8420c <wcrtomb+0x18>)
   841fa:	4605      	mov	r5, r0
   841fc:	460c      	mov	r4, r1
   841fe:	6810      	ldr	r0, [r2, #0]
   84200:	4629      	mov	r1, r5
   84202:	4622      	mov	r2, r4
   84204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   84208:	f7ff bfce 	b.w	841a8 <_wcrtomb_r>
   8420c:	20070010 	.word	0x20070010

00084210 <__ascii_wctomb>:
   84210:	b149      	cbz	r1, 84226 <__ascii_wctomb+0x16>
   84212:	2aff      	cmp	r2, #255	; 0xff
   84214:	d904      	bls.n	84220 <__ascii_wctomb+0x10>
   84216:	238a      	movs	r3, #138	; 0x8a
   84218:	6003      	str	r3, [r0, #0]
   8421a:	f04f 30ff 	mov.w	r0, #4294967295
   8421e:	4770      	bx	lr
   84220:	700a      	strb	r2, [r1, #0]
   84222:	2001      	movs	r0, #1
   84224:	4770      	bx	lr
   84226:	4608      	mov	r0, r1
   84228:	4770      	bx	lr

0008422a <_wctomb_r>:
   8422a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   8422e:	4698      	mov	r8, r3
   84230:	4b07      	ldr	r3, [pc, #28]	; (84250 <_wctomb_r+0x26>)
   84232:	4605      	mov	r5, r0
   84234:	460f      	mov	r7, r1
   84236:	4616      	mov	r6, r2
   84238:	681c      	ldr	r4, [r3, #0]
   8423a:	f7ff fac1 	bl	837c0 <__locale_charset>
   8423e:	f8cd 8000 	str.w	r8, [sp]
   84242:	4603      	mov	r3, r0
   84244:	4639      	mov	r1, r7
   84246:	4628      	mov	r0, r5
   84248:	4632      	mov	r2, r6
   8424a:	47a0      	blx	r4
   8424c:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
   84250:	200708cc 	.word	0x200708cc

00084254 <_write_r>:
   84254:	b538      	push	{r3, r4, r5, lr}
   84256:	4c07      	ldr	r4, [pc, #28]	; (84274 <_write_r+0x20>)
   84258:	4605      	mov	r5, r0
   8425a:	2000      	movs	r0, #0
   8425c:	6020      	str	r0, [r4, #0]
   8425e:	4608      	mov	r0, r1
   84260:	4611      	mov	r1, r2
   84262:	461a      	mov	r2, r3
   84264:	f7fd f86a 	bl	8133c <_write>
   84268:	1c43      	adds	r3, r0, #1
   8426a:	d102      	bne.n	84272 <_write_r+0x1e>
   8426c:	6823      	ldr	r3, [r4, #0]
   8426e:	b103      	cbz	r3, 84272 <_write_r+0x1e>
   84270:	602b      	str	r3, [r5, #0]
   84272:	bd38      	pop	{r3, r4, r5, pc}
   84274:	20078acc 	.word	0x20078acc

00084278 <_close_r>:
   84278:	b538      	push	{r3, r4, r5, lr}
   8427a:	4c06      	ldr	r4, [pc, #24]	; (84294 <_close_r+0x1c>)
   8427c:	2300      	movs	r3, #0
   8427e:	4605      	mov	r5, r0
   84280:	4608      	mov	r0, r1
   84282:	6023      	str	r3, [r4, #0]
   84284:	f7fd ffac 	bl	821e0 <_close>
   84288:	1c43      	adds	r3, r0, #1
   8428a:	d102      	bne.n	84292 <_close_r+0x1a>
   8428c:	6821      	ldr	r1, [r4, #0]
   8428e:	b101      	cbz	r1, 84292 <_close_r+0x1a>
   84290:	6029      	str	r1, [r5, #0]
   84292:	bd38      	pop	{r3, r4, r5, pc}
   84294:	20078acc 	.word	0x20078acc

00084298 <_fclose_r>:
   84298:	b570      	push	{r4, r5, r6, lr}
   8429a:	4605      	mov	r5, r0
   8429c:	460c      	mov	r4, r1
   8429e:	2900      	cmp	r1, #0
   842a0:	d039      	beq.n	84316 <_fclose_r+0x7e>
   842a2:	f7fe ff3d 	bl	83120 <__sfp_lock_acquire>
   842a6:	b125      	cbz	r5, 842b2 <_fclose_r+0x1a>
   842a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   842aa:	b913      	cbnz	r3, 842b2 <_fclose_r+0x1a>
   842ac:	4628      	mov	r0, r5
   842ae:	f7fe fed3 	bl	83058 <__sinit>
   842b2:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   842b6:	b35e      	cbz	r6, 84310 <_fclose_r+0x78>
   842b8:	4628      	mov	r0, r5
   842ba:	4621      	mov	r1, r4
   842bc:	f7fe fdda 	bl	82e74 <_fflush_r>
   842c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   842c2:	4606      	mov	r6, r0
   842c4:	b13a      	cbz	r2, 842d6 <_fclose_r+0x3e>
   842c6:	4628      	mov	r0, r5
   842c8:	69e1      	ldr	r1, [r4, #28]
   842ca:	4790      	blx	r2
   842cc:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   842d0:	bf28      	it	cs
   842d2:	f04f 36ff 	movcs.w	r6, #4294967295
   842d6:	89a0      	ldrh	r0, [r4, #12]
   842d8:	f000 0180 	and.w	r1, r0, #128	; 0x80
   842dc:	b20b      	sxth	r3, r1
   842de:	b11b      	cbz	r3, 842e8 <_fclose_r+0x50>
   842e0:	4628      	mov	r0, r5
   842e2:	6921      	ldr	r1, [r4, #16]
   842e4:	f7fe fff6 	bl	832d4 <_free_r>
   842e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   842ea:	b141      	cbz	r1, 842fe <_fclose_r+0x66>
   842ec:	f104 0240 	add.w	r2, r4, #64	; 0x40
   842f0:	4291      	cmp	r1, r2
   842f2:	d002      	beq.n	842fa <_fclose_r+0x62>
   842f4:	4628      	mov	r0, r5
   842f6:	f7fe ffed 	bl	832d4 <_free_r>
   842fa:	2000      	movs	r0, #0
   842fc:	6320      	str	r0, [r4, #48]	; 0x30
   842fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84300:	b121      	cbz	r1, 8430c <_fclose_r+0x74>
   84302:	4628      	mov	r0, r5
   84304:	f7fe ffe6 	bl	832d4 <_free_r>
   84308:	2100      	movs	r1, #0
   8430a:	6461      	str	r1, [r4, #68]	; 0x44
   8430c:	2300      	movs	r3, #0
   8430e:	81a3      	strh	r3, [r4, #12]
   84310:	f7fe ff07 	bl	83122 <__sfp_lock_release>
   84314:	e000      	b.n	84318 <_fclose_r+0x80>
   84316:	460e      	mov	r6, r1
   84318:	4630      	mov	r0, r6
   8431a:	bd70      	pop	{r4, r5, r6, pc}

0008431c <fclose>:
   8431c:	4b02      	ldr	r3, [pc, #8]	; (84328 <fclose+0xc>)
   8431e:	4601      	mov	r1, r0
   84320:	6818      	ldr	r0, [r3, #0]
   84322:	f7ff bfb9 	b.w	84298 <_fclose_r>
   84326:	bf00      	nop
   84328:	20070010 	.word	0x20070010

0008432c <_fstat_r>:
   8432c:	b538      	push	{r3, r4, r5, lr}
   8432e:	4c07      	ldr	r4, [pc, #28]	; (8434c <_fstat_r+0x20>)
   84330:	2300      	movs	r3, #0
   84332:	4605      	mov	r5, r0
   84334:	4608      	mov	r0, r1
   84336:	4611      	mov	r1, r2
   84338:	6023      	str	r3, [r4, #0]
   8433a:	f7fd ff55 	bl	821e8 <_fstat>
   8433e:	1c43      	adds	r3, r0, #1
   84340:	d102      	bne.n	84348 <_fstat_r+0x1c>
   84342:	6821      	ldr	r1, [r4, #0]
   84344:	b101      	cbz	r1, 84348 <_fstat_r+0x1c>
   84346:	6029      	str	r1, [r5, #0]
   84348:	bd38      	pop	{r3, r4, r5, pc}
   8434a:	bf00      	nop
   8434c:	20078acc 	.word	0x20078acc

00084350 <_isatty_r>:
   84350:	b538      	push	{r3, r4, r5, lr}
   84352:	4c06      	ldr	r4, [pc, #24]	; (8436c <_isatty_r+0x1c>)
   84354:	2300      	movs	r3, #0
   84356:	4605      	mov	r5, r0
   84358:	4608      	mov	r0, r1
   8435a:	6023      	str	r3, [r4, #0]
   8435c:	f7fd ff4a 	bl	821f4 <_isatty>
   84360:	1c43      	adds	r3, r0, #1
   84362:	d102      	bne.n	8436a <_isatty_r+0x1a>
   84364:	6821      	ldr	r1, [r4, #0]
   84366:	b101      	cbz	r1, 8436a <_isatty_r+0x1a>
   84368:	6029      	str	r1, [r5, #0]
   8436a:	bd38      	pop	{r3, r4, r5, pc}
   8436c:	20078acc 	.word	0x20078acc

00084370 <_lseek_r>:
   84370:	b538      	push	{r3, r4, r5, lr}
   84372:	4c07      	ldr	r4, [pc, #28]	; (84390 <_lseek_r+0x20>)
   84374:	4605      	mov	r5, r0
   84376:	2000      	movs	r0, #0
   84378:	6020      	str	r0, [r4, #0]
   8437a:	4608      	mov	r0, r1
   8437c:	4611      	mov	r1, r2
   8437e:	461a      	mov	r2, r3
   84380:	f7fd ff3c 	bl	821fc <_lseek>
   84384:	1c43      	adds	r3, r0, #1
   84386:	d102      	bne.n	8438e <_lseek_r+0x1e>
   84388:	6823      	ldr	r3, [r4, #0]
   8438a:	b103      	cbz	r3, 8438e <_lseek_r+0x1e>
   8438c:	602b      	str	r3, [r5, #0]
   8438e:	bd38      	pop	{r3, r4, r5, pc}
   84390:	20078acc 	.word	0x20078acc

00084394 <_read_r>:
   84394:	b538      	push	{r3, r4, r5, lr}
   84396:	4c07      	ldr	r4, [pc, #28]	; (843b4 <_read_r+0x20>)
   84398:	4605      	mov	r5, r0
   8439a:	2000      	movs	r0, #0
   8439c:	6020      	str	r0, [r4, #0]
   8439e:	4608      	mov	r0, r1
   843a0:	4611      	mov	r1, r2
   843a2:	461a      	mov	r2, r3
   843a4:	f7fc ff86 	bl	812b4 <_read>
   843a8:	1c43      	adds	r3, r0, #1
   843aa:	d102      	bne.n	843b2 <_read_r+0x1e>
   843ac:	6823      	ldr	r3, [r4, #0]
   843ae:	b103      	cbz	r3, 843b2 <_read_r+0x1e>
   843b0:	602b      	str	r3, [r5, #0]
   843b2:	bd38      	pop	{r3, r4, r5, pc}
   843b4:	20078acc 	.word	0x20078acc

000843b8 <__aeabi_uldivmod>:
   843b8:	b94b      	cbnz	r3, 843ce <__aeabi_uldivmod+0x16>
   843ba:	b942      	cbnz	r2, 843ce <__aeabi_uldivmod+0x16>
   843bc:	2900      	cmp	r1, #0
   843be:	bf08      	it	eq
   843c0:	2800      	cmpeq	r0, #0
   843c2:	d002      	beq.n	843ca <__aeabi_uldivmod+0x12>
   843c4:	f04f 31ff 	mov.w	r1, #4294967295
   843c8:	4608      	mov	r0, r1
   843ca:	f000 b83b 	b.w	84444 <__aeabi_idiv0>
   843ce:	b082      	sub	sp, #8
   843d0:	46ec      	mov	ip, sp
   843d2:	e92d 5000 	stmdb	sp!, {ip, lr}
   843d6:	f000 f81d 	bl	84414 <__gnu_uldivmod_helper>
   843da:	f8dd e004 	ldr.w	lr, [sp, #4]
   843de:	b002      	add	sp, #8
   843e0:	bc0c      	pop	{r2, r3}
   843e2:	4770      	bx	lr

000843e4 <__gnu_ldivmod_helper>:
   843e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   843e8:	4616      	mov	r6, r2
   843ea:	4698      	mov	r8, r3
   843ec:	4604      	mov	r4, r0
   843ee:	460d      	mov	r5, r1
   843f0:	f000 f82a 	bl	84448 <__divdi3>
   843f4:	fb06 fc01 	mul.w	ip, r6, r1
   843f8:	fba6 2300 	umull	r2, r3, r6, r0
   843fc:	fb00 c708 	mla	r7, r0, r8, ip
   84400:	18fb      	adds	r3, r7, r3
   84402:	1aa2      	subs	r2, r4, r2
   84404:	eb65 0303 	sbc.w	r3, r5, r3
   84408:	9c06      	ldr	r4, [sp, #24]
   8440a:	e9c4 2300 	strd	r2, r3, [r4]
   8440e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84412:	bf00      	nop

00084414 <__gnu_uldivmod_helper>:
   84414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84418:	4690      	mov	r8, r2
   8441a:	4606      	mov	r6, r0
   8441c:	460f      	mov	r7, r1
   8441e:	461d      	mov	r5, r3
   84420:	f000 f970 	bl	84704 <__udivdi3>
   84424:	fb00 f305 	mul.w	r3, r0, r5
   84428:	fba0 4508 	umull	r4, r5, r0, r8
   8442c:	fb08 3801 	mla	r8, r8, r1, r3
   84430:	9b06      	ldr	r3, [sp, #24]
   84432:	4445      	add	r5, r8
   84434:	1b34      	subs	r4, r6, r4
   84436:	eb67 0505 	sbc.w	r5, r7, r5
   8443a:	e9c3 4500 	strd	r4, r5, [r3]
   8443e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84442:	bf00      	nop

00084444 <__aeabi_idiv0>:
   84444:	4770      	bx	lr
   84446:	bf00      	nop

00084448 <__divdi3>:
   84448:	2900      	cmp	r1, #0
   8444a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8444e:	461d      	mov	r5, r3
   84450:	f2c0 809d 	blt.w	8458e <__divdi3+0x146>
   84454:	2400      	movs	r4, #0
   84456:	2d00      	cmp	r5, #0
   84458:	f2c0 8094 	blt.w	84584 <__divdi3+0x13c>
   8445c:	4680      	mov	r8, r0
   8445e:	460f      	mov	r7, r1
   84460:	4694      	mov	ip, r2
   84462:	461e      	mov	r6, r3
   84464:	bbe3      	cbnz	r3, 844e0 <__divdi3+0x98>
   84466:	428a      	cmp	r2, r1
   84468:	d955      	bls.n	84516 <__divdi3+0xce>
   8446a:	fab2 f782 	clz	r7, r2
   8446e:	b147      	cbz	r7, 84482 <__divdi3+0x3a>
   84470:	f1c7 0520 	rsb	r5, r7, #32
   84474:	fa20 f605 	lsr.w	r6, r0, r5
   84478:	fa01 f107 	lsl.w	r1, r1, r7
   8447c:	40ba      	lsls	r2, r7
   8447e:	40b8      	lsls	r0, r7
   84480:	4331      	orrs	r1, r6
   84482:	0c17      	lsrs	r7, r2, #16
   84484:	fbb1 f6f7 	udiv	r6, r1, r7
   84488:	fa1f fc82 	uxth.w	ip, r2
   8448c:	fb07 1116 	mls	r1, r7, r6, r1
   84490:	fb0c f506 	mul.w	r5, ip, r6
   84494:	0c03      	lsrs	r3, r0, #16
   84496:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8449a:	429d      	cmp	r5, r3
   8449c:	d908      	bls.n	844b0 <__divdi3+0x68>
   8449e:	1e71      	subs	r1, r6, #1
   844a0:	189b      	adds	r3, r3, r2
   844a2:	f080 8113 	bcs.w	846cc <__divdi3+0x284>
   844a6:	429d      	cmp	r5, r3
   844a8:	f240 8110 	bls.w	846cc <__divdi3+0x284>
   844ac:	3e02      	subs	r6, #2
   844ae:	189b      	adds	r3, r3, r2
   844b0:	1b59      	subs	r1, r3, r5
   844b2:	fbb1 f5f7 	udiv	r5, r1, r7
   844b6:	fb07 1315 	mls	r3, r7, r5, r1
   844ba:	fb0c fc05 	mul.w	ip, ip, r5
   844be:	b280      	uxth	r0, r0
   844c0:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
   844c4:	458c      	cmp	ip, r1
   844c6:	d907      	bls.n	844d8 <__divdi3+0x90>
   844c8:	1e6b      	subs	r3, r5, #1
   844ca:	188a      	adds	r2, r1, r2
   844cc:	f080 8100 	bcs.w	846d0 <__divdi3+0x288>
   844d0:	4594      	cmp	ip, r2
   844d2:	f240 80fd 	bls.w	846d0 <__divdi3+0x288>
   844d6:	3d02      	subs	r5, #2
   844d8:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
   844dc:	2500      	movs	r5, #0
   844de:	e003      	b.n	844e8 <__divdi3+0xa0>
   844e0:	428b      	cmp	r3, r1
   844e2:	d90c      	bls.n	844fe <__divdi3+0xb6>
   844e4:	2500      	movs	r5, #0
   844e6:	4629      	mov	r1, r5
   844e8:	460a      	mov	r2, r1
   844ea:	462b      	mov	r3, r5
   844ec:	b114      	cbz	r4, 844f4 <__divdi3+0xac>
   844ee:	4252      	negs	r2, r2
   844f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   844f4:	4610      	mov	r0, r2
   844f6:	4619      	mov	r1, r3
   844f8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   844fc:	4770      	bx	lr
   844fe:	fab3 f583 	clz	r5, r3
   84502:	2d00      	cmp	r5, #0
   84504:	f040 8087 	bne.w	84616 <__divdi3+0x1ce>
   84508:	428b      	cmp	r3, r1
   8450a:	d301      	bcc.n	84510 <__divdi3+0xc8>
   8450c:	4282      	cmp	r2, r0
   8450e:	d8ea      	bhi.n	844e6 <__divdi3+0x9e>
   84510:	2500      	movs	r5, #0
   84512:	2101      	movs	r1, #1
   84514:	e7e8      	b.n	844e8 <__divdi3+0xa0>
   84516:	b912      	cbnz	r2, 8451e <__divdi3+0xd6>
   84518:	2601      	movs	r6, #1
   8451a:	fbb6 f2f2 	udiv	r2, r6, r2
   8451e:	fab2 f682 	clz	r6, r2
   84522:	2e00      	cmp	r6, #0
   84524:	d139      	bne.n	8459a <__divdi3+0x152>
   84526:	1a8e      	subs	r6, r1, r2
   84528:	0c13      	lsrs	r3, r2, #16
   8452a:	fa1f fc82 	uxth.w	ip, r2
   8452e:	2501      	movs	r5, #1
   84530:	fbb6 f7f3 	udiv	r7, r6, r3
   84534:	fb03 6117 	mls	r1, r3, r7, r6
   84538:	fb0c f807 	mul.w	r8, ip, r7
   8453c:	ea4f 4910 	mov.w	r9, r0, lsr #16
   84540:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
   84544:	45b0      	cmp	r8, r6
   84546:	d906      	bls.n	84556 <__divdi3+0x10e>
   84548:	1e79      	subs	r1, r7, #1
   8454a:	18b6      	adds	r6, r6, r2
   8454c:	d202      	bcs.n	84554 <__divdi3+0x10c>
   8454e:	45b0      	cmp	r8, r6
   84550:	f200 80d3 	bhi.w	846fa <__divdi3+0x2b2>
   84554:	460f      	mov	r7, r1
   84556:	ebc8 0606 	rsb	r6, r8, r6
   8455a:	fbb6 f1f3 	udiv	r1, r6, r3
   8455e:	fb03 6311 	mls	r3, r3, r1, r6
   84562:	fb0c fc01 	mul.w	ip, ip, r1
   84566:	b280      	uxth	r0, r0
   84568:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   8456c:	459c      	cmp	ip, r3
   8456e:	d906      	bls.n	8457e <__divdi3+0x136>
   84570:	1e4e      	subs	r6, r1, #1
   84572:	189a      	adds	r2, r3, r2
   84574:	d202      	bcs.n	8457c <__divdi3+0x134>
   84576:	4594      	cmp	ip, r2
   84578:	f200 80c2 	bhi.w	84700 <__divdi3+0x2b8>
   8457c:	4631      	mov	r1, r6
   8457e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
   84582:	e7b1      	b.n	844e8 <__divdi3+0xa0>
   84584:	43e4      	mvns	r4, r4
   84586:	4252      	negs	r2, r2
   84588:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8458c:	e766      	b.n	8445c <__divdi3+0x14>
   8458e:	4240      	negs	r0, r0
   84590:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84594:	f04f 34ff 	mov.w	r4, #4294967295
   84598:	e75d      	b.n	84456 <__divdi3+0xe>
   8459a:	40b2      	lsls	r2, r6
   8459c:	f1c6 0920 	rsb	r9, r6, #32
   845a0:	fa21 f709 	lsr.w	r7, r1, r9
   845a4:	fa20 f909 	lsr.w	r9, r0, r9
   845a8:	fa01 f106 	lsl.w	r1, r1, r6
   845ac:	0c13      	lsrs	r3, r2, #16
   845ae:	fbb7 f8f3 	udiv	r8, r7, r3
   845b2:	fa1f fc82 	uxth.w	ip, r2
   845b6:	fb03 7718 	mls	r7, r3, r8, r7
   845ba:	fb0c f508 	mul.w	r5, ip, r8
   845be:	ea49 0901 	orr.w	r9, r9, r1
   845c2:	ea4f 4119 	mov.w	r1, r9, lsr #16
   845c6:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
   845ca:	40b0      	lsls	r0, r6
   845cc:	42bd      	cmp	r5, r7
   845ce:	d90a      	bls.n	845e6 <__divdi3+0x19e>
   845d0:	18bf      	adds	r7, r7, r2
   845d2:	f108 36ff 	add.w	r6, r8, #4294967295
   845d6:	f080 808e 	bcs.w	846f6 <__divdi3+0x2ae>
   845da:	42bd      	cmp	r5, r7
   845dc:	f240 808b 	bls.w	846f6 <__divdi3+0x2ae>
   845e0:	f1a8 0802 	sub.w	r8, r8, #2
   845e4:	18bf      	adds	r7, r7, r2
   845e6:	1b79      	subs	r1, r7, r5
   845e8:	fbb1 f5f3 	udiv	r5, r1, r3
   845ec:	fb03 1715 	mls	r7, r3, r5, r1
   845f0:	fb0c f605 	mul.w	r6, ip, r5
   845f4:	fa1f f989 	uxth.w	r9, r9
   845f8:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
   845fc:	428e      	cmp	r6, r1
   845fe:	d906      	bls.n	8460e <__divdi3+0x1c6>
   84600:	1e6f      	subs	r7, r5, #1
   84602:	1889      	adds	r1, r1, r2
   84604:	d271      	bcs.n	846ea <__divdi3+0x2a2>
   84606:	428e      	cmp	r6, r1
   84608:	d96f      	bls.n	846ea <__divdi3+0x2a2>
   8460a:	3d02      	subs	r5, #2
   8460c:	1889      	adds	r1, r1, r2
   8460e:	1b8e      	subs	r6, r1, r6
   84610:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
   84614:	e78c      	b.n	84530 <__divdi3+0xe8>
   84616:	f1c5 0120 	rsb	r1, r5, #32
   8461a:	fa22 f301 	lsr.w	r3, r2, r1
   8461e:	fa06 f605 	lsl.w	r6, r6, r5
   84622:	fa27 f201 	lsr.w	r2, r7, r1
   84626:	fa07 f705 	lsl.w	r7, r7, r5
   8462a:	fa20 f101 	lsr.w	r1, r0, r1
   8462e:	431e      	orrs	r6, r3
   84630:	ea4f 4916 	mov.w	r9, r6, lsr #16
   84634:	fbb2 f8f9 	udiv	r8, r2, r9
   84638:	fa1f fa86 	uxth.w	sl, r6
   8463c:	fb09 2218 	mls	r2, r9, r8, r2
   84640:	fb0a fb08 	mul.w	fp, sl, r8
   84644:	430f      	orrs	r7, r1
   84646:	0c3b      	lsrs	r3, r7, #16
   84648:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8464c:	4593      	cmp	fp, r2
   8464e:	fa0c fc05 	lsl.w	ip, ip, r5
   84652:	d908      	bls.n	84666 <__divdi3+0x21e>
   84654:	1992      	adds	r2, r2, r6
   84656:	f108 31ff 	add.w	r1, r8, #4294967295
   8465a:	d24a      	bcs.n	846f2 <__divdi3+0x2aa>
   8465c:	4593      	cmp	fp, r2
   8465e:	d948      	bls.n	846f2 <__divdi3+0x2aa>
   84660:	f1a8 0802 	sub.w	r8, r8, #2
   84664:	1992      	adds	r2, r2, r6
   84666:	ebcb 0302 	rsb	r3, fp, r2
   8466a:	fbb3 f1f9 	udiv	r1, r3, r9
   8466e:	fb09 3211 	mls	r2, r9, r1, r3
   84672:	fb0a fa01 	mul.w	sl, sl, r1
   84676:	b2bf      	uxth	r7, r7
   84678:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
   8467c:	459a      	cmp	sl, r3
   8467e:	d906      	bls.n	8468e <__divdi3+0x246>
   84680:	1e4a      	subs	r2, r1, #1
   84682:	199b      	adds	r3, r3, r6
   84684:	d233      	bcs.n	846ee <__divdi3+0x2a6>
   84686:	459a      	cmp	sl, r3
   84688:	d931      	bls.n	846ee <__divdi3+0x2a6>
   8468a:	3902      	subs	r1, #2
   8468c:	199b      	adds	r3, r3, r6
   8468e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   84692:	0c0f      	lsrs	r7, r1, #16
   84694:	fa1f f88c 	uxth.w	r8, ip
   84698:	fb08 f607 	mul.w	r6, r8, r7
   8469c:	b28a      	uxth	r2, r1
   8469e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   846a2:	fb08 f802 	mul.w	r8, r8, r2
   846a6:	fb0c 6202 	mla	r2, ip, r2, r6
   846aa:	fb0c fc07 	mul.w	ip, ip, r7
   846ae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   846b2:	4296      	cmp	r6, r2
   846b4:	bf88      	it	hi
   846b6:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
   846ba:	ebca 0303 	rsb	r3, sl, r3
   846be:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
   846c2:	4563      	cmp	r3, ip
   846c4:	d30e      	bcc.n	846e4 <__divdi3+0x29c>
   846c6:	d005      	beq.n	846d4 <__divdi3+0x28c>
   846c8:	2500      	movs	r5, #0
   846ca:	e70d      	b.n	844e8 <__divdi3+0xa0>
   846cc:	460e      	mov	r6, r1
   846ce:	e6ef      	b.n	844b0 <__divdi3+0x68>
   846d0:	461d      	mov	r5, r3
   846d2:	e701      	b.n	844d8 <__divdi3+0x90>
   846d4:	fa00 f005 	lsl.w	r0, r0, r5
   846d8:	fa1f f888 	uxth.w	r8, r8
   846dc:	eb08 4502 	add.w	r5, r8, r2, lsl #16
   846e0:	42a8      	cmp	r0, r5
   846e2:	d2f1      	bcs.n	846c8 <__divdi3+0x280>
   846e4:	3901      	subs	r1, #1
   846e6:	2500      	movs	r5, #0
   846e8:	e6fe      	b.n	844e8 <__divdi3+0xa0>
   846ea:	463d      	mov	r5, r7
   846ec:	e78f      	b.n	8460e <__divdi3+0x1c6>
   846ee:	4611      	mov	r1, r2
   846f0:	e7cd      	b.n	8468e <__divdi3+0x246>
   846f2:	4688      	mov	r8, r1
   846f4:	e7b7      	b.n	84666 <__divdi3+0x21e>
   846f6:	46b0      	mov	r8, r6
   846f8:	e775      	b.n	845e6 <__divdi3+0x19e>
   846fa:	3f02      	subs	r7, #2
   846fc:	18b6      	adds	r6, r6, r2
   846fe:	e72a      	b.n	84556 <__divdi3+0x10e>
   84700:	3902      	subs	r1, #2
   84702:	e73c      	b.n	8457e <__divdi3+0x136>

00084704 <__udivdi3>:
   84704:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   84708:	4614      	mov	r4, r2
   8470a:	4605      	mov	r5, r0
   8470c:	460e      	mov	r6, r1
   8470e:	2b00      	cmp	r3, #0
   84710:	d13d      	bne.n	8478e <__udivdi3+0x8a>
   84712:	428a      	cmp	r2, r1
   84714:	d949      	bls.n	847aa <__udivdi3+0xa6>
   84716:	fab2 f782 	clz	r7, r2
   8471a:	b147      	cbz	r7, 8472e <__udivdi3+0x2a>
   8471c:	f1c7 0120 	rsb	r1, r7, #32
   84720:	fa20 f201 	lsr.w	r2, r0, r1
   84724:	fa06 f607 	lsl.w	r6, r6, r7
   84728:	40bc      	lsls	r4, r7
   8472a:	40bd      	lsls	r5, r7
   8472c:	4316      	orrs	r6, r2
   8472e:	0c22      	lsrs	r2, r4, #16
   84730:	fbb6 f0f2 	udiv	r0, r6, r2
   84734:	b2a1      	uxth	r1, r4
   84736:	fb02 6610 	mls	r6, r2, r0, r6
   8473a:	fb01 f300 	mul.w	r3, r1, r0
   8473e:	0c2f      	lsrs	r7, r5, #16
   84740:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   84744:	42b3      	cmp	r3, r6
   84746:	d908      	bls.n	8475a <__udivdi3+0x56>
   84748:	1e47      	subs	r7, r0, #1
   8474a:	1936      	adds	r6, r6, r4
   8474c:	f080 80fa 	bcs.w	84944 <__udivdi3+0x240>
   84750:	42b3      	cmp	r3, r6
   84752:	f240 80f7 	bls.w	84944 <__udivdi3+0x240>
   84756:	3802      	subs	r0, #2
   84758:	1936      	adds	r6, r6, r4
   8475a:	1af6      	subs	r6, r6, r3
   8475c:	fbb6 f3f2 	udiv	r3, r6, r2
   84760:	fb02 6213 	mls	r2, r2, r3, r6
   84764:	fb01 f103 	mul.w	r1, r1, r3
   84768:	b2ad      	uxth	r5, r5
   8476a:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
   8476e:	4291      	cmp	r1, r2
   84770:	d907      	bls.n	84782 <__udivdi3+0x7e>
   84772:	1e5e      	subs	r6, r3, #1
   84774:	1912      	adds	r2, r2, r4
   84776:	f080 80e7 	bcs.w	84948 <__udivdi3+0x244>
   8477a:	4291      	cmp	r1, r2
   8477c:	f240 80e4 	bls.w	84948 <__udivdi3+0x244>
   84780:	3b02      	subs	r3, #2
   84782:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   84786:	2100      	movs	r1, #0
   84788:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   8478c:	4770      	bx	lr
   8478e:	428b      	cmp	r3, r1
   84790:	d843      	bhi.n	8481a <__udivdi3+0x116>
   84792:	fab3 f483 	clz	r4, r3
   84796:	2c00      	cmp	r4, #0
   84798:	d142      	bne.n	84820 <__udivdi3+0x11c>
   8479a:	428b      	cmp	r3, r1
   8479c:	d302      	bcc.n	847a4 <__udivdi3+0xa0>
   8479e:	4282      	cmp	r2, r0
   847a0:	f200 80e1 	bhi.w	84966 <__udivdi3+0x262>
   847a4:	2100      	movs	r1, #0
   847a6:	2001      	movs	r0, #1
   847a8:	e7ee      	b.n	84788 <__udivdi3+0x84>
   847aa:	b912      	cbnz	r2, 847b2 <__udivdi3+0xae>
   847ac:	2701      	movs	r7, #1
   847ae:	fbb7 f4f2 	udiv	r4, r7, r2
   847b2:	fab4 f284 	clz	r2, r4
   847b6:	2a00      	cmp	r2, #0
   847b8:	f040 8089 	bne.w	848ce <__udivdi3+0x1ca>
   847bc:	1b0a      	subs	r2, r1, r4
   847be:	0c23      	lsrs	r3, r4, #16
   847c0:	b2a7      	uxth	r7, r4
   847c2:	2101      	movs	r1, #1
   847c4:	fbb2 f6f3 	udiv	r6, r2, r3
   847c8:	fb03 2216 	mls	r2, r3, r6, r2
   847cc:	fb07 f006 	mul.w	r0, r7, r6
   847d0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   847d4:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
   847d8:	4290      	cmp	r0, r2
   847da:	d907      	bls.n	847ec <__udivdi3+0xe8>
   847dc:	1912      	adds	r2, r2, r4
   847de:	f106 3cff 	add.w	ip, r6, #4294967295
   847e2:	d202      	bcs.n	847ea <__udivdi3+0xe6>
   847e4:	4290      	cmp	r0, r2
   847e6:	f200 80d0 	bhi.w	8498a <__udivdi3+0x286>
   847ea:	4666      	mov	r6, ip
   847ec:	1a12      	subs	r2, r2, r0
   847ee:	fbb2 f0f3 	udiv	r0, r2, r3
   847f2:	fb03 2310 	mls	r3, r3, r0, r2
   847f6:	fb07 f700 	mul.w	r7, r7, r0
   847fa:	b2ad      	uxth	r5, r5
   847fc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   84800:	429f      	cmp	r7, r3
   84802:	d907      	bls.n	84814 <__udivdi3+0x110>
   84804:	1e42      	subs	r2, r0, #1
   84806:	191b      	adds	r3, r3, r4
   84808:	f080 80a0 	bcs.w	8494c <__udivdi3+0x248>
   8480c:	429f      	cmp	r7, r3
   8480e:	f240 809d 	bls.w	8494c <__udivdi3+0x248>
   84812:	3802      	subs	r0, #2
   84814:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
   84818:	e7b6      	b.n	84788 <__udivdi3+0x84>
   8481a:	2100      	movs	r1, #0
   8481c:	4608      	mov	r0, r1
   8481e:	e7b3      	b.n	84788 <__udivdi3+0x84>
   84820:	f1c4 0620 	rsb	r6, r4, #32
   84824:	fa22 f706 	lsr.w	r7, r2, r6
   84828:	fa03 f304 	lsl.w	r3, r3, r4
   8482c:	fa21 f506 	lsr.w	r5, r1, r6
   84830:	fa01 f104 	lsl.w	r1, r1, r4
   84834:	fa20 f606 	lsr.w	r6, r0, r6
   84838:	433b      	orrs	r3, r7
   8483a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8483e:	fbb5 f7fc 	udiv	r7, r5, ip
   84842:	fa1f f883 	uxth.w	r8, r3
   84846:	fb0c 5517 	mls	r5, ip, r7, r5
   8484a:	fb08 f907 	mul.w	r9, r8, r7
   8484e:	ea46 0a01 	orr.w	sl, r6, r1
   84852:	ea4f 411a 	mov.w	r1, sl, lsr #16
   84856:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   8485a:	45a9      	cmp	r9, r5
   8485c:	fa02 f204 	lsl.w	r2, r2, r4
   84860:	d904      	bls.n	8486c <__udivdi3+0x168>
   84862:	1e7e      	subs	r6, r7, #1
   84864:	18ed      	adds	r5, r5, r3
   84866:	f0c0 8081 	bcc.w	8496c <__udivdi3+0x268>
   8486a:	4637      	mov	r7, r6
   8486c:	ebc9 0105 	rsb	r1, r9, r5
   84870:	fbb1 f6fc 	udiv	r6, r1, ip
   84874:	fb0c 1516 	mls	r5, ip, r6, r1
   84878:	fb08 f806 	mul.w	r8, r8, r6
   8487c:	fa1f fa8a 	uxth.w	sl, sl
   84880:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
   84884:	4588      	cmp	r8, r1
   84886:	d903      	bls.n	84890 <__udivdi3+0x18c>
   84888:	1e75      	subs	r5, r6, #1
   8488a:	18c9      	adds	r1, r1, r3
   8488c:	d374      	bcc.n	84978 <__udivdi3+0x274>
   8488e:	462e      	mov	r6, r5
   84890:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
   84894:	0c37      	lsrs	r7, r6, #16
   84896:	fa1f fc82 	uxth.w	ip, r2
   8489a:	fb0c f507 	mul.w	r5, ip, r7
   8489e:	0c12      	lsrs	r2, r2, #16
   848a0:	b2b3      	uxth	r3, r6
   848a2:	fb0c fc03 	mul.w	ip, ip, r3
   848a6:	fb02 5303 	mla	r3, r2, r3, r5
   848aa:	fb02 f207 	mul.w	r2, r2, r7
   848ae:	eb03 431c 	add.w	r3, r3, ip, lsr #16
   848b2:	429d      	cmp	r5, r3
   848b4:	bf88      	it	hi
   848b6:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   848ba:	ebc8 0101 	rsb	r1, r8, r1
   848be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   848c2:	4291      	cmp	r1, r2
   848c4:	d34c      	bcc.n	84960 <__udivdi3+0x25c>
   848c6:	d043      	beq.n	84950 <__udivdi3+0x24c>
   848c8:	4630      	mov	r0, r6
   848ca:	2100      	movs	r1, #0
   848cc:	e75c      	b.n	84788 <__udivdi3+0x84>
   848ce:	4094      	lsls	r4, r2
   848d0:	f1c2 0520 	rsb	r5, r2, #32
   848d4:	fa21 f605 	lsr.w	r6, r1, r5
   848d8:	fa20 f505 	lsr.w	r5, r0, r5
   848dc:	fa01 f102 	lsl.w	r1, r1, r2
   848e0:	0c23      	lsrs	r3, r4, #16
   848e2:	fbb6 fcf3 	udiv	ip, r6, r3
   848e6:	b2a7      	uxth	r7, r4
   848e8:	fb03 661c 	mls	r6, r3, ip, r6
   848ec:	fb07 f80c 	mul.w	r8, r7, ip
   848f0:	4329      	orrs	r1, r5
   848f2:	0c0d      	lsrs	r5, r1, #16
   848f4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
   848f8:	45b0      	cmp	r8, r6
   848fa:	fa00 f502 	lsl.w	r5, r0, r2
   848fe:	d908      	bls.n	84912 <__udivdi3+0x20e>
   84900:	1936      	adds	r6, r6, r4
   84902:	f10c 30ff 	add.w	r0, ip, #4294967295
   84906:	d23e      	bcs.n	84986 <__udivdi3+0x282>
   84908:	45b0      	cmp	r8, r6
   8490a:	d93c      	bls.n	84986 <__udivdi3+0x282>
   8490c:	f1ac 0c02 	sub.w	ip, ip, #2
   84910:	1936      	adds	r6, r6, r4
   84912:	ebc8 0206 	rsb	r2, r8, r6
   84916:	fbb2 f0f3 	udiv	r0, r2, r3
   8491a:	fb03 2610 	mls	r6, r3, r0, r2
   8491e:	fb07 f800 	mul.w	r8, r7, r0
   84922:	b289      	uxth	r1, r1
   84924:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   84928:	4590      	cmp	r8, r2
   8492a:	d906      	bls.n	8493a <__udivdi3+0x236>
   8492c:	1e46      	subs	r6, r0, #1
   8492e:	1912      	adds	r2, r2, r4
   84930:	d227      	bcs.n	84982 <__udivdi3+0x27e>
   84932:	4590      	cmp	r8, r2
   84934:	d925      	bls.n	84982 <__udivdi3+0x27e>
   84936:	3802      	subs	r0, #2
   84938:	1912      	adds	r2, r2, r4
   8493a:	ebc8 0202 	rsb	r2, r8, r2
   8493e:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
   84942:	e73f      	b.n	847c4 <__udivdi3+0xc0>
   84944:	4638      	mov	r0, r7
   84946:	e708      	b.n	8475a <__udivdi3+0x56>
   84948:	4633      	mov	r3, r6
   8494a:	e71a      	b.n	84782 <__udivdi3+0x7e>
   8494c:	4610      	mov	r0, r2
   8494e:	e761      	b.n	84814 <__udivdi3+0x110>
   84950:	fa00 f004 	lsl.w	r0, r0, r4
   84954:	fa1f fc8c 	uxth.w	ip, ip
   84958:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
   8495c:	4298      	cmp	r0, r3
   8495e:	d2b3      	bcs.n	848c8 <__udivdi3+0x1c4>
   84960:	1e70      	subs	r0, r6, #1
   84962:	2100      	movs	r1, #0
   84964:	e710      	b.n	84788 <__udivdi3+0x84>
   84966:	4621      	mov	r1, r4
   84968:	4620      	mov	r0, r4
   8496a:	e70d      	b.n	84788 <__udivdi3+0x84>
   8496c:	45a9      	cmp	r9, r5
   8496e:	f67f af7c 	bls.w	8486a <__udivdi3+0x166>
   84972:	3f02      	subs	r7, #2
   84974:	18ed      	adds	r5, r5, r3
   84976:	e779      	b.n	8486c <__udivdi3+0x168>
   84978:	4588      	cmp	r8, r1
   8497a:	d988      	bls.n	8488e <__udivdi3+0x18a>
   8497c:	3e02      	subs	r6, #2
   8497e:	18c9      	adds	r1, r1, r3
   84980:	e786      	b.n	84890 <__udivdi3+0x18c>
   84982:	4630      	mov	r0, r6
   84984:	e7d9      	b.n	8493a <__udivdi3+0x236>
   84986:	4684      	mov	ip, r0
   84988:	e7c3      	b.n	84912 <__udivdi3+0x20e>
   8498a:	3e02      	subs	r6, #2
   8498c:	1912      	adds	r2, r2, r4
   8498e:	e72d      	b.n	847ec <__udivdi3+0xe8>
   84990:	00000001 	.word	0x00000001
   84994:	00000002 	.word	0x00000002
   84998:	00000004 	.word	0x00000004
   8499c:	00000008 	.word	0x00000008
   849a0:	00000010 	.word	0x00000010
   849a4:	00000020 	.word	0x00000020
   849a8:	00000040 	.word	0x00000040
   849ac:	00000080 	.word	0x00000080
   849b0:	00000100 	.word	0x00000100
   849b4:	00000200 	.word	0x00000200
   849b8:	00000400 	.word	0x00000400
   849bc:	00000000 	.word	0x00000000
   849c0:	000186a0 	.word	0x000186a0
   849c4:	0501bd00 	.word	0x0501bd00
   849c8:	46202d2d 	.word	0x46202d2d
   849cc:	72656572 	.word	0x72656572
   849d0:	20736f74 	.word	0x20736f74
   849d4:	6d657845 	.word	0x6d657845
   849d8:	206c6570 	.word	0x206c6570
   849dc:	6553202d 	.word	0x6553202d
   849e0:	6f66616d 	.word	0x6f66616d
   849e4:	20726572 	.word	0x20726572
   849e8:	0d0a2d2d 	.word	0x0d0a2d2d
   849ec:	00000000 	.word	0x00000000
   849f0:	25202d2d 	.word	0x25202d2d
   849f4:	000d0a73 	.word	0x000d0a73
   849f8:	75647241 	.word	0x75647241
   849fc:	206f6e69 	.word	0x206f6e69
   84a00:	2f657544 	.word	0x2f657544
   84a04:	00000058 	.word	0x00000058
   84a08:	4b202d2d 	.word	0x4b202d2d
   84a0c:	69706d6f 	.word	0x69706d6f
   84a10:	6172656c 	.word	0x6172656c
   84a14:	25203a64 	.word	0x25203a64
   84a18:	73252073 	.word	0x73252073
   84a1c:	0a2d2d20 	.word	0x0a2d2d20
   84a20:	0000000d 	.word	0x0000000d
   84a24:	20727041 	.word	0x20727041
   84a28:	32203920 	.word	0x32203920
   84a2c:	00343130 	.word	0x00343130
   84a30:	353a3731 	.word	0x353a3731
   84a34:	36353a30 	.word	0x36353a30
   84a38:	00000000 	.word	0x00000000

00084a3c <_global_impure_ptr>:
   84a3c:	20070018 20200043                                ... C.

00084a42 <blanks.6678>:
   84a42:	20202020 20202020 20202020 20202020                     

00084a52 <zeroes.6679>:
   84a52:	30303030 30303030 30303030 30303030     0000000000000000
   84a62:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   84a72:	32313000 36353433 61393837 65646362     .0123456789abcde
   84a82:	4f500066 00584953 b5f8002e                       f.POSIX...

00084a8c <_init>:
   84a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84a8e:	bf00      	nop
   84a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84a92:	bc08      	pop	{r3}
   84a94:	469e      	mov	lr, r3
   84a96:	4770      	bx	lr

00084a98 <__init_array_start>:
   84a98:	00082e55 	.word	0x00082e55

00084a9c <__frame_dummy_init_array_entry>:
   84a9c:	0008016d                                m...

00084aa0 <_fini>:
   84aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84aa2:	bf00      	nop
   84aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84aa6:	bc08      	pop	{r3}
   84aa8:	469e      	mov	lr, r3
   84aaa:	4770      	bx	lr

00084aac <__fini_array_start>:
   84aac:	00080145 	.word	0x00080145
