$date
	Sun Oct 23 05:35:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#618076
b1011 !
1"
#618078
b1011 &
b1011 %
1$
#618079
0"
#618082
b100010 &
b100010 %
#618086
b10001 &
b10001 %
#618090
b110100 &
b110100 %
#618094
b11010 &
b11010 %
#618098
b1101 &
b1101 %
#618102
b101000 &
b101000 %
#618106
b10100 &
b10100 %
#618110
b1010 &
b1010 %
#618114
b101 &
b101 %
#618118
b10000 &
b10000 %
#618122
b1000 &
b1000 %
#618126
b100 &
b100 %
#618130
b10 &
b10 %
#618134
b1 &
1#
b1 %
#618138
b0 &
b0 %
0#
0$
#1596552
b10100 !
1"
#1596554
b10100 &
b10100 %
1$
#1596555
0"
#1596558
b1010 &
b1010 %
#1596562
b101 &
b101 %
#1596566
b10000 &
b10000 %
#1596570
b1000 &
b1000 %
#1596574
b100 &
b100 %
#1596578
b10 &
b10 %
#1596582
b1 &
1#
b1 %
#1596586
b0 &
b0 %
0#
0$
#2553465
b1 !
1"
#2553466
b1 &
b1 %
1$
#2553467
0"
#2553470
1#
#2553474
b0 &
b0 %
0#
0$
#4500012
