#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Dec 23 00:08:11 2025
# Process ID         : 31152
# Current directory  : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1
# Command line       : vivado.exe -log keccak_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source keccak_top_0.tcl
# Log file           : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1/keccak_top_0.vds
# Journal file       : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1\vivado.jou
# Running On         : DESKTOP-DI4989O
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 9 7900X 12-Core Processor            
# CPU Frequency      : 4700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 67756 MB
# Swap memory        : 9663 MB
# Total Virtual      : 77420 MB
# Available Virtual  : 13156 MB
#-----------------------------------------------------------
source keccak_top_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top keccak_top_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.730 ; gain = 209.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keccak_top_0' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/synth/keccak_top_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'keccak_top' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_keccak_f1600' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_f1600.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.dat' is read successfully [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_flow_control_loop_pipe_sequential_init' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_keccak_f1600' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_f1600.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_sparsemux_51_5_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_sparsemux_51_5_64_1_1' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_sparsemux_51_5_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_control_s_axi' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_control_s_axi.v:221]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_control_s_axi' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_regslice_both' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_regslice_both__parameterized0' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_regslice_both__parameterized0' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'keccak_top_regslice_both__parameterized1' [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_regslice_both__parameterized1' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top_0' (0#1) [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/synth/keccak_top_0.v:53]
INFO: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/hdl/verilog/keccak_top_control_s_axi.v:290]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7129] Port AWADDR[1] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port AWADDR[0] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[31] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[30] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[29] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[28] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[27] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[26] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[25] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[24] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[23] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[22] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[21] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[20] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[19] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[18] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[17] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[16] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port reset in module keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.293 ; gain = 385.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.293 ; gain = 385.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.293 ; gain = 385.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2011.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/constraints/keccak_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/ip/keccak_top_0/constraints/keccak_top_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2109.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2109.418 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.418 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.418 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.418 ; gain = 483.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.418 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 82    
	   3 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 183   
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 45    
+---Muxes : 
	  25 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 256   
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 81    
	   4 Input    2 Bit        Muxes := 32    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 121   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7129] Port AWADDR[1] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port AWADDR[0] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[31] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[30] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[29] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[28] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[27] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[26] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[25] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[24] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[23] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[22] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[21] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[20] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[19] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[18] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[17] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[16] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[3] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[2] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port reset in module keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module keccak_top_regslice_both__parameterized0__2.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module keccak_top_regslice_both__parameterized0__2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2588.879 ; gain = 963.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2772.609 ; gain = 1146.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2910.652 ; gain = 1284.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 3041.941 ; gain = 1416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    40|
|2     |LUT1   |    67|
|3     |LUT2   |  1849|
|4     |LUT3   |  4108|
|5     |LUT4   |   213|
|6     |LUT5   |  1381|
|7     |LUT6   |  5696|
|8     |MUXF7  |  2178|
|9     |MUXF8  |   256|
|10    |FDRE   | 12169|
|11    |FDSE   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3109.410 ; gain = 1483.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3109.410 ; gain = 1385.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3109.410 ; gain = 1483.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 3109.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3109.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c2ab5991
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 3109.410 ; gain = 2520.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3109.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1/keccak_top_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP keccak_top_0, cache-ID = 18cf362886868077
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3109.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/keccak_top_0_synth_1/keccak_top_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file keccak_top_0_utilization_synth.rpt -pb keccak_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 00:09:32 2025...
