\hypertarget{struct_d_m_a_m_u_x___mem_map}{}\section{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_m_a_m_u_x___mem_map}\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_d_m_a_m_u_x___mem_map_ae4fed888be92df6ffb530c275a218caf}{C\+H\+C\+FG} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A\+M\+UX -\/ Peripheral register structure 

Definition at line 3992 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}!C\+H\+C\+FG@{C\+H\+C\+FG}}
\index{C\+H\+C\+FG@{C\+H\+C\+FG}!D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+H\+C\+FG}{CHCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map\+::\+C\+H\+C\+FG}\hypertarget{struct_d_m_a_m_u_x___mem_map_ae4fed888be92df6ffb530c275a218caf}{}\label{struct_d_m_a_m_u_x___mem_map_ae4fed888be92df6ffb530c275a218caf}
Channel Configuration Register, array offset\+: 0x0, array step\+: 0x1 

Definition at line 3993 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
