Fitter report for FIR_audio_lcd
Thu Aug 22 16:30:08 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Aug 22 16:30:08 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FIR_audio_lcd                               ;
; Top-level Entity Name              ; FIR_audio_lcd                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 8,053 / 10,320 ( 78 % )                     ;
;     Total combinational functions  ; 6,676 / 10,320 ( 65 % )                     ;
;     Dedicated logic registers      ; 6,862 / 10,320 ( 66 % )                     ;
; Total registers                    ; 6862                                        ;
; Total pins                         ; 32 / 180 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 21,160 / 423,936 ( 5 % )                    ;
; Embedded Multiplier 9-bit elements ; 28 / 46 ( 61 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.57        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.4%      ;
;     Processors 3-4         ;  18.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; aud_mclk    ; Missing drive strength and slew rate ;
; aud_dacdat  ; Missing drive strength and slew rate ;
; aud_scl     ; Missing drive strength and slew rate ;
; lcd_hs      ; Missing drive strength and slew rate ;
; lcd_vs      ; Missing drive strength and slew rate ;
; lcd_de      ; Missing drive strength and slew rate ;
; lcd_rgb[0]  ; Missing drive strength and slew rate ;
; lcd_rgb[1]  ; Missing drive strength and slew rate ;
; lcd_rgb[2]  ; Missing drive strength and slew rate ;
; lcd_rgb[3]  ; Missing drive strength and slew rate ;
; lcd_rgb[4]  ; Missing drive strength and slew rate ;
; lcd_rgb[5]  ; Missing drive strength and slew rate ;
; lcd_rgb[6]  ; Missing drive strength and slew rate ;
; lcd_rgb[7]  ; Missing drive strength and slew rate ;
; lcd_rgb[8]  ; Missing drive strength and slew rate ;
; lcd_rgb[9]  ; Missing drive strength and slew rate ;
; lcd_rgb[10] ; Missing drive strength and slew rate ;
; lcd_rgb[11] ; Missing drive strength and slew rate ;
; lcd_rgb[12] ; Missing drive strength and slew rate ;
; lcd_rgb[13] ; Missing drive strength and slew rate ;
; lcd_rgb[14] ; Missing drive strength and slew rate ;
; lcd_rgb[15] ; Missing drive strength and slew rate ;
; lcd_bl      ; Missing drive strength and slew rate ;
; lcd_rst     ; Missing drive strength and slew rate ;
; lcd_pclk    ; Missing drive strength and slew rate ;
; aud_sda     ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14339 ) ; 0.00 % ( 0 / 14339 )       ; 0.00 % ( 0 / 14339 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14339 ) ; 0.00 % ( 0 / 14339 )       ; 0.00 % ( 0 / 14339 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 14325 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 8,053 / 10,320 ( 78 % )    ;
;     -- Combinational with no register       ; 1191                       ;
;     -- Register only                        ; 1377                       ;
;     -- Combinational with a register        ; 5485                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1303                       ;
;     -- 3 input functions                    ; 3367                       ;
;     -- <=2 input functions                  ; 2006                       ;
;     -- Register only                        ; 1377                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4184                       ;
;     -- arithmetic mode                      ; 2492                       ;
;                                             ;                            ;
; Total registers*                            ; 6,862 / 11,172 ( 61 % )    ;
;     -- Dedicated logic registers            ; 6,862 / 10,320 ( 66 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 610 / 645 ( 95 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 32 / 180 ( 18 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 6                          ;
; M9Ks                                        ; 24 / 46 ( 52 % )           ;
; Total block memory bits                     ; 21,160 / 423,936 ( 5 % )   ;
; Total block memory implementation bits      ; 221,184 / 423,936 ( 52 % ) ;
; Embedded Multiplier 9-bit elements          ; 28 / 46 ( 61 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 6 / 10 ( 60 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 27% / 25% / 30%            ;
; Peak interconnect usage (total/H/V)         ; 33% / 31% / 35%            ;
; Maximum fan-out                             ; 3589                       ;
; Highest non-global fan-out                  ; 3195                       ;
; Total fan-out                               ; 43979                      ;
; Average fan-out                             ; 3.00                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 8053 / 10320 ( 78 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1191                  ; 0                              ;
;     -- Register only                        ; 1377                  ; 0                              ;
;     -- Combinational with a register        ; 5485                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1303                  ; 0                              ;
;     -- 3 input functions                    ; 3367                  ; 0                              ;
;     -- <=2 input functions                  ; 2006                  ; 0                              ;
;     -- Register only                        ; 1377                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 4184                  ; 0                              ;
;     -- arithmetic mode                      ; 2492                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 6862                  ; 0                              ;
;     -- Dedicated logic registers            ; 6862 / 10320 ( 66 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 610 / 645 ( 95 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 32                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 28 / 46 ( 61 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 21160                 ; 0                              ;
; Total RAM block bits                        ; 221184                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 24 / 46 ( 52 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 3661                  ; 1                              ;
;     -- Registered Input Connections         ; 3646                  ; 0                              ;
;     -- Output Connections                   ; 2                     ; 3660                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 44525                 ; 3670                           ;
;     -- Registered Connections               ; 24234                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 2                     ; 3661                           ;
;     -- hard_block:auto_generated_inst       ; 3661                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 6                     ; 1                              ;
;     -- Output Ports                         ; 25                    ; 3                              ;
;     -- Bidir Ports                          ; 1                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; aud_adcdat ; D6    ; 8        ; 3            ; 24           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_bclk   ; D5    ; 8        ; 3            ; 24           ; 0            ; 3195                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_lrc    ; E6    ; 8        ; 7            ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key0       ; E16   ; 6        ; 34           ; 12           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n      ; M1    ; 2        ; 0            ; 11           ; 21           ; 1006                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk    ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_dacdat  ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_mclk    ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_scl     ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_bl      ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de      ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs      ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_pclk    ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[0]  ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[10] ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[11] ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[12] ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[14] ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[15] ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[1]  ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[2]  ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[3]  ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[4]  ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[5]  ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[6]  ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[7]  ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[8]  ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rgb[9]  ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rst     ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs      ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                              ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; aud_sda ; C8    ; 8        ; 13           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; aud_mclk                ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; aud_lrc                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 14 / 26 ( 54 % ) ; 2.5V          ; --           ;
; 4        ; 6 / 27 ( 22 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 7 / 26 ( 27 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; aud_dacdat                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; aud_sda                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; aud_bclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; aud_adcdat                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; aud_scl                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; aud_lrc                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; aud_mclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key0                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; lcd_rst                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; lcd_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; lcd_bl                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; lcd_pclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; lcd_rgb[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; lcd_rgb[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; lcd_rgb[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; lcd_rgb[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; lcd_rgb[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; lcd_rgb[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; lcd_rgb[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; lcd_rgb[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; lcd_de                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; lcd_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; lcd_rgb[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; lcd_rgb[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; lcd_rgb[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; lcd_rgb[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; lcd_rgb[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; lcd_rgb[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; lcd_rgb[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; lcd_rgb[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; sys_clk                                                             ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 6    ; 25  ; 12.0 MHz         ; 0 (0 ps)    ; 0.90 (208 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C4      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C2      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                             ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIR_audio_lcd                                                                                                       ; 8053 (3)    ; 6862 (0)                  ; 0 (0)         ; 21160       ; 24   ; 28           ; 0       ; 14        ; 32   ; 0            ; 1191 (1)     ; 1377 (0)          ; 5485 (16)        ; |FIR_audio_lcd                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |FFT_top:FFT_u|                                                                                                   ; 4162 (0)    ; 3502 (0)                  ; 0 (0)         ; 19200       ; 20   ; 28           ; 0       ; 14        ; 0    ; 0            ; 656 (0)      ; 825 (0)           ; 2681 (0)         ; |FIR_audio_lcd|FFT_top:FFT_u                                                                                                                                                                                                                                                                                                    ; work         ;
;       |FFT:FFT_u|                                                                                                    ; 3786 (0)    ; 3323 (0)                  ; 0 (0)         ; 18176       ; 19   ; 24           ; 0       ; 12        ; 0    ; 0            ; 461 (0)      ; 785 (0)           ; 2540 (0)         ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u                                                                                                                                                                                                                                                                                          ; work         ;
;          |asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|                                                  ; 3786 (614)  ; 3323 (469)                ; 0 (0)         ; 18176       ; 19   ; 24           ; 0       ; 12        ; 0    ; 0            ; 461 (145)    ; 785 (40)          ; 2540 (428)       ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst                                                                                                                                                                                                                                 ; work         ;
;             |asj_fft_3dp_rom_fft_131:twrom|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom                                                                                                                                                                                                   ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_1n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_v091:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated                                                                                         ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_2n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_0191:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated                                                                                         ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_3n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_1191:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated                                                                                         ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_1n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_4191:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated                                                                                         ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_2n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_5191:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated                                                                                         ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_3n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n                                                                                                                                                                  ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ; work         ;
;                      |altsyncram_6191:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated                                                                                         ; work         ;
;             |asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C                                                                                                                                                                                   ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;             |asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D                                                                                                                                                                                   ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                ; work         ;
;             |asj_fft_4dp_ram_fft_131:dat_A|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A                                                                                                                                                                                                   ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;             |asj_fft_4dp_ram_fft_131:dat_B|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B                                                                                                                                                                                                   ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                        ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                ; work         ;
;             |asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|                                                               ; 13 (4)      ; 12 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (3)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc                                                                                                                                                                                        ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass|   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass                                                                                      ; work         ;
;             |asj_fft_cnt_ctrl_fft_131:ccc|                                                                           ; 438 (438)   ; 436 (436)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 436 (436)        ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc                                                                                                                                                                                                    ; work         ;
;             |asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|                                         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp                                                                                                                                                                  ; work         ;
;             |asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|                                                        ; 222 (222)   ; 221 (221)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 210 (210)         ; 11 (11)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr                                                                                                                                                                                 ; work         ;
;             |asj_fft_cxb_addr_fft_131:ram_cxb_rd|                                                                    ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 12 (12)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd                                                                                                                                                                                             ; work         ;
;             |asj_fft_cxb_data_fft_131:ram_cxb_wr_data|                                                               ; 146 (146)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 18 (18)           ; 110 (110)        ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data                                                                                                                                                                                        ; work         ;
;             |asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|                                                            ; 138 (138)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 10 (10)           ; 118 (118)        ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data                                                                                                                                                                                     ; work         ;
;             |asj_fft_dataadgen_fft_131:rd_adgen|                                                                     ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 12 (12)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen                                                                                                                                                                                              ; work         ;
;             |asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|                                                              ; 1547 (506)  ; 1365 (504)                ; 0 (0)         ; 0           ; 0    ; 24           ; 0       ; 12        ; 0    ; 0            ; 182 (2)      ; 273 (0)           ; 1092 (504)       ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft                                                                                                                                                                                       ; work         ;
;                |asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|                                                           ; 258 (258)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 0 (0)             ; 128 (128)        ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale                                                                                                                                             ; work         ;
;                |asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|                                                          ; 62 (54)     ; 29 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 36 (28)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect                                                                                                                                            ; work         ;
;                   |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk|                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk                                                           ; work         ;
;                   |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass| ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass                                           ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|                                                      ; 192 (33)    ; 192 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 93 (33)           ; 99 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1                                                                                                                                        ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 3 (3)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|                                                      ; 192 (32)    ; 192 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 89 (31)           ; 103 (1)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2                                                                                                                                        ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 5 (5)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|                                                      ; 192 (33)    ; 192 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 91 (33)           ; 101 (0)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3                                                                                                                                        ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                         ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1 ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2 ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 5 (5)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|                                          ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                 ; work         ;
;             |asj_fft_in_write_sgl_fft_131:writer|                                                                    ; 63 (63)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 54 (54)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer                                                                                                                                                                                             ; work         ;
;             |asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|                                            ; 144 (110)   ; 107 (75)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (36)      ; 16 (16)           ; 91 (58)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2                                                                                                                                                                     ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                             ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                             ; work         ;
;                      |add_sub_14k:auto_generated|                                                                    ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                             ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                             ; work         ;
;                      |add_sub_14k:auto_generated|                                                                    ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated                                                  ; work         ;
;             |asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|                                       ; 33 (18)     ; 31 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 27 (12)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr                                                                                                                                                                ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:delay_en|                                                                ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en                                                                                                                           ; work         ;
;                |asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|                                                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd                                                                                                                     ; work         ;
;             |asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|                                                         ; 36 (36)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 5 (5)             ; 23 (23)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl                                                                                                                                                                                  ; work         ;
;             |asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid|                                               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid                                                                                                                                                                        ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2|                                                 ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2                                                                                                                                                                          ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done|                                                  ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done                                                                                                                                                                           ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np|                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np                                                                                                                                                                                       ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_lpp_en|                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en                                                                                                                                                                                        ; work         ;
;             |asj_fft_twadgen_fft_131:twid_factors|                                                                   ; 41 (41)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 6 (6)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors                                                                                                                                                                                            ; work         ;
;             |asj_fft_wrengen_fft_131:sel_we|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrengen_fft_131:sel_we                                                                                                                                                                                                  ; work         ;
;             |asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|                                                    ; 76 (76)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 68 (68)           ; 6 (6)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches                                                                                                                                                                             ; work         ;
;             |auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|                           ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 4 (4)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1                                                                                                                                                    ; work         ;
;             |auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|                                        ; 103 (78)    ; 61 (45)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (33)      ; 19 (17)           ; 42 (28)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1                                                                                                                                                                 ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                             ; 25 (0)      ; 16 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (0)             ; 14 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                         ; work         ;
;                   |scfifo_udh1:auto_generated|                                                                       ; 25 (2)      ; 16 (1)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (1)        ; 2 (0)             ; 14 (1)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated                                                                                              ; work         ;
;                      |a_dpfifo_no81:dpfifo|                                                                          ; 23 (15)     ; 15 (7)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 13 (5)           ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo                                                                         ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram                                                 ; work         ;
;                         |cntr_ao7:usedw_counter|                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter                                                  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb                                                     ; work         ;
;                         |cntr_unb:wr_ptr|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr                                                         ; work         ;
;             |auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|                                    ; 89 (89)     ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 68 (68)           ; 13 (13)          ; |FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1                                                                                                                                                             ; work         ;
;       |audio_in_fifo:fifo_inst|                                                                                      ; 77 (0)      ; 69 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 35 (0)            ; 34 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst                                                                                                                                                                                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                   ; 77 (0)      ; 69 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 35 (0)            ; 34 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo_46k1:auto_generated|                                                                             ; 77 (23)     ; 69 (21)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 35 (16)           ; 34 (4)           ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated                                                                                                                                                                                                                         ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                                                         ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                             ; work         ;
;                |a_graycounter_r57:rdptr_g1p|                                                                         ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p                                                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_gkd:rs_dgwp|                                                                          ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                                                                                                              ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                        ; work         ;
;                |alt_synch_pipe_hkd:ws_dgrp|                                                                          ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 5 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                                                                                                              ; work         ;
;                   |dffpipe_gd9:dffpipe15|                                                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 5 (5)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15                                                                                                                                                                        ; work         ;
;                |altsyncram_oj31:fifo_ram|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram                                                                                                                                                                                                ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |FIR_audio_lcd|FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                 ; work         ;
;       |data_modulus:u_data_modulus|                                                                                  ; 272 (70)    ; 91 (64)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 177 (6)      ; 5 (5)             ; 90 (58)          ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult0                                                                                                                                                                                                                                                         ; work         ;
;             |mult_7dt:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                 ; work         ;
;          |lpm_mult:Mult1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult1                                                                                                                                                                                                                                                         ; work         ;
;             |mult_7dt:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                 ; work         ;
;          |sqrt:sqrt_inst|                                                                                            ; 203 (0)     ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (0)      ; 0 (0)             ; 32 (0)           ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst                                                                                                                                                                                                                                                         ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                              ; 203 (66)    ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (65)     ; 0 (0)             ; 32 (12)          ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component                                                                                                                                                                                                                               ; work         ;
;                |dffpipe:a_delay|                                                                                     ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                                                                                               ; work         ;
;                |dffpipe:b_dffe[7]|                                                                                   ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                                                                                                                                             ; work         ;
;                |dffpipe:r_dffe[7]|                                                                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:subtractors[0]|                                                                          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_8pc:auto_generated|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                                         ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 3 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                                                   ; work         ;
;                   |add_sub_qqc:auto_generated|                                                                       ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:subtractors[11]|                                                                         ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 1 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                                                                                                   ; work         ;
;                   |add_sub_rqc:auto_generated|                                                                       ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_apc:auto_generated|                                                                       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                                          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_bpc:auto_generated|                                                                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                                          ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_cpc:auto_generated|                                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_dpc:auto_generated|                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_epc:auto_generated|                                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                                          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_fpc:auto_generated|                                                                       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                                          ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_nqc:auto_generated|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                                          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_oqc:auto_generated|                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                                          ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                    ; work         ;
;                   |add_sub_pqc:auto_generated|                                                                       ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                                                         ; work         ;
;       |fft_ctrl:u_fft_ctrl|                                                                                          ; 30 (30)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |FIR_audio_lcd|FFT_top:FFT_u|fft_ctrl:u_fft_ctrl                                                                                                                                                                                                                                                                                ; work         ;
;    |LCD_top:LCD_u|                                                                                                   ; 287 (1)     ; 136 (0)                   ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (1)      ; 47 (0)            ; 91 (0)           ; |FIR_audio_lcd|LCD_top:LCD_u                                                                                                                                                                                                                                                                                                    ; work         ;
;       |FFT_LCD_FIFO:FFT_LCD_FIFO_inst|                                                                               ; 92 (0)      ; 78 (0)                    ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 43 (0)            ; 35 (0)           ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst                                                                                                                                                                                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                   ; 92 (0)      ; 78 (0)                    ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 43 (0)            ; 35 (0)           ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo_l0l1:auto_generated|                                                                             ; 92 (25)     ; 78 (24)                   ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (1)       ; 43 (21)           ; 35 (4)           ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                                                                         ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                                                                                                                                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                                                         ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 12 (12)          ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                                          ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 5 (0)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_id9:dffpipe13|                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                                          ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 5 (0)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_jd9:dffpipe16|                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16                                                                                                                                                                 ; work         ;
;                |altsyncram_qj31:fifo_ram|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram                                                                                                                                                                                         ; work         ;
;                |cmpr_e66:rdempty_eq_comp|                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                                                                                                                         ; work         ;
;                |cmpr_e66:wrfull_eq_comp|                                                                             ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                                                                                                                          ; work         ;
;       |fifo_ctrl:u_fifo_ctrl|                                                                                        ; 69 (69)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 4 (4)             ; 34 (34)          ; |FIR_audio_lcd|LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;       |lcd_rgb_top:u_lcd_rgb_top|                                                                                    ; 125 (0)     ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 0 (0)             ; 22 (0)           ; |FIR_audio_lcd|LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top                                                                                                                                                                                                                                                                          ; work         ;
;          |lcd_display:u_lcd_display|                                                                                 ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display                                                                                                                                                                                                                                                ; work         ;
;          |lcd_driver:u_lcd_driver|                                                                                   ; 77 (77)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 22 (22)          ; |FIR_audio_lcd|LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                  ; work         ;
;    |fir_lowpass:u_fir_lowpass|                                                                                       ; 3365 (0)    ; 3089 (0)                  ; 0 (0)         ; 296         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 472 (0)           ; 2617 (0)         ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass                                                                                                                                                                                                                                                                                        ; work         ;
;       |fir_lowpass_ast:fir_lowpass_ast_inst|                                                                         ; 3365 (0)    ; 3089 (0)                  ; 0 (0)         ; 296         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 472 (0)           ; 2617 (0)         ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst                                                                                                                                                                                                                                                   ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|                                                   ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 2 (2)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_131:sink|                                                              ; 50 (27)     ; 38 (22)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (6)       ; 13 (13)           ; 25 (8)           ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                                                                                                                                                                                                      ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                ; 23 (0)      ; 16 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 17 (0)           ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                              ; work         ;
;                |scfifo_ghh1:auto_generated|                                                                          ; 23 (3)      ; 16 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 17 (1)           ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated                                                                                                                                   ; work         ;
;                   |a_dpfifo_9s81:dpfifo|                                                                             ; 20 (12)     ; 15 (7)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (8)           ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo                                                                                                              ; work         ;
;                      |altsyncram_0tf1:FIFOram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                      ; work         ;
;                      |cntr_ao7:usedw_counter|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter                                                                                       ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                          ; work         ;
;                      |cntr_unb:wr_ptr|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr                                                                                              ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_131:source|                                                          ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 33 (33)           ; 3 (3)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                                                                                                                                                                                                  ; work         ;
;          |fir_lowpass_st:fircore|                                                                                    ; 3273 (0)    ; 3010 (0)                  ; 0 (0)         ; 168         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 262 (0)      ; 422 (0)           ; 2589 (0)         ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore                                                                                                                                                                                                                            ; work         ;
;             |par_ctrl:Uctrl|                                                                                         ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                             ; work         ;
;             |rom_lut_r_cen:Ur0_n_0_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_10_pp|                                                                              ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_11_pp|                                                                              ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_12_pp|                                                                              ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_13_pp|                                                                              ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_14_pp|                                                                              ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_15_pp|                                                                              ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 6 (6)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_16_pp|                                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_16_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur0_n_1_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_2_pp|                                                                               ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_3_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_4_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_5_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_6_pp|                                                                               ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_7_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_8_pp|                                                                               ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur0_n_9_pp|                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_0_pp|                                                                               ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 5 (5)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_10_pp|                                                                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_11_pp|                                                                              ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 7 (7)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_12_pp|                                                                              ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_13_pp|                                                                              ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_14_pp|                                                                              ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_15_pp|                                                                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_16_pp|                                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_16_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur1_n_1_pp|                                                                               ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_2_pp|                                                                               ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 9 (9)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_3_pp|                                                                               ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 7 (7)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_4_pp|                                                                               ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_5_pp|                                                                               ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 8 (8)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_6_pp|                                                                               ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 7 (7)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_7_pp|                                                                               ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 10 (10)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_8_pp|                                                                               ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur1_n_9_pp|                                                                               ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_0_pp|                                                                               ; 17 (17)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_10_pp|                                                                              ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_11_pp|                                                                              ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_12_pp|                                                                              ; 19 (19)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 6 (6)             ; 9 (9)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_13_pp|                                                                              ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_14_pp|                                                                              ; 18 (18)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_15_pp|                                                                              ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 8 (8)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_16_pp|                                                                              ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_16_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur2_n_1_pp|                                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 8 (8)             ; 7 (7)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_2_pp|                                                                               ; 19 (19)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (6)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_3_pp|                                                                               ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 9 (9)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_4_pp|                                                                               ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_5_pp|                                                                               ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_6_pp|                                                                               ; 19 (19)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_7_pp|                                                                               ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_8_pp|                                                                               ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur2_n_9_pp|                                                                               ; 18 (18)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_0_pp|                                                                               ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_10_pp|                                                                              ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_11_pp|                                                                              ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_12_pp|                                                                              ; 21 (21)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_13_pp|                                                                              ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_14_pp|                                                                              ; 19 (19)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_15_pp|                                                                              ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp                                                                                                                                                                                                  ; work         ;
;             |rom_lut_r_cen:Ur3_n_16_pp|                                                                              ; 23 (18)     ; 2 (0)                     ; 0 (0)         ; 168         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 5 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp                                                                                                                                                                                                  ; work         ;
;                |altshift_taps:data_out_rtl_0|                                                                        ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 168         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0                                                                                                                                                                     ; work         ;
;                   |shift_taps_vnm:auto_generated|                                                                    ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 168         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated                                                                                                                                       ; work         ;
;                      |altsyncram_ae81:altsyncram2|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 168         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2                                                                                                           ; work         ;
;                      |cntr_6pf:cntr1|                                                                                ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1                                                                                                                        ; work         ;
;             |rom_lut_r_cen:Ur3_n_1_pp|                                                                               ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_2_pp|                                                                               ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_3_pp|                                                                               ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_4_pp|                                                                               ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_5_pp|                                                                               ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 11 (11)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_6_pp|                                                                               ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 6 (6)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_7_pp|                                                                               ; 22 (22)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_8_pp|                                                                               ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                                   ; work         ;
;             |rom_lut_r_cen:Ur3_n_9_pp|                                                                               ; 22 (22)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp                                                                                                                                                                                                   ; work         ;
;             |sadd_cen:U_0_sym_add|                                                                                   ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_10_sym_add|                                                                                  ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_11_sym_add|                                                                                  ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_12_sym_add|                                                                                  ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_13_sym_add|                                                                                  ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_14_sym_add|                                                                                  ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_15_sym_add|                                                                                  ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                                      ; work         ;
;             |sadd_cen:U_1_sym_add|                                                                                   ; 19 (19)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_2_sym_add|                                                                                   ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_3_sym_add|                                                                                   ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_4_sym_add|                                                                                   ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_5_sym_add|                                                                                   ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_6_sym_add|                                                                                   ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_7_sym_add|                                                                                   ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_8_sym_add|                                                                                   ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_cen:U_9_sym_add|                                                                                   ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                                      ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                                      ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                                      ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                                      ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                                      ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                                      ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                                      ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 12 (12)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|                                                                      ; 15 (15)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                                      ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                                      ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                                      ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                                      ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                                      ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 23 (23)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|                                                                      ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                                      ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                                      ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|                                                                      ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                                      ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                                      ; 19 (19)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                                      ; 23 (23)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                                      ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 25 (25)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|                                                                      ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                                      ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                                      ; 22 (22)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                                      ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                                      ; 21 (21)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|                                                                      ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                                      ; 21 (21)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                                      ; 21 (21)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                                      ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                                      ; 24 (24)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 19 (19)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                                      ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 23 (23)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                                      ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 21 (21)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                                      ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 27 (27)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|                                                                      ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                                      ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                                      ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                                      ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|                                                                      ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|                                                                      ; 26 (26)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 21 (21)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|                                                                      ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|                                                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|                                                                      ; 30 (30)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 21 (21)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|                                                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                                      ; 30 (30)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 22 (22)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|                                                                      ; 27 (27)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 22 (22)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                                      ; 38 (38)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 11 (11)           ; 24 (24)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|                                                                      ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 20 (20)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                                        ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                            ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                                        ; 37 (37)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 32 (32)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                            ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                                        ; 34 (34)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                            ; work         ;
;             |tdl_da_lc:Utdldalc0n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc10n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc11n|                                                                                  ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc12n|                                                                                  ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc13n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc14n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc15n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc16n|                                                                                  ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc17n|                                                                                  ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc18n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc19n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc1n|                                                                                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc20n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc21n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc22n|                                                                                  ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc23n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc24n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc25n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc26n|                                                                                  ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc27n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc28n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc29n|                                                                                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc2n|                                                                                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc30n|                                                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc31n|                                                                                  ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 14 (14)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                      ; work         ;
;             |tdl_da_lc:Utdldalc3n|                                                                                   ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc4n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc5n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc6n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc7n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc8n|                                                                                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc9n|                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIR_audio_lcd|fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                       ; work         ;
;    |pll:pll_inst|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|pll:pll_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                             ; work         ;
;          |pll_altpll:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR_audio_lcd|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|                                                                                       ; 245 (0)     ; 135 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (0)      ; 33 (0)            ; 103 (0)          ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl                                                                                                                                                                                                                                                                                        ; work         ;
;       |audio_receive:u_audio_receive|                                                                                ; 58 (58)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 24 (24)          ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                                                                                                                                                                                                                                                          ; work         ;
;       |audio_send:u_audio_send|                                                                                      ; 36 (36)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 2 (2)             ; 22 (22)          ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                                                                                                                                                                                                                                                ; work         ;
;       |wm8978_config:u_wm8978_config|                                                                                ; 151 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 15 (0)            ; 57 (0)           ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                                                                                                                                                                                                                                                          ; work         ;
;          |i2c_dri:u_i2c_dri|                                                                                         ; 94 (94)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 10 (10)           ; 33 (33)          ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                        ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|                                                                                 ; 57 (57)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 5 (5)             ; 24 (24)          ; |FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg                                                                                                                                                                                                                                ; work         ;
+----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; aud_mclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_dacdat  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_scl     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_bl      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rst     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_pclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_sda     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; aud_bclk    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; rst_n       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key0        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; aud_lrc     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; aud_adcdat  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; aud_sda                                                                                                                                                                                                                                              ;                   ;         ;
; sys_clk                                                                                                                                                                                                                                              ;                   ;         ;
; aud_bclk                                                                                                                                                                                                                                             ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0      ; 0                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0                                                                                                               ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                                                ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[16]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[16]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[16]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[16]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[16]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[16]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[16]                                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[15]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[15]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[15]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[15]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[15]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[15]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[15]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[14]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[14]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[14]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[14]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[14]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[14]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[14]                                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                                                                             ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                                                                             ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                                                                             ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                                                                             ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                                                                             ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[13]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[13]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[13]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[13]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[13]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[13]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[13]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][23]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][24]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][25]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][22]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][28]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][27]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][29]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][26]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][31]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][32]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][33]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][30]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][20]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][19]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][21]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][18]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[12]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[12]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[12]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[12]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[12]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[12]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[12]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][23]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][24]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][24]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][25]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][22]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][22]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][27]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][27]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][26]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][26]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][32]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][33]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][20]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][20]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][19]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][19]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][21]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][21]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][18]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[11]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[11]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[11]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[11]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[11]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[11]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[11]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][29]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][29]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][31]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][31]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][32]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][33]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][33]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][30]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][30]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][17]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][17]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[10]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[10]                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[10]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[10]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[10]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[10]                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[10]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][29]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][33]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][33]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][16]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][16]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[9]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[9]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[9]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[9]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[9]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[9]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[9]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][33]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][15]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][15]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[8]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[8]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[8]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[8]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[8]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[8]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[8]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][33]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][14]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][14]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[7]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[7]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[7]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[7]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[7]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[7]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[7]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][23]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][23]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][25]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][25]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][22]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][22]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][28]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][27]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][27]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][29]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][29]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][29]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][26]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][26]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][31]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][30]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][32]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][30]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][20]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][20]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][19]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][21]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][21]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][13]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][18]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][13]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[6]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[6]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[6]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[6]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[6]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[6]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[6]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][12]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][17]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][17]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][12]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[5]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[5]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[5]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[5]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[5]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[5]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[5]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[4]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[3]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[2]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[1]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[0]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[4]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[3]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[2]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[1]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[0]                                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[4]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[4]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[4]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[4]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[3]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[3]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[3]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[3]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[2]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[2]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[2]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[2]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][11]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][16]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][16]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][11]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[4]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[1]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[1]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[1]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[1]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][10]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][10]                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[3]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[1]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[0]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[0]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[0]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[0]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][9]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][9]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[2]                                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[0]                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][8]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][8]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][7]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][7]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][6]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][6]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][5]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][5]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][4]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][4]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][3]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][3]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][2]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][2]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][1]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][1]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][0]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][0]                                                                                                              ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a9                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[23]                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                                                                                                           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[24]                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[25]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[22]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[28]                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[27]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[29]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[26]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[31]                                                                                                            ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[32]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[33]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[30]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                                                                                                          ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[20]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[19]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[21]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[18]                                                                                                            ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[23]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_valid_s                                                                                                             ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int                                                                                                                ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                                                                         ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[24]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[25]                                                                                                                  ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                                                                         ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[22]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[28]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[27]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                                                                         ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[29]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[26]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[31]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[32]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[33]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[30]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[20]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[19]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[21]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[18]                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                                                                         ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done                                                                                                                                     ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg                                                                                                         ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early                                                                                                                               ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|empty_dff                                 ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][15]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][0]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][15]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][11]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_1_dff                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.normal                                                                                                             ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.run1                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][7]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][7]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][6]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_stall_s                                                                                                                      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_ready_s                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][0]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][9]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][11]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][3]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][3]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][0]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[14]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[5]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[12]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[0]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[5]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[4]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][5]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[15]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[8]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[6]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[0]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[5]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[14]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[3]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[0]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[7]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[1]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[0]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][13]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][1]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[15]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[11]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[5]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[0]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[11]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[5]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[0]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[11]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[9]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[5]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[3]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[11]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[5]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[13]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[13]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[12]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[11]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[4]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[2]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[0]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[14]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[11]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[4]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[0]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[0]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][13]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][5]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][9]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[12]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[11]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[8]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[4]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[3]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[2]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[15]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[15]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[14]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[14]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[13]                                                                                                                      ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[13]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[12]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[12]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[11]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[11]                                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[10]                                                                                                                      ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[10]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[9]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[9]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[8]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[8]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[7]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[7]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[6]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[6]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[5]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[5]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[4]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[4]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[3]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[3]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[2]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[2]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[1]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[1]                                                                                                                        ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[0]                                                                                                                       ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[0]                                                                                                                        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][1]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_int                                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n|pipe[0][14]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|pipe[0][10]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][12]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][2]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n|pipe[0][14]                                                                                                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|pipe[0][10]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][6]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][2]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][4]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][8]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][0]                                                                                                            ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][0]                                                                                                            ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[12]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[13]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[15]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[16]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[16]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[16]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[16]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[15]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[15]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[13]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[12]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_9_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[14]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[13]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[12]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_11_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_9_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[11]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[15]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0]                           ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb                                ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1]                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2]                           ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[14]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[13]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[12]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[11]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[10]                                                                                                              ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[9]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[8]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[7]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[6]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[5]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[4]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[3]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[2]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[1]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[0]                                                                                                               ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[8]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[7]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[6]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[5]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[4]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[3]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[2]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_13_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[0]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[8]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_11_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[1]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_9_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[7]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[6]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[5]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[4]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[3]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[2]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[1]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[10]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[9]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[8]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[0]                                                                                                                    ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[15]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[14]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[9]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_13_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[9]                                                                                                                   ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[15]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_9_pp|data_out[16]                                                                                                                   ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[12]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_11_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[10]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_15_pp|data_out[10]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[12]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[15]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[15]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[15]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[13]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[14]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[12]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[13]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[11]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[12]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[14]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_13_pp|data_out[13]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_15_pp|data_out[11]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[14]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[15]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_13_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_15_pp|data_out[14]                                                                                                                  ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[15]                                                                                                                  ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_14_pp|data_out[16]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                                                                                                                   ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                                                                                                                   ; 0                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                                                                                                           ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                                               ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                                                  ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                          ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                          ; 0                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                                                                                                         ; 1                 ; 0       ;
;      - FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                                                                                                         ; 1                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                                                                       ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1                                                                                                     ; 0                 ; 0       ;
;      - fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_2                                                                                                     ; 0                 ; 0       ;
; rst_n                                                                                                                                                                                                                                                ;                   ;         ;
; key0                                                                                                                                                                                                                                                 ;                   ;         ;
; aud_lrc                                                                                                                                                                                                                                              ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|lrc_edge                                                                                                                                                                                    ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~0                                                                                                                                                                            ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                              ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~2                                                                                                                                                                            ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0~feeder                                                                                                                                                                     ; 0                 ; 6       ;
; aud_adcdat                                                                                                                                                                                                                                           ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]~0                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]~1                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]~2                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]~3                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]~4                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]~5                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]~6                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]~7                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]~8                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]~9                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]~10                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]~11                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]~12                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]~13                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]~14                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]~15                                                                                                                                                                      ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[2]                                                                                                        ; FF_X21_Y2_N3       ; 106     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[2]~1                                                                                                      ; LCCOMB_X21_Y2_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[3]~15                                                       ; LCCOMB_X16_Y2_N22  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|lut_out_tmp[2]~70                                                      ; LCCOMB_X16_Y2_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|counter_i~0                                                                                                             ; LCCOMB_X18_Y5_N22  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|data_imag_o[15]~0                                                                               ; LCCOMB_X33_Y13_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|offset_counter[2]~21                                                                            ; LCCOMB_X32_Y4_N2   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|counter~0                                                                                  ; LCCOMB_X30_Y6_N14  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|cnt_k~0                                                                                                      ; LCCOMB_X29_Y1_N24  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k[0]~11                                                                                                      ; LCCOMB_X32_Y1_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                 ; FF_X30_Y1_N25      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]~2                                                                                                       ; LCCOMB_X32_Y1_N2   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                         ; FF_X32_Y1_N29      ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid|tdl_arr[4]                                                                                         ; FF_X32_Y8_N5       ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swa_tdl[16][1]                                                                                          ; FF_X29_Y2_N17      ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swd_tdl[16][1]                                                                                          ; FF_X28_Y5_N23      ; 128     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|LessThan0~1                                                                                 ; LCCOMB_X31_Y2_N0   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector7~0                                                                                 ; LCCOMB_X30_Y4_N10  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]~12                                                                                 ; LCCOMB_X32_Y6_N20  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]~13                                                                                 ; LCCOMB_X32_Y6_N26  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|data_take                                                                                   ; LCCOMB_X33_Y6_N26  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                ; LCCOMB_X31_Y6_N10  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|_~6 ; LCCOMB_X30_Y4_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|_~8 ; LCCOMB_X31_Y6_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                            ; LCCOMB_X30_Y4_N28  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Mux1~0                                                                                  ; LCCOMB_X31_Y16_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                      ; FF_X33_Y17_N7      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[37]                                                                      ; FF_X29_Y16_N7      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|stall_controller_comb~1                                                                 ; LCCOMB_X29_Y4_N12  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled~0                                                                           ; LCCOMB_X29_Y4_N8   ; 3182    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]~22                                                                                                                                        ; LCCOMB_X31_Y15_N28 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]~24                                                                                                                                        ; LCCOMB_X31_Y15_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LAST_LPP_C~0                                                                                                                                     ; LCCOMB_X32_Y5_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count_offset[0]~9                                                                                                                                       ; LCCOMB_X32_Y5_N6   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sw_r_tdl[4][1]                                                                                                                                              ; FF_X14_Y3_N29      ; 128     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wc_vec[3]                                                                                                                                                   ; FF_X26_Y12_N3      ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wd_vec[3]                                                                                                                                                   ; FF_X26_Y8_N29      ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_a[0]                                                                                                                                                   ; FF_X16_Y4_N29      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_a[1]                                                                                                                                                   ; FF_X16_Y4_N27      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_a[2]                                                                                                                                                   ; FF_X16_Y4_N21      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_a[3]                                                                                                                                                   ; FF_X16_Y4_N7       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[0]                                                                                                                                                   ; FF_X16_Y5_N1       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[1]                                                                                                                                                   ; FF_X16_Y5_N15      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[2]                                                                                                                                                   ; FF_X16_Y5_N29      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[3]                                                                                                                                                   ; FF_X16_Y5_N19      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|valid_wrreq~0                                                                                                                                       ; LCCOMB_X26_Y3_N8   ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20                                                                                             ; LCCOMB_X30_Y15_N28 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]~12                                                                                                                                                                                            ; LCCOMB_X33_Y1_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[1]~28                                                                                                                                                                                              ; LCCOMB_X29_Y3_N4   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[1]~29                                                                                                                                                                                              ; LCCOMB_X29_Y3_N30  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                  ; FF_X33_Y1_N9       ; 1036    ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                  ; FF_X33_Y1_N9       ; 154     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fifo_rdreq~0                                                                                                                                                                                               ; LCCOMB_X28_Y3_N16  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|valid_rdreq~0                                                                                                                                ; LCCOMB_X26_Y21_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|valid_wrreq~0                                                                                                                                ; LCCOMB_X28_Y21_N2  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|comb~0                                                                                                                                                                                                                         ; LCCOMB_X24_Y21_N0  ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|Selector12~1                                                                                                                                                                                             ; LCCOMB_X32_Y21_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_cnt[1]~12                                                                                                                                                                                             ; LCCOMB_X32_Y21_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                              ; FF_X32_Y21_N9      ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                                                     ; LCCOMB_X32_Y22_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|LessThan6~2                                                                                                                                                                  ; LCCOMB_X32_Y22_N0  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|LessThan7~1                                                                                                                                                                  ; LCCOMB_X28_Y23_N4  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; aud_bclk                                                                                                                                                                                                                                     ; PIN_D5             ; 3194    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                                                             ; FF_X8_Y23_N3       ; 500     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                                                                      ; FF_X8_Y23_N11      ; 1053    ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1                                                                                                    ; FF_X8_Y23_N1       ; 446     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_2                                                                                                    ; FF_X8_Y23_N23      ; 500     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|Selector4~1                                                                                                                      ; LCCOMB_X17_Y20_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|data_take                                                                                                                        ; LCCOMB_X14_Y20_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|_~1                                      ; LCCOMB_X17_Y20_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|_~5                                      ; LCCOMB_X17_Y20_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.run1                                                                                                                  ; FF_X14_Y20_N25     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|Mux1~0                                                                                                                       ; LCCOMB_X19_Y22_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|stall_controller_comb~0                                                                                                      ; LCCOMB_X16_Y20_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~0                                                                                                                            ; LCCOMB_X8_Y20_N4   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14]~0                                                                                                                   ; LCCOMB_X8_Y20_N12  ; 512     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                              ; PLL_1              ; 3588    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                              ; PLL_1              ; 70      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst_n                                                                                                                                                                                                                                        ; PIN_M1             ; 525     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                        ; PIN_M1             ; 482     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk                                                                                                                                                                                                                                      ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~1                                                                                                                                                                             ; LCCOMB_X22_Y23_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                             ; LCCOMB_X21_Y23_N6  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]~11                                                                                                                                                                         ; LCCOMB_X22_Y23_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|lrc_edge                                                                                                                                                                                   ; LCCOMB_X19_Y22_N18 ; 23      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]~11                                                                                                                                                                               ; LCCOMB_X17_Y22_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]~0                                                                                                                                                        ; LCCOMB_X10_Y1_N4   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]~12                                                                                                                                                          ; LCCOMB_X12_Y2_N4   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; FF_X1_Y11_N1       ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                            ; FF_X12_Y4_N17      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                                                                                                                                                            ; FF_X11_Y2_N1       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan2~0                                                                                                                                                ; LCCOMB_X11_Y1_N10  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~4                                                                                                                                                  ; LCCOMB_X12_Y1_N20  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec                                                                                                                                                   ; FF_X12_Y1_N17      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]                                                                                                                                            ; FF_X11_Y1_N9       ; 18      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0]~15                                                                                                                                       ; LCCOMB_X12_Y1_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location     ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                       ; FF_X33_Y1_N9 ; 154     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]   ; PLL_1        ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]   ; PLL_1        ; 3588    ; 64                                   ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]   ; PLL_1        ; 70      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; rst_n                                                                             ; PIN_M1       ; 482     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; FF_X1_Y11_N1 ; 61      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; aud_bclk~input                                                                                                                                                                                                                                                                     ; 3195    ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                 ; 3182    ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                                                                                                            ; 1053    ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                                                        ; 1035    ;
; rst_n~input                                                                                                                                                                                                                                                                        ; 524     ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14]~0                                                                                                                                                         ; 512     ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_2                                                                                                                                          ; 500     ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                                                                                                   ; 500     ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1                                                                                                                                          ; 446     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[1]                                                                                                                                                                                ; 291     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_rdy_vec[10]                                                                                                                                                                                  ; 154     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[0]                                                                                                                                              ; 137     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[1]                                                                                                                                              ; 130     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[10]                                                                                                                                                                               ; 129     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                           ; 129     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sw_r_tdl[4][1]                                                                                                                                                                                    ; 128     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sw_r_tdl[4][0]                                                                                                                                                                                    ; 128     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swd_tdl[16][1]                                                                                                                                ; 128     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swd_tdl[16][0]                                                                                                                                ; 128     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|tdl_arr[4][1]                                                                         ; 112     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|tdl_arr[4][0]                                                                         ; 112     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[2]                                                                                                                                              ; 106     ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid|tdl_arr[4]                                                                                                                               ; 64      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|stall_controller_comb~1                                                                                                       ; 40      ;
; ~GND                                                                                                                                                                                                                                                                               ; 39      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|sign_sel                                                                                                                              ; 34      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|val_out                                                                                                                                                                                           ; 34      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                        ; 32      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][14]~1                                                                                          ; 28      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][14]~0                                                                                          ; 28      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[7]                                                                                                                                                                                ; 27      ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req~4                                                                                                                                                                                                         ; 25      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]                                                                                                                                                                                  ; 24      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]                                                                                                                                                                                  ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|lrc_edge                                                                                                                                                                                                                         ; 23      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                                               ; 22      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                                                                                                               ; 22      ;
; LCD_top:LCD_u|comb~0                                                                                                                                                                                                                                                               ; 22      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]                                                                                                                                                                                  ; 21      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]                                                                                                                                                                                  ; 20      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]                                                                                                                                                                                  ; 18      ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|valid_wrreq~0                                                                                                                                                                      ; 18      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[16]                                                                                                                                                                ; 18      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[16]                                                                                                                                                                ; 18      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[37]                                                                                                            ; 17      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                            ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|stall_controller_comb~0                                                                                                                                            ; 17      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~1                                                                                                                                                                                                                   ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[0]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[0]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[0]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[1]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[1]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[1]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[2]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[2]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[2]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[3]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[3]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[3]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[4]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[4]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[4]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[5]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[5]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[5]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[6]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[6]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[6]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[7]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[7]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[7]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[8]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[8]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[8]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[9]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[9]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[9]                                                                                                                                                                 ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[10]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[10]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[10]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[11]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[11]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[11]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[12]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[12]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[12]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[13]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[13]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[13]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[14]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[14]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[14]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[15]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_14_sym_add|res[15]                                                                                                                                                                ; 17      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_12_sym_add|res[15]                                                                                                                                                                ; 17      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                                                                                                                  ; 17      ;
; aud_adcdat~input                                                                                                                                                                                                                                                                   ; 16      ;
; key0~input                                                                                                                                                                                                                                                                         ; 16      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|data_take                                                                                                                         ; 16      ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|valid_wrreq~0                                                                                                                                                                             ; 16      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|data_take                                                                                                                                                              ; 16      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|data_imag_o[15]~0                                                                                                                     ; 16      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                       ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan2~0                                                                                                                                                                                      ; 16      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|Mux1~0                                                                                                                                                             ; 16      ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|valid_rdreq~0                                                                                                                                                                      ; 16      ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]~1                                                                                                                                                                                                       ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                                                                                                                  ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                                                                                                                  ; 16      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated|op_1~26                                                                                                                                  ; 16      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24                                                                                                                                   ; 16      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22                                                                                                                                   ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                                                                   ; 16      ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fifo_rdreq~0                                                                                                                                                                                                                                     ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]~0                                                                                                                                                                                              ; 15      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[16]                                                                                                                                                                ; 15      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated|op_1~28                                                                                                                                  ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                                                                                                                                                                                                   ; 15      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.run1                                                                                                                                                        ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[0]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[1]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[2]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[3]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[4]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[5]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[6]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[7]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[8]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[9]                                                                                                                                                                  ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[10]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[11]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[12]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[13]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[14]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[15]                                                                                                                                                                 ; 14      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[16]                                                                                                                                                                ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                                                                                                                                                                                                   ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                                                                                   ; 14      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                                   ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[0]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[0]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[1]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[1]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[2]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[2]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[3]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[3]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[4]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[4]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[5]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[5]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[6]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[6]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[7]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[7]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[8]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[8]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[9]                                                                                                                                                                  ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[9]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[10]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[10]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[11]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[11]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[12]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[12]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[13]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[13]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[14]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[14]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_10_sym_add|res[15]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[15]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[0]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[1]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[2]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[3]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[4]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[5]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[6]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[7]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[8]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[9]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[10]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[11]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[12]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[13]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[14]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_13_sym_add|res[15]                                                                                                                                                                ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[16]                                                                                                                                                                 ; 13      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_8_sym_add|res[16]                                                                                                                                                                 ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                                                   ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                                                                                                                                                                                                   ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                                                                                                                                                                                                   ; 13      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swa_tdl[16][0]                                                                                                                                ; 12      ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                                                    ; 12      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_count[2]                                                                                                                                         ; 11      ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_valid                                                                                                                                                                                                                                        ; 11      ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                                                                                           ; 11      ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|LessThan7~1                                                                                                                                                                                                        ; 11      ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|LessThan6~2                                                                                                                                                                                                        ; 11      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.ENABLE                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[0]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[0]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[0]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[1]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[1]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[1]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[2]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[2]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[2]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[3]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[3]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[3]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[4]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[4]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[4]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[5]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[5]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[5]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[6]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[6]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[6]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[7]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[7]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[7]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[8]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[8]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[8]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[9]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[9]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[9]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[10]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[10]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[10]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[11]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[11]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[11]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[12]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[12]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[12]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[13]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[13]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[13]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[14]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[14]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[14]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[15]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[15]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[15]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[0]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[0]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[1]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[1]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[2]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[2]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[3]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[3]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[4]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[4]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[5]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[5]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[6]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[6]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[7]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[7]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[8]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[8]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[9]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[9]                                                                                                                                                                  ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[10]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[10]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[11]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[11]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[12]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[12]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[13]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[13]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[14]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[14]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[15]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[15]                                                                                                                                                                 ; 11      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                     ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_3_sym_add|res[16]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_7_sym_add|res[16]                                                                                                                                                                 ; 11      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[16]                                                                                                                                                                 ; 11      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18                                                                                                                                   ; 11      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14                                                                                                                                   ; 11      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12                                                                                                                                   ; 11      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~10                                                                                                                                   ; 11      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~8                                                                                                                                    ; 11      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][4]                                                                                                                                  ; 10      ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[1]~29                                                                                                                                                                                                                                    ; 10      ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[1]~28                                                                                                                                                                                                                                    ; 10      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                      ; 10      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                                                                                                                        ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[0]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[1]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[2]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[3]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[4]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[5]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[6]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[7]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[8]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[9]                                                                                                                                                                  ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[10]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[11]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[12]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[13]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[14]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[15]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][24]                                                                                                                                                ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_2_sym_add|res[16]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                                                                                                                                                ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_0_sym_add|res[16]                                                                                                                                                                 ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]                                                                                                                                                ; 10      ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[16]                                                                                                                                                                ; 10      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20                                                                                                                                   ; 10      ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16                                                                                                                                   ; 10      ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_count[3]                                                                                                                                         ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[1]                                                                                                                                                          ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[0]                                                                                                                                                          ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.GBLK                                                                                                   ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[24]                                                                                                                                                                               ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.IDLE                                                                                                                                                                                   ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                       ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                                   ; 9       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|state                                                                                                                                                                                                                                            ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|Selector4~1                                                                                                                                                            ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~4                                                                                                                                                                                        ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                                  ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                                                                                                                      ; 9       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                                                                                                                                                      ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                                                       ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[0]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[1]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[2]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[3]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[4]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[5]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[6]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[7]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[8]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[9]                                                                                                                                                                  ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[10]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[11]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[12]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[13]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[14]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[15]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[0]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[1]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[2]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[3]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[4]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[5]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[6]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[7]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[8]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[9]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[10]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[11]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[12]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[13]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[14]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_11_sym_add|res[15]                                                                                                                                                                ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_6_sym_add|res[16]                                                                                                                                                                 ; 9       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_15_sym_add|res[16]                                                                                                                                                                ; 9       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_count[4]                                                                                                                                         ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_count[0]                                                                                                                                         ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|p_tdl[0][1]                                                                                                                                                                                       ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[3]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[4]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[5]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[6]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[7]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[8]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[9]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[10]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[11]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[15]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[13]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[12]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[14]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[1]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[2]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[0]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[3]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[4]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[5]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[6]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[7]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[8]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[9]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[10]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[11]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[15]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[13]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[12]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[14]                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[1]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[2]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[3]                                                                                                                                           ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[1]                                                                                                                                           ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[0]                                                                                                                                                  ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swa_tdl[16][1]                                                                                                                                ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[13]                                                                                                                                                                               ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                                                                                                                               ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[11]                                                                                                                                                                               ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                                                                                                                                                                ; 8       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                                    ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|LessThan0~1                                                                                                                       ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                                   ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0]~15                                                                                                                                                                             ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~0                                                                                                                                                                                                                 ; 8       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated|carry_eqn[1]                                                                                                                              ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec                                                                                                                                                                                         ; 8       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                                             ; 8       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                                             ; 8       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                                                                                             ; 8       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|Selector12~1                                                                                                                                                                                                                                   ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                                                                                                                        ; 8       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                                                                                                                                                      ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                                                                                                                                                        ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                                                                                                                                                        ; 8       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|counter_i~0                                                                                                                                                   ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_count[1]                                                                                                                                         ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|p_tdl[0][0]                                                                                                                                                                                       ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|counter~0                                                                                                                        ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|offset_counter[2]~21                                                                                                                  ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count_offset[0]~9                                                                                                                                                                             ; 7       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                                    ; 7       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                                    ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]~13                                                                                                                       ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]~12                                                                                                                       ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]~24                                                                                                                                                                              ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]~22                                                                                                                                                                              ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall                                                                                                                        ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                       ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                       ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                             ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_stall                                                                                                                                                             ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux11~0                                                                                                                                                                                          ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~2                                                                                                                                                                                                                 ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                                                                   ; 7       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_cnt[1]~12                                                                                                                                                                                                                                   ; 7       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                             ; 7       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                             ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]~12                                                                                                                                                                                                ; 7       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                                             ; 7       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Equal1~10                                                                                                                                                                                                        ; 7       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                                                                                                                                                      ; 7       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                                                                                                                                                      ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[0]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[1]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[2]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[3]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[4]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[5]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[6]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[7]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[8]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[9]                                                                                                                                                                  ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[10]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[11]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[12]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[13]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[14]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[15]                                                                                                                                                                 ; 7       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[16]                                                                                                                                                                 ; 7       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|cnt_k~0                                                                                                                                            ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|next_block_d4                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][15]                                                                                                                                ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][15]                                                                                                                                ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]                                        ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][2]                                                                                                                                  ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][0]                                                                                                                                  ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                                                                                                                                  ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][0]                                                                                                                                  ; 6       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                                                                                    ; 6       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                                                                                    ; 6       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                                    ; 6       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                                    ; 6       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|Equal1~0                                                                                                                                                                                                                                         ; 6       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_ready_ctrl~0                                                                                                    ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]~11                                                                                                                                                                                                               ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]                                                                                                                                                                      ; 6       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5]                                                                                                                                                                      ; 6       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                             ; 6       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                             ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]~11                                                                                                                                                                                                                     ; 6       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                                             ; 6       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                                             ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~4                                                                                                                                                                                             ; 6       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                                                                                                                                                      ; 6       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                                                                                                                                                      ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][27]                                                                                                                                                ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][24]                                                                                                                                                ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                                                                                                                                                ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][23]                                                                                                                                                ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]                                                                                                                                                ; 6       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                                                                                                                                                ; 6       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[7]                                                                                                                                                                                                                                       ; 6       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                                                                                           ; 6       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                                                                                           ; 6       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                                                                                           ; 6       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                                                                                           ; 6       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                                                                                           ; 6       ;
; aud_lrc~input                                                                                                                                                                                                                                                                      ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k[0]~11                                                                                                                                            ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[3]~15                                                                                             ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.SLBI                                                                                                   ; 5       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                                                                                    ; 5       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                                                                                    ; 5       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                                                                                    ; 5       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|cmpr_d66:rdempty_eq_comp|aneb_result_wire[0]~3                                                                                                                                            ; 5       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|rd_en                                                                                                                                                                                                                                            ; 5       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|Equal0~2                                                                                                                                                                                                                                         ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector6~0                                                                                                                       ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                             ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                    ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                        ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_int~0                                                                                                         ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|Selector4~0                                                                                                                                                            ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                                                                                         ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0]                                      ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                                                                                        ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                                                                                        ; 5       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                                                                                                ; 5       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                                                                                                                                                ; 5       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                             ; 5       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                             ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                                  ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                                                                                                                                     ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                                                                                                                       ; 5       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                                                                                                                                                      ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                                                                                                                                                                                                      ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[1]                                                                                                                                                      ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[4]                                                                                                ; 5       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_cnt[0]                                                                                                                                                                                                                                       ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_1_sym_add|res[16]                                                                                                                                                                 ; 5       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[4]                                                                                                                                                                                                                                     ; 5       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                                                 ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a44                                                               ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a55                                                               ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                                                                                                                  ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                                                                                                                  ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                                                                                                                  ; 5       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                                                                                           ; 5       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                                                                                           ; 5       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                                                                                           ; 5       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                                                                                           ; 5       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                                                                                           ; 5       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~0                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|Equal0~1                                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[3]                                                                                                                                                   ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[3]                                                                                                                                                   ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|sw[1]                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|sw[0]                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[2]                                                                                                                                           ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[0]                                                                                                                                           ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[14]                                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[14]                                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[14]                                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                                              ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[3]                                                                                             ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                                              ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[2]                                                                                             ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                              ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[1]                                                                                             ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                              ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[0]                                                                                             ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass|tdl_arr[8]                                             ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[3][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[0][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[0][15]                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                                                                                                                               ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wd_vec[3]                                                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[19]                                                                                                                                                                               ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wc_vec[3]                                                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                                                                                       ; 4       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|_~0                                                                                                                                                           ; 4       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                                                                                                                                                       ; 4       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                                    ; 4       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                    ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 4       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]~12                                                                                                                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector6~3                                                                                                                       ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector6~1                                                                                                                       ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_comb_update_2~3                                                                                                              ; 4       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|Equal0~1                                                                                                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|Equal0~0                                                                                                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                  ; 4       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|always0~0                                                                                                                                                                                                                                        ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2]                                      ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1]                                      ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                               ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                                                                                             ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                                                                                            ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg                                                                                                                                              ; 4       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~0                                                                                                                                                    ; 4       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                                                    ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Equal0~2                                                                                                                                                                                                 ; 4       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                                                                                             ; 4       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                             ; 4       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                                                                                                                                                    ; 4       ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~4                                                                                                                                     ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector8~0                                                                                                                                                                                              ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Equal2~11                                                                                                                                                                                                        ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Add0~0                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req~1                                                                                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k[4]                                                                                                                                               ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[2]                                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[0]                                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[5]                                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[1]                                                                                                                                                   ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[1]                                                                                                                                                   ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                            ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][9]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][10]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][11]                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][1]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][0]                                                                                                                                      ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[3][0][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[2][1][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[3][1][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[2][0][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[1][1][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[0][1][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[1][0][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[0][0][16]                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|count[6]                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|count[4]                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|count[2]                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][2]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][3]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][4]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][5]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][6]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][7]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][8]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][9]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][10]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][11]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][12]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][13]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][14]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][15]                                                                                                                                        ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][0]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[3][3]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[3][1]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[7][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][3]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][1]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][3]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][1]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][1]                                                                                                                                         ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][3]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][1]                                                                                                                                  ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][1]                                                                                                                                         ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][28]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][25]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][24]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][24]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                                                                                                                                                ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                                                                                                                                                ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                                                 ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                                                 ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a32                                                               ; 4       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                                                                                     ; 4       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                                                                                                                                                                                          ; 4       ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                                                                                                                                                                                          ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                                                                                                                                                        ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                                                                                          ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                                                                                           ; 4       ;
; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                                                                                           ; 4       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|_~8                                       ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.NEXT_PASS_UPD                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                                                       ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Add1~0                                                                                                                                                         ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|next_block                                                                                                                                                    ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][3]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][1]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][3]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][1]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][3]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][2]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][1]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][0]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][3]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][2]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][1]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][0]                                                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass|tdl_arr[6]  ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|lut_out_tmp[2]~70                                                                                            ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[2]~1                                                                                                                                            ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][11]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][12]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][13]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][14]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][11]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][12]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][13]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][14]                                                                                                                                ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]                                        ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|_~0                                                                                                                                                           ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en|tdl_arr[4]                                                                                  ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                                                                                    ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                                                                                    ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                                                                                                ; 3       ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                                                                                                                                                ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[14]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[14]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_14_pp|data_out[11]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_14_pp|data_out[10]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_10_pp|data_out[14]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[10]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[10]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[10]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[10]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[10]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_10_pp|data_out[10]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[10]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb                                                                     ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[11]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[11]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[11]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[11]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[11]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_10_pp|data_out[11]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[11]                                                                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[14]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[14]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[14]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[14]                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[14]                                                                                                                                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|data_take~4                                                                                                                       ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[15]                                                                                                                                                            ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[15]                                                                                                                                                           ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[15]                                                                                                                                                           ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|master_source_sop                                                                                                                                                                                 ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                  ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                                                 ; 3       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_sop~1                                                                                                                                                                                                                                        ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                        ; 3       ;
; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]                                                                                                                                                                                                                                     ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg                                                                                                     ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sink_ready_ctrl_d                                                                                                                                                                                 ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                                               ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                       ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|_~1                                                                            ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|count_finished~1                                                                                                              ; 3       ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|count_finished~0                                                                                                              ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff                                                                 ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_1_dff                                                                 ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                                                                                        ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|empty_dff                                                                      ; 3       ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~0                                                                                                                                                                  ; 3       ;
; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                                                    ; 3       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF              ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; FFT_1n128cos.hex ; M9K_X27_Y2_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; FFT_2n128cos.hex ; M9K_X27_Y2_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; FFT_3n128cos.hex ; M9K_X27_Y5_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; FFT_1n128sin.hex ; M9K_X27_Y2_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; FFT_2n128sin.hex ; M9K_X27_Y2_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 2    ; FFT_3n128sin.hex ; M9K_X27_Y2_N0, M9K_X27_Y5_N0   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y10_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y9_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y6_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y12_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y11_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y8_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y7_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X27_Y13_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y11_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y6_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y12_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y8_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y10_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y7_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y13_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None             ; M9K_X15_Y9_N0                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 34           ; 8            ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 272  ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None             ; M9K_X27_Y4_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None             ; M9K_X27_Y3_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048 ; 128                         ; 13                          ; 128                         ; 13                          ; 1664                ; 1    ; None             ; M9K_X27_Y21_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144  ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None             ; M9K_X15_Y20_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 56           ; 3            ; 56           ; yes                    ; no                      ; yes                    ; yes                     ; 168  ; 3                           ; 56                          ; 3                           ; 56                          ; 168                 ; 2    ; None             ; M9K_X15_Y18_N0, M9K_X15_Y17_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 14          ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 14          ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 28          ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 12          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out2                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult1                                                                                                                                                                                                                                 ;                            ; DSPMULT_X20_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2                                                                                                                                                                                                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FFT_top:FFT_u|data_modulus:u_data_modulus|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1                                                                                                                                                                                                                                 ;                            ; DSPMULT_X20_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 11,123 / 32,401 ( 34 % ) ;
; C16 interconnects     ; 150 / 1,326 ( 11 % )     ;
; C4 interconnects      ; 6,568 / 21,816 ( 30 % )  ;
; Direct links          ; 1,813 / 32,401 ( 6 % )   ;
; Global clocks         ; 6 / 10 ( 60 % )          ;
; Local interconnects   ; 2,619 / 10,320 ( 25 % )  ;
; R24 interconnects     ; 95 / 1,289 ( 7 % )       ;
; R4 interconnects      ; 7,349 / 28,186 ( 26 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 610) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 8                             ;
; 3                                           ; 6                             ;
; 4                                           ; 9                             ;
; 5                                           ; 11                            ;
; 6                                           ; 10                            ;
; 7                                           ; 4                             ;
; 8                                           ; 13                            ;
; 9                                           ; 35                            ;
; 10                                          ; 40                            ;
; 11                                          ; 18                            ;
; 12                                          ; 19                            ;
; 13                                          ; 22                            ;
; 14                                          ; 37                            ;
; 15                                          ; 62                            ;
; 16                                          ; 303                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.23) ; Number of LABs  (Total = 610) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 93                            ;
; 1 Clock                            ; 575                           ;
; 1 Clock enable                     ; 351                           ;
; 1 Sync. clear                      ; 59                            ;
; 1 Sync. load                       ; 89                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 182                           ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 23.55) ; Number of LABs  (Total = 610) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 11                            ;
; 5                                            ; 3                             ;
; 6                                            ; 7                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 4                             ;
; 12                                           ; 14                            ;
; 13                                           ; 7                             ;
; 14                                           ; 8                             ;
; 15                                           ; 7                             ;
; 16                                           ; 19                            ;
; 17                                           ; 11                            ;
; 18                                           ; 32                            ;
; 19                                           ; 13                            ;
; 20                                           ; 32                            ;
; 21                                           ; 18                            ;
; 22                                           ; 18                            ;
; 23                                           ; 16                            ;
; 24                                           ; 21                            ;
; 25                                           ; 18                            ;
; 26                                           ; 29                            ;
; 27                                           ; 19                            ;
; 28                                           ; 31                            ;
; 29                                           ; 27                            ;
; 30                                           ; 53                            ;
; 31                                           ; 64                            ;
; 32                                           ; 94                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.22) ; Number of LABs  (Total = 610) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 38                            ;
; 2                                                ; 22                            ;
; 3                                                ; 25                            ;
; 4                                                ; 18                            ;
; 5                                                ; 24                            ;
; 6                                                ; 16                            ;
; 7                                                ; 19                            ;
; 8                                                ; 36                            ;
; 9                                                ; 46                            ;
; 10                                               ; 56                            ;
; 11                                               ; 35                            ;
; 12                                               ; 55                            ;
; 13                                               ; 50                            ;
; 14                                               ; 32                            ;
; 15                                               ; 30                            ;
; 16                                               ; 66                            ;
; 17                                               ; 28                            ;
; 18                                               ; 7                             ;
; 19                                               ; 3                             ;
; 20                                               ; 3                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.86) ; Number of LABs  (Total = 610) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 29                            ;
; 4                                            ; 32                            ;
; 5                                            ; 16                            ;
; 6                                            ; 39                            ;
; 7                                            ; 22                            ;
; 8                                            ; 13                            ;
; 9                                            ; 19                            ;
; 10                                           ; 27                            ;
; 11                                           ; 35                            ;
; 12                                           ; 17                            ;
; 13                                           ; 19                            ;
; 14                                           ; 21                            ;
; 15                                           ; 20                            ;
; 16                                           ; 19                            ;
; 17                                           ; 17                            ;
; 18                                           ; 12                            ;
; 19                                           ; 21                            ;
; 20                                           ; 24                            ;
; 21                                           ; 30                            ;
; 22                                           ; 17                            ;
; 23                                           ; 24                            ;
; 24                                           ; 11                            ;
; 25                                           ; 14                            ;
; 26                                           ; 20                            ;
; 27                                           ; 18                            ;
; 28                                           ; 5                             ;
; 29                                           ; 20                            ;
; 30                                           ; 10                            ;
; 31                                           ; 15                            ;
; 32                                           ; 12                            ;
; 33                                           ; 4                             ;
; 34                                           ; 0                             ;
; 35                                           ; 2                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 32        ; 0            ; 32        ; 0            ; 0            ; 32        ; 32        ; 0            ; 32        ; 32        ; 0            ; 26           ; 0            ; 0            ; 7            ; 0            ; 26           ; 7            ; 0            ; 0            ; 0            ; 26           ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 32           ; 0         ; 32           ; 32           ; 0         ; 0         ; 32           ; 0         ; 0         ; 32           ; 6            ; 32           ; 32           ; 25           ; 32           ; 6            ; 25           ; 32           ; 32           ; 32           ; 6            ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; aud_mclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_dacdat         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_bl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rst            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_bclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key0               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_lrc            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_adcdat         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; bclk                 ; 99.5              ;
; sys_clk         ; sys_clk              ; 22.5              ;
; bclk            ; bclk                 ; 7.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; aud_bclk                                                                                                                                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                                                                                                                                                        ; 1.268             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[4][9]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a9~porta_datain_reg0                  ; 0.372             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                                                                                                                               ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~portb_address_reg0                ; 0.347             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                                            ; 0.153             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                                            ; 0.150             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                                                                                                                                                       ; 0.149             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][1]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][1]                                                                                                                                                ; 0.145             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][12]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][12]                                                                                                                                               ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][0][14]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][14]                                                                                                                                               ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][0][13]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][13]                                                                                                                                               ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][0][5]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][5]                                                                                                                                                ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][0][1]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][0][1]                                                                                                                                                ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done|tdl_arr[10]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done|tdl_arr[11]                                                                                                                                                ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2|tdl_arr[13]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2|tdl_arr[14]                                                                                                                                               ; 0.144             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][15]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][15]                                                                                                                                               ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[4][0][10]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][0][10]                                                                                                                                               ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][14]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][14]                                                                                                                                               ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][9]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][9]                                                                                                                                                ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][4]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][4]                                                                                                                                                ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][2]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][2]                                                                                                                                                ; 0.143             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][15]                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[0][0][16]                                                                                                                                                ; 0.142             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.NEXT_PASS_UPD                                                                                                                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                                                                      ; 0.142             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                                            ; 0.142             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][15]                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[1][1][16]                                                                                                                                                ; 0.141             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[5][1][13]                                                                                                                                ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|reg_no_twiddle[6][1][13]                                                                                                                                               ; 0.141             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[23]                                                                                                                                                                               ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|ram_a_not_b_vec[24]                                                                                                                                                                                              ; 0.140             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][15]                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|butterfly_st1[3][0][16]                                                                                                                                                ; 0.137             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][15]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a15~porta_datain_reg0                 ; 0.109             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][7]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a23~porta_datain_reg0                 ; 0.109             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][12]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a12~porta_datain_reg0                 ; 0.096             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][13]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a13~porta_datain_reg0                 ; 0.095             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][1]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a17~porta_datain_reg0                 ; 0.095             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][11]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a11~porta_datain_reg0                 ; 0.095             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][2]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a18~porta_datain_reg0                 ; 0.094             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[1][6]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a22~porta_datain_reg0                 ; 0.094             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wren[0]                                                                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[0]                                                                                                                                                                                                        ; 0.087             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                                   ; 0.084             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a14~portb_address_reg0 ; 0.083             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                                                                                                                                                              ; 0.083             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                                   ; 0.082             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                                                                                                                                                              ; 0.081             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][13]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a29~porta_datain_reg0                 ; 0.080             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                                       ; 0.071             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                             ; 0.055             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                                                                                                   ; 0.053             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                                                                                                   ; 0.051             ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                                                                                    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                             ; 0.050             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                                   ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                 ; 0.049             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[11]                                                                                                                                                                               ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~portb_address_reg0                ; 0.042             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][0]                                                                                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~porta_address_reg0                ; 0.039             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][1]                                                                                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~porta_address_reg0                ; 0.035             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                                                                                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~porta_address_reg0                ; 0.035             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[5][14]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a14~porta_datain_reg0                 ; 0.034             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][9]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a25~porta_datain_reg0                 ; 0.034             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][3]                                                                                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~porta_address_reg0                ; 0.034             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][15]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a31~porta_datain_reg0                 ; 0.034             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                                            ; 0.034             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                                                                                                                                                       ; 0.034             ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a13~portb_address_reg0                                                                                                                                        ; 0.033             ;
; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[0][0]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a16~porta_datain_reg0                 ; 0.032             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[15]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[15]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[15]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[15]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[15]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[15]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[15]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[15]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc31n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[14]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[14]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[14]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[14]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc28n|data_out[14]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[14]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[14]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[14]                                                                                                                                                                           ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc29n|data_out[13]                                                                                                                                                           ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc30n|data_out[13]                                                                                                                                                                          ; 0.030             ;
; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[13]                                                                                                                                                            ; fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[13]                                                                                                                                                                           ; 0.030             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "FIR_audio_lcd"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_46k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_l0l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'FIR_audio_lcd.out.sdc'
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(41): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at FIR_audio_lcd.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(79): altera_reserved_tck could not be matched with a clock
Warning (332060): Node: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   82.000         bclk
    Info (332111):   20.000      sys_clk
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld
        Info (176357): Destination node LCD_top:LCD_u|comb~0
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done~0
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~0
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~1
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~1
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~2
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]~3
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]~4
        Info (176357): Destination node fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]~5
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[0]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[1]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[2]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[3]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[4]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[5]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[6]
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int
        Info (176357): Destination node FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|en_i
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15058): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "aud_mclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "lcd_pclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 24% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 16.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5551 megabytes
    Info: Processing ended: Thu Aug 22 16:30:10 2019
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg.


