# Detailed description of TIM15 and TIM16/TIM17 registers

**Source**: Page 45, Chunk 211  
**Category**: Detailed description of TIM15 and TIM16/TIM17 registers  
**Chunk Index**: 211

---

(TIM15_CCMR1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1808
41.5.9 TIM15 capture/compare enable register (TIM15_CCER) . . . . . . . . . 1811
41.5.10 TIM15 counter (TIM15_CNT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1814
41.5.11 TIM15 prescaler (TIM15_PSC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1814
41.5.12 TIM15 auto-reload register (TIM15_ARR) . . . . . . . . . . . . . . . . . . . . . 1814
41.5.13 TIM15 repetition counter register (TIM15_RCR) . . . . . . . . . . . . . . . . 1815
41.5.14 TIM15 capture/compare register 1 (TIM15_CCR1) . . . . . . . . . . . . . . 1815
41.5.15 TIM15 capture/compare register 2 (TIM15_CCR2) . . . . . . . . . . . . . . 1816
41.5.16 TIM15 break and dead-time register (TIM15_BDTR) . . . . . . . . . . . . 1816
41.5.17 TIM15 DMA control register (TIM15_DCR) . . . . . . . . . . . . . . . . . . . . 1819
41.5.18 TIM15 DMA address for full transfer (TIM15_DMAR) . . . . . . . . . . . . 1819
41.5.19 TIM15 alternate register 1 (TIM15_AF1) . . . . . . . . . . . . . . . . . . . . . . 1820
41.5.20 TIM15 input selection register (TIM15_TISEL) . . . . . . . . . . . . . . . . . 1821
41.5.21 TIM15 register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1822
41.6 TIM16/TIM17 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1824
41.6.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17) . . . . . . . . . . . . . . . 1824
41.6.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17) . . . . . . . . . . . . . . . 1825
41.6.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17) . . . . 1826
41.6.4 TIMx status register (TIMx_SR)(x = 16 to 17) . . . . . . . . . . . . . . . . . . 1827
41.6.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17) . . . . . . . . 1828
41.6.6 TIMx capture/compare mode register 1
(TIMx_CCMR1)(x = 16 to 17) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1829
41.6.7 TIMx capture/compare mode register 1 [alternate]
(TIMx_CCMR1)(x = 16 to 17) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1830
RM0433 Rev 8 45/3353
70

---

**AI Reasoning**: The content chunk provides detailed information about the registers associated with TIM15 and TIM16/TIM17, which are part of the microcontroller's specifications. Grouping these under 'specifications' makes it easy to locate technical details about the microcontroller's timer registers.
