EESchema-LIBRARY Version 2.3
DEF atom_A U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_A" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X USB_HSIC_RCOMP A7 1500 -77500 200 L 50 50 1 1 B 
X ILB_RTC_X2 A9 1500 -77400 200 L 50 50 1 1 B 
X GPIO_S5[09] A13 1500 -77300 200 L 50 50 1 1 B 
X GPIO_S5[03] A17 1500 -77200 200 L 50 50 1 1 B 
X PCU_SPI_MOSI A21 1500 -77100 200 L 50 50 1 1 B 
X SVID_DATA A25 1500 -77000 200 L 50 50 1 1 B 
X RESERVED A29 1500 -76900 200 L 50 50 1 1 B 
X DRAM0_DQ[13] A33 1500 -76800 200 L 50 50 1 1 B 
X DRAM0_DQ[11] A37 1500 -76700 200 L 50 50 1 1 B 
X DRAM0_DQ[24] A41 1500 -76600 200 L 50 50 1 1 B 
X DRAM0_DQ[26] A45 1500 -76500 200 L 50 50 1 1 B 
X DRAM_VDD_S4 A48 1500 -76400 200 L 50 50 1 1 B 
X USB_ULPI_V1P8_G3 AA18 1500 -76300 200 L 50 50 1 1 B 
X TP2_CORE_VCC_S3 AA22 1500 -76200 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AA24 1500 -76100 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F5 AA25 1500 -76000 200 L 50 50 1 1 B 
X CORE_VCC_S3 AA27 1500 -75900 200 L 50 50 1 1 B 
X CORE_VCC_S3 AA29 1500 -75800 200 L 50 50 1 1 B 
X CORE_VCC_S3 AA30 1500 -75700 200 L 50 50 1 1 B 
X CORE_V1P05_S3 AA33 1500 -75600 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AA36 1500 -75500 200 L 50 50 1 1 B 
X DRAM0_DQSN[7] AA51 1500 -75400 200 L 50 50 1 1 B 
X RESERVED AB2 1500 -75300 200 L 50 50 1 1 B 
X RESERVED AB3 1500 -75200 200 L 50 50 1 1 B 
X RESERVED AB7 1500 -75100 200 L 50 50 1 1 B 
X RESERVED AB9 1500 -75000 200 L 50 50 1 1 B 
X MCSI1_DP[0] AB12 1500 -74900 200 L 50 50 1 1 B 
X MCSI1_DN[0] AB13 1500 -74800 200 L 50 50 1 1 B 
X RESERVED AB14 1500 -74700 200 L 50 50 1 1 B 
X DRAM0_DQ[47] AB40 1500 -74600 200 L 50 50 1 1 B 
X DRAM_CORE_PWROK AB42 1500 -74500 200 L 50 50 1 1 B 
X DRAM0_DQ[54] AB44 1500 -74400 200 L 50 50 1 1 B 
X DRAM0_DQSP[7] AB52 1500 -74300 200 L 50 50 1 1 B 
X DDI1_TXN[3] AC1 1500 -74200 200 L 50 50 1 1 B 
X DDI1_TXP[3] AC3 1500 -74100 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AC22 1500 -74000 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AC24 1500 -73900 200 L 50 50 1 1 B 
X CORE_VCC_S3 AC27 1500 -73800 200 L 50 50 1 1 B 
X CORE_VCC_S3 AC29 1500 -73700 200 L 50 50 1 1 B 
X CORE_VCC_S3 AC30 1500 -73600 200 L 50 50 1 1 B 
X CORE_V1P05_S3 AC32 1500 -73500 200 L 50 50 1 1 B 
X DRAM0_DQ[59] AC51 1500 -73400 200 L 50 50 1 1 B 
X DRAM0_DQ[58] AC53 1500 -73300 200 L 50 50 1 1 B 
X DDI1_TXN[2] AD2 1500 -73200 200 L 50 50 1 1 B 
X DDI1_TXP[2] AD3 1500 -73100 200 L 50 50 1 1 B 
X RESERVED AD4 1500 -73000 200 L 50 50 1 1 B 
X RESERVED AD6 1500 -72900 200 L 50 50 1 1 B 
X RESERVED AD9 1500 -72800 200 L 50 50 1 1 B 
X RESERVED AD10 1500 -72700 200 L 50 50 1 1 B 
X RESERVED AD12 1500 -72600 200 L 50 50 1 1 B 
X ICLK_RCOMP AD13 1500 -72500 200 L 50 50 1 1 B 
X ICLK_ICOMP AD14 1500 -72400 200 L 50 50 1 1 B 
X MIPI_V1P24_S3 AD16 1500 -72300 200 L 50 50 1 1 B 
X MIPI_V1P24_S3 AD18 1500 -72200 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AD22 1500 -72100 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AD24 1500 -72000 200 L 50 50 1 1 B 
X CORE_VCC_S3 AD27 1500 -71900 200 L 50 50 1 1 B 
X CORE_VCC_S3 AD29 1500 -71800 200 L 50 50 1 1 B 
X CORE_VCC_S3 AD30 1500 -71700 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AD35 1500 -71600 200 L 50 50 1 1 B 
X DRAM_V1P35_S3_F1 AD36 1500 -71500 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AD38 1500 -71400 200 L 50 50 1 1 B 
X RESERVED AD40 1500 -71300 200 L 50 50 1 1 B 
X RESERVED AD41 1500 -71200 200 L 50 50 1 1 B 
X DRAM_VDD_S4_PWROK AD42 1500 -71100 200 L 50 50 1 1 B 
X DRAM_RCOMP[0] AD44 1500 -71000 200 L 50 50 1 1 B 
X DRAM_RCOMP[2] AD45 1500 -70900 200 L 50 50 1 1 B 
X DRAM0_DQ[50] AD48 1500 -70800 200 L 50 50 1 1 B 
X DRAM0_DQ[51] AD50 1500 -70700 200 L 50 50 1 1 B 
X DRAM0_DQ[63] AD51 1500 -70600 200 L 50 50 1 1 B 
X DRAM0_DQ[62] AD52 1500 -70500 200 L 50 50 1 1 B 
X DDI1_TXN[1] AF2 1500 -70400 200 L 50 50 1 1 B 
X DDI1_TXP[1] AF3 1500 -70300 200 L 50 50 1 1 B 
X PCIE_CLKP[0] AF4 1500 -70200 200 L 50 50 1 1 B 
X PCIE_CLKN[0] AF6 1500 -70100 200 L 50 50 1 1 B 
X PCIE_CLKP[1] AF7 1500 -70000 200 L 50 50 1 1 B 
X PCIE_CLKN[1] AF9 1500 -69900 200 L 50 50 1 1 B 
X RESERVED AF13 1500 -69800 200 L 50 50 1 1 B 
X RESERVED AF14 1500 -69700 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AF16 1500 -69600 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AF18 1500 -69500 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F6 AF19 1500 -69400 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AF21 1500 -69300 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AF22 1500 -69200 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AF24 1500 -69100 200 L 50 50 1 1 B 
X CORE_VCC_S3 AF27 1500 -69000 200 L 50 50 1 1 B 
X CORE_VCC_S3 AF29 1500 -68900 200 L 50 50 1 1 B 
X TP_CORE_V1P05_S4 AF30 1500 -68800 200 L 50 50 1 1 B 
X CORE_V1P05_S3 AF33 1500 -68700 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AF35 1500 -68600 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AF36 1500 -68500 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AF38 1500 -68400 200 L 50 50 1 1 B 
X RESERVED AF40 1500 -68300 200 L 50 50 1 1 B 
X RESERVED AF41 1500 -68200 200 L 50 50 1 1 B 
X ICLK_DRAM_TERM[0] AF42 1500 -68100 200 L 50 50 1 1 B 
X DRAM_VREF AF44 1500 -68000 200 L 50 50 1 1 B 
X DRAM_RCOMP[1] AF45 1500 -67900 200 L 50 50 1 1 B 
X DRAM1_DQ[50] AF48 1500 -67800 200 L 50 50 1 1 B 
X DRAM1_DQ[51] AF50 1500 -67700 200 L 50 50 1 1 B 
X DRAM1_DQ[63] AF51 1500 -67600 200 L 50 50 1 1 B 
X DRAM1_DQ[62] AF52 1500 -67500 200 L 50 50 1 1 B 
X DDI1_TXN[0] AG1 1500 -67400 200 L 50 50 1 1 B 
X DDI1_TXP[0] AG3 1500 -67300 200 L 50 50 1 1 B 
X ICLK_V1P35_S3_F2 AG18 1500 -67200 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F1 AG19 1500 -67100 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AG21 1500 -67000 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AG22 1500 -66900 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AG24 1500 -66800 200 L 50 50 1 1 B 
X CORE_VCC_S3 AG27 1500 -66700 200 L 50 50 1 1 B 
X CORE_VCC_S3 AG29 1500 -66600 200 L 50 50 1 1 B 
X CORE_VCC_S3 AG30 1500 -66500 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F2 AG32 1500 -66400 200 L 50 50 1 1 B 
X CORE_V1P05_S3 AG33 1500 -66300 200 L 50 50 1 1 B 
X CORE_V1P05_S3 AG35 1500 -66200 200 L 50 50 1 1 B 
X DRAM1_DQ[59] AG51 1500 -66100 200 L 50 50 1 1 B 
X DRAM1_DQ[58] AG53 1500 -66000 200 L 50 50 1 1 B 
X RSVD_GND[3] AH2 1500 -65900 200 L 50 50 1 1 B 
X RSVD_GND[2] AH3 1500 -65800 200 L 50 50 1 1 B 
X ICLK_OSCOUT AH10 1500 -65700 200 L 50 50 1 1 B 
X ICLK_OSCIN AH12 1500 -65600 200 L 50 50 1 1 B 
X RESERVED AH13 1500 -65500 200 L 50 50 1 1 B 
X RESERVED AH14 1500 -65400 200 L 50 50 1 1 B 
X DRAM1_DQ[47] AH40 1500 -65300 200 L 50 50 1 1 B 
X ICLK_DRAM_TERM[1] AH42 1500 -65200 200 L 50 50 1 1 B 
X DRAM1_DQ[54] AH44 1500 -65100 200 L 50 50 1 1 B 
X DRAM1_DQSP[7] AH52 1500 -65000 200 L 50 50 1 1 B 
X DDI_V1P0_S3 AJ18 1500 -64900 200 L 50 50 1 1 B 
X ICLK_V1P35_S3_F1 AJ19 1500 -64800 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AJ22 1500 -64700 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AJ24 1500 -64600 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AJ36 1500 -64500 200 L 50 50 1 1 B 
X DRAM1_DQSN[7] AJ51 1500 -64400 200 L 50 50 1 1 B 
X DDI1_AUXN AK2 1500 -64300 200 L 50 50 1 1 B 
X DDI1_AUXP AK3 1500 -64200 200 L 50 50 1 1 B 
X PCIE_CLKN[2] AK4 1500 -64100 200 L 50 50 1 1 B 
X PCIE_CLKP[2] AK6 1500 -64000 200 L 50 50 1 1 B 
X RESERVED AK7 1500 -63900 200 L 50 50 1 1 B 
X RESERVED AK9 1500 -63800 200 L 50 50 1 1 B 
X DDI_RCOMP_P AK12 1500 -63700 200 L 50 50 1 1 B 
X DDI_RCOMP_N AK13 1500 -63600 200 L 50 50 1 1 B 
X PCIE_V1P0_S3 AK18 1500 -63500 200 L 50 50 1 1 B 
X DDI_V1P0_S3 AK19 1500 -63400 200 L 50 50 1 1 B 
X DDI_V1P0_S3 AK21 1500 -63300 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK22 1500 -63200 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK24 1500 -63100 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK25 1500 -63000 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK27 1500 -62900 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK29 1500 -62800 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK30 1500 -62700 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AK32 1500 -62600 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AK35 1500 -62500 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 AK36 1500 -62400 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AK38 1500 -62300 200 L 50 50 1 1 B 
X DRAM1_DQ[42] AK40 1500 -62200 200 L 50 50 1 1 B 
X DRAM1_DQ[46] AK42 1500 -62100 200 L 50 50 1 1 B 
X DRAM1_DQ[55] AK45 1500 -62000 200 L 50 50 1 1 B 
X DRAM1_DQSP[6] AK47 1500 -61900 200 L 50 50 1 1 B 
X DRAM1_DQSN[6] AK48 1500 -61800 200 L 50 50 1 1 B 
X DRAM1_DM[6] AK50 1500 -61700 200 L 50 50 1 1 B 
X DRAM1_DQ[61] AK51 1500 -61600 200 L 50 50 1 1 B 
X DRAM1_DM[7] AK52 1500 -61500 200 L 50 50 1 1 B 
X DDI0_AUXN AL1 1500 -61400 200 L 50 50 1 1 B 
X DDI0_AUXP AL3 1500 -61300 200 L 50 50 1 1 B 
X DRAM1_DQ[57] AL51 1500 -61200 200 L 50 50 1 1 B 
X DRAM1_DQ[60] AL53 1500 -61100 200 L 50 50 1 1 B 
X RSVD_GND[1] AM2 1500 -61000 200 L 50 50 1 1 B 
X RSVD_GND[0] AM3 1500 -60900 200 L 50 50 1 1 B 
X PCIE_CLKN[3] AM4 1500 -60800 200 L 50 50 1 1 B 
X PCIE_CLKP[3] AM6 1500 -60700 200 L 50 50 1 1 B 
X RESERVED AM9 1500 -60600 200 L 50 50 1 1 B 
X RESERVED AM10 1500 -60500 200 L 50 50 1 1 B 
X RESERVED AM13 1500 -60400 200 L 50 50 1 1 B 
X RESERVED AM14 1500 -60300 200 L 50 50 1 1 B 
X DDI_V1P0_S3 AM16 1500 -60200 200 L 50 50 1 1 B 
X PCIE_V1P0_S3 AM18 1500 -60100 200 L 50 50 1 1 B 
X PCIE_V1P0_S3 AM21 1500 -60000 200 L 50 50 1 1 B 
X UNCORE_VNN_S3 AM22 1500 -59900 200 L 50 50 1 1 B 
X LPC_V1P8V3P3_S3 AM27 1500 -59800 200 L 50 50 1 1 B 
X UNCORE_V1P8_S3 AM30 1500 -59700 200 L 50 50 1 1 B 
X HDA_LPE_V1P5V1P8_S3 AM32 1500 -59600 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AM38 1500 -59500 200 L 50 50 1 1 B 
X DRAM1_DQ[43] AM41 1500 -59400 200 L 50 50 1 1 B 
X DRAM1_DM[5] AM42 1500 -59300 200 L 50 50 1 1 B 
X DRAM1_DQ[48] AM45 1500 -59200 200 L 50 50 1 1 B 
X DRAM1_DQ[49] AM47 1500 -59100 200 L 50 50 1 1 B 
X DRAM1_DQ[52] AM48 1500 -59000 200 L 50 50 1 1 B 
X DRAM1_DQ[53] AM50 1500 -58900 200 L 50 50 1 1 B 
X DRAM1_DQ[56] AM52 1500 -58800 200 L 50 50 1 1 B 
X PCIE_SATA_V1P0_S3 AN18 1500 -58700 200 L 50 50 1 1 B 
X SATA_V1P0_S3 AN19 1500 -58600 200 L 50 50 1 1 B 
X PCIE_V1P0_S3 AN21 1500 -58500 200 L 50 50 1 1 B 
X VGA_V3P3_S3 AN24 1500 -58400 200 L 50 50 1 1 B 
X GPIO_V1P0_S3 AN25 1500 -58300 200 L 50 50 1 1 B 
X SD3_V1P8V3P3_S3 AN27 1500 -58200 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AN29 1500 -58100 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 AN30 1500 -58000 200 L 50 50 1 1 B 
X UNCORE_V1P8_S3 AN32 1500 -57900 200 L 50 50 1 1 B 
X DDI0_TXN[3] AP2 1500 -57800 200 L 50 50 1 1 B 
X DDI0_TXP[3] AP3 1500 -57700 200 L 50 50 1 1 B 
X PCIE_TXN[3] AP4 1500 -57600 200 L 50 50 1 1 B 
X PCIE_TXP[3] AP6 1500 -57500 200 L 50 50 1 1 B 
X PCIE_RXN[3] AP7 1500 -57400 200 L 50 50 1 1 B 
X PCIE_RXP[3] AP9 1500 -57300 200 L 50 50 1 1 B 
X PCIE_RXN[2] AP10 1500 -57200 200 L 50 50 1 1 B 
X PCIE_RXP[2] AP12 1500 -57100 200 L 50 50 1 1 B 
X PCIE_RCOMP_N AP13 1500 -57000 200 L 50 50 1 1 B 
X PCIE_RCOMP_P AP14 1500 -56900 200 L 50 50 1 1 B 
X DRAM1_ODT[0] AP41 1500 -56800 200 L 50 50 1 1 B 
X DRAM1_DQSP[5] AP42 1500 -56700 200 L 50 50 1 1 B 
X DRAM1_DQSN[5] AP44 1500 -56600 200 L 50 50 1 1 B 
X DRAM1_DQ[41] AP45 1500 -56500 200 L 50 50 1 1 B 
X DRAM1_DQ[40] AP47 1500 -56400 200 L 50 50 1 1 B 
X DRAM1_DQ[44] AP48 1500 -56300 200 L 50 50 1 1 B 
X DRAM1_DQ[45] AP50 1500 -56200 200 L 50 50 1 1 B 
X DRAM1_DQ[35] AP51 1500 -56100 200 L 50 50 1 1 B 
X DRAM1_DQ[34] AP52 1500 -56000 200 L 50 50 1 1 B 
X DDI0_TXN[2] AR1 1500 -55900 200 L 50 50 1 1 B 
X DDI0_TXP[2] AR3 1500 -55800 200 L 50 50 1 1 B 
X DRAM1_DQ[38] AR51 1500 -55700 200 L 50 50 1 1 B 
X DRAM1_DQ[39] AR53 1500 -55600 200 L 50 50 1 1 B 
X DDI0_TXP[1] AT2 1500 -55500 200 L 50 50 1 1 B 
X DDI0_TXN[1] AT3 1500 -55400 200 L 50 50 1 1 B 
X PCIE_TXN[2] AT6 1500 -55300 200 L 50 50 1 1 B 
X PCIE_TXP[2] AT7 1500 -55200 200 L 50 50 1 1 B 
X PCIE_RXN[1] AT9 1500 -55100 200 L 50 50 1 1 B 
X PCIE_RXP[1] AT10 1500 -55000 200 L 50 50 1 1 B 
X PCIE_RXN[0] AT13 1500 -54900 200 L 50 50 1 1 B 
X PCIE_RXP[0] AT14 1500 -54800 200 L 50 50 1 1 B 
X SATA_RCOMP_N AT18 1500 -54700 200 L 50 50 1 1 B 
X MMC1_D[3] AT20 1500 -54600 200 L 50 50 1 1 B 
X MMC1_CLK AT22 1500 -54500 200 L 50 50 1 1 B 
X MMC1_D[6] AT26 1500 -54400 200 L 50 50 1 1 B 
X SD3_D[0] AT28 1500 -54300 200 L 50 50 1 1 B 
X SIO_PWM[1] AT32 1500 -54200 200 L 50 50 1 1 B 
X RESERVED AT34 1500 -54100 200 L 50 50 1 1 B 
X DRAM1_DQ[17] AT36 1500 -54000 200 L 50 50 1 1 B 
X DRAM1_DQ[19] AT40 1500 -53900 200 L 50 50 1 1 B 
X DRAM1_DRAMRST# AT41 1500 -53800 200 L 50 50 1 1 B 
X DRAM1_ODT[2] AT42 1500 -53700 200 L 50 50 1 1 B 
X DRAM1_CS[0]# AT44 1500 -53600 200 L 50 50 1 1 B 
X DRAM1_CS[2]# AT45 1500 -53500 200 L 50 50 1 1 B 
X DRAM1_CKN[2] AT48 1500 -53400 200 L 50 50 1 1 B 
X DRAM1_CKP[2] AT50 1500 -53300 200 L 50 50 1 1 B 
X DRAM1_DM[4] AT51 1500 -53200 200 L 50 50 1 1 B 
X SATA_RXP[0] AU16 1500 -53100 200 L 50 50 1 1 B 
X SATA_RCOMP_P AU18 1500 -53000 200 L 50 50 1 1 B 
X MMC1_D[7] AU20 1500 -52900 200 L 50 50 1 1 B 
X MMC1_D[1] AU22 1500 -52800 200 L 50 50 1 1 B 
X MMC1_D[5] AU26 1500 -52700 200 L 50 50 1 1 B 
X SD3_D[2] AU28 1500 -52600 200 L 50 50 1 1 B 
X SIO_PWM[0] AU32 1500 -52500 200 L 50 50 1 1 B 
X SIO_UART1_RXD AU34 1500 -52400 200 L 50 50 1 1 B 
X DRAM1_DQ[16] AU36 1500 -52300 200 L 50 50 1 1 B 
X DRAM1_DQSP[4] AU53 1500 -52200 200 L 50 50 1 1 B 
X DDI0_TXN[0] AV2 1500 -52100 200 L 50 50 1 1 B 
X DDI0_TXP[0] AV3 1500 -52000 200 L 50 50 1 1 B 
X PCIE_TXN[1] AV4 1500 -51900 200 L 50 50 1 1 B 
X PCIE_TXP[1] AV6 1500 -51800 200 L 50 50 1 1 B 
X RESERVED AV9 1500 -51700 200 L 50 50 1 1 B 
X RESERVED AV10 1500 -51600 200 L 50 50 1 1 B 
X SATA_RXN[0] AV16 1500 -51500 200 L 50 50 1 1 B 
X MMC1_D[0] AV20 1500 -51400 200 L 50 50 1 1 B 
X MMC1_D[2] AV22 1500 -51300 200 L 50 50 1 1 B 
X MMC1_CMD AV26 1500 -51200 200 L 50 50 1 1 B 
X SD3_CMD AV28 1500 -51100 200 L 50 50 1 1 B 
X SIO_SPI_CS# AV32 1500 -51000 200 L 50 50 1 1 B 
X SIO_UART1_TXD AV34 1500 -50900 200 L 50 50 1 1 B 
X DRAM1_DQ[21] AV36 1500 -50800 200 L 50 50 1 1 B 
X DRAM1_DQ[18] AV40 1500 -50700 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AV41 1500 -50600 200 L 50 50 1 1 B 
X DRAM_VDD_S4 AV42 1500 -50500 200 L 50 50 1 1 B 
X DRAM1_CAS# AV44 1500 -50400 200 L 50 50 1 1 B 
X DRAM1_RAS# AV45 1500 -50300 200 L 50 50 1 1 B 
X DRAM1_CKN[0] AV48 1500 -50200 200 L 50 50 1 1 B 
X DRAM1_CKP[0] AV50 1500 -50100 200 L 50 50 1 1 B 
X DRAM1_DQSN[4] AV52 1500 -50000 200 L 50 50 1 1 B 
X VGA_IREF AW1 1500 -49900 200 L 50 50 1 1 B 
X DRAM1_MA[02] AW41 1500 -49800 200 L 50 50 1 1 B 
X DRAM1_DQ[36] AW51 1500 -49700 200 L 50 50 1 1 B 
X DRAM1_DQ[37] AW53 1500 -49600 200 L 50 50 1 1 B 
X VGA_BLUE AY2 1500 -49500 200 L 50 50 1 1 B 
X VGA_IRTN AY3 1500 -49400 200 L 50 50 1 1 B 
X PCIE_TXN[0] AY6 1500 -49300 200 L 50 50 1 1 B 
X PCIE_TXP[0] AY7 1500 -49200 200 L 50 50 1 1 B 
X SATA_LED# AY12 1500 -49100 200 L 50 50 1 1 B 
X SATA_GP[1] AY14 1500 -49000 200 L 50 50 1 1 B 
X SATA_RXP[1] AY16 1500 -48900 200 L 50 50 1 1 B 
X MMC1_RCOMP AY18 1500 -48800 200 L 50 50 1 1 B 
X SD2_D[0] AY20 1500 -48700 200 L 50 50 1 1 B 
X MMC1_D[4] AY24 1500 -48600 200 L 50 50 1 1 B 
X SD3_CLK AY26 1500 -48500 200 L 50 50 1 1 B 
X SIO_SPI_MOSI AY28 1500 -48400 200 L 50 50 1 1 B 
X SIO_SPI_CLK AY30 1500 -48300 200 L 50 50 1 1 B 
X SIO_UART1_CTS# AY34 1500 -48200 200 L 50 50 1 1 B 
X DRAM1_DQSN[2] AY38 1500 -48100 200 L 50 50 1 1 B 
X DRAM1_DQ[23] AY40 1500 -48000 200 L 50 50 1 1 B 
X DRAM1_DQ[22] AY42 1500 -47900 200 L 50 50 1 1 B 
X DRAM1_BS[1] AY44 1500 -47800 200 L 50 50 1 1 B 
X DRAM1_MA[00] AY45 1500 -47700 200 L 50 50 1 1 B 
X DRAM1_BS[0] AY47 1500 -47600 200 L 50 50 1 1 B 
X DRAM1_MA[10] AY48 1500 -47500 200 L 50 50 1 1 B 
X DRAM1_DQ[33] AY51 1500 -47400 200 L 50 50 1 1 B 
X DRAM1_DQ[32] AY52 1500 -47300 200 L 50 50 1 1 B 
X USB_HSIC0_DATA B4 1500 -47200 200 L 50 50 1 1 B 
X USB_HSIC0_STROBE B5 1500 -47100 200 L 50 50 1 1 B 
X UNCORE_V1P0_G3 B6 1500 -47000 200 L 50 50 1 1 B 
X PMC_CORE_PWROK B7 1500 -46900 200 L 50 50 1 1 B 
X ILB_RTC_EXTPAD B8 1500 -46800 200 L 50 50 1 1 B 
X PMC_RSMRST# B10 1500 -46700 200 L 50 50 1 1 B 
X USB_ULPI_REFCLK B12 1500 -46600 200 L 50 50 1 1 B 
X GPIO_S5[06] B14 1500 -46500 200 L 50 50 1 1 B 
X GPIO_S5[01] B16 1500 -46400 200 L 50 50 1 1 B 
X GPIO_S5[00] B18 1500 -46300 200 L 50 50 1 1 B 
X USB_OC[1]# B20 1500 -46200 200 L 50 50 1 1 B 
X PCU_SPI_MISO B22 1500 -46100 200 L 50 50 1 1 B 
X SVID_ALERT# B24 1500 -46000 200 L 50 50 1 1 B 
X DDI0_BKLTCTL B26 1500 -45900 200 L 50 50 1 1 B 
X DDI0_VDDEN B28 1500 -45800 200 L 50 50 1 1 B 
X RESERVED B30 1500 -45700 200 L 50 50 1 1 B 
X DRAM0_DQ[08] B32 1500 -45600 200 L 50 50 1 1 B 
X DRAM0_DQSN[1] B34 1500 -45500 200 L 50 50 1 1 B 
X DRAM0_DM[1] B36 1500 -45400 200 L 50 50 1 1 B 
X DRAM0_DQ[15] B38 1500 -45300 200 L 50 50 1 1 B 
X DRAM0_DQ[29] B40 1500 -45200 200 L 50 50 1 1 B 
X DRAM0_DM[3] B42 1500 -45100 200 L 50 50 1 1 B 
X DRAM0_DQSP[3] B44 1500 -45000 200 L 50 50 1 1 B 
X DRAM0_DQ[27] B46 1500 -44900 200 L 50 50 1 1 B 
X DRAM0_DQ[31] B47 1500 -44800 200 L 50 50 1 1 B 
X DRAM0_DQ[30] B48 1500 -44700 200 L 50 50 1 1 B 
X DRAM0_MA[14] B49 1500 -44600 200 L 50 50 1 1 B 
X DRAM0_MA[15] B50 1500 -44500 200 L 50 50 1 1 B 
X VGA_GREEN BA1 1500 -44400 200 L 50 50 1 1 B 
X VGA_RED BA3 1500 -44300 200 L 50 50 1 1 B 
X SATA_GP[0] BA12 1500 -44200 200 L 50 50 1 1 B 
X SATA_RXN[1] BA16 1500 -44100 200 L 50 50 1 1 B 
X SD2_CLK BA18 1500 -44000 200 L 50 50 1 1 B 
X SD2_D[2] BA20 1500 -43900 200 L 50 50 1 1 B 
X MMC1_RST# BA24 1500 -43800 200 L 50 50 1 1 B 
X SD3_D[3] BA26 1500 -43700 200 L 50 50 1 1 B 
X SIO_SPI_MISO BA28 1500 -43600 200 L 50 50 1 1 B 
X LPE_I2S2_FRM BA30 1500 -43500 200 L 50 50 1 1 B 
X SIO_UART1_RTS# BA34 1500 -43400 200 L 50 50 1 1 B 
X DRAM1_DQ[20] BA36 1500 -43300 200 L 50 50 1 1 B 
X DRAM1_DQSP[2] BA38 1500 -43200 200 L 50 50 1 1 B 
X DRAM1_DQ[02] BA42 1500 -43100 200 L 50 50 1 1 B 
X DRAM1_MA[13] BA51 1500 -43000 200 L 50 50 1 1 B 
X RESERVED BB3 1500 -42900 200 L 50 50 1 1 B 
X RESERVED BB4 1500 -42800 200 L 50 50 1 1 B 
X RSVD_GND[6] BB5 1500 -42700 200 L 50 50 1 1 B 
X RSVD_GND[7] BB7 1500 -42600 200 L 50 50 1 1 B 
X UNCORE_VNN_SENSE BB8 1500 -42500 200 L 50 50 1 1 B 
X RSVD_GND[4] BB10 1500 -42400 200 L 50 50 1 1 B 
X DRAM1_MA[03] BB44 1500 -42300 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BB46 1500 -42200 200 L 50 50 1 1 B 
X DRAM1_MA[01] BB47 1500 -42100 200 L 50 50 1 1 B 
X DRAM1_MA[06] BB49 1500 -42000 200 L 50 50 1 1 B 
X DRAM1_MA[04] BB50 1500 -41900 200 L 50 50 1 1 B 
X DRAM1_WE# BB51 1500 -41800 200 L 50 50 1 1 B 
X VGA_DDCCLK BC1 1500 -41700 200 L 50 50 1 1 B 
X VGA_DDCDATA BC2 1500 -41600 200 L 50 50 1 1 B 
X RSVD_GND[5] BC10 1500 -41500 200 L 50 50 1 1 B 
X GPIO_S0_SC[056] BC12 1500 -41400 200 L 50 50 1 1 B 
X GPIO_S0_SC[058] BC14 1500 -41300 200 L 50 50 1 1 B 
X GPIO_S0_SC[061] BC16 1500 -41200 200 L 50 50 1 1 B 
X SD2_CMD BC18 1500 -41100 200 L 50 50 1 1 B 
X SD3_CD# BC24 1500 -41000 200 L 50 50 1 1 B 
X LPE_I2S2_DATAOUT BC30 1500 -40900 200 L 50 50 1 1 B 
X DRAM1_DM[2] BC36 1500 -40800 200 L 50 50 1 1 B 
X DRAM1_DQ[04] BC38 1500 -40700 200 L 50 50 1 1 B 
X DRAM1_DQ[01] BC40 1500 -40600 200 L 50 50 1 1 B 
X DRAM1_DQ[07] BC44 1500 -40500 200 L 50 50 1 1 B 
X DRAM1_MA[08] BC52 1500 -40400 200 L 50 50 1 1 B 
X DRAM1_MA[05] BC53 1500 -40300 200 L 50 50 1 1 B 
X VGA_V1P35_S3_F1 BD1 1500 -40200 200 L 50 50 1 1 B 
X VGA_HSYNC BD2 1500 -40100 200 L 50 50 1 1 B 
X SD3_WP BD5 1500 -40000 200 L 50 50 1 1 B 
X PCIE_CLKREQ[1]# BD7 1500 -39900 200 L 50 50 1 1 B 
X SATA_TXP[1] BD10 1500 -39800 200 L 50 50 1 1 B 
X GPIO_S0_SC[055] BD12 1500 -39700 200 L 50 50 1 1 B 
X GPIO_S0_SC[057] BD14 1500 -39600 200 L 50 50 1 1 B 
X GPIO_S0_SC[060] BD16 1500 -39500 200 L 50 50 1 1 B 
X SD2_D[3]_CD# BD18 1500 -39400 200 L 50 50 1 1 B 
X SD2_D[1] BD20 1500 -39300 200 L 50 50 1 1 B 
X SD3_PWREN# BD22 1500 -39200 200 L 50 50 1 1 B 
X SD3_D[1] BD26 1500 -39100 200 L 50 50 1 1 B 
X LPE_I2S2_DATAIN BD28 1500 -39000 200 L 50 50 1 1 B 
X SIO_UART2_RTS# BD32 1500 -38900 200 L 50 50 1 1 B 
X SIO_UART2_TXD BD34 1500 -38800 200 L 50 50 1 1 B 
X DRAM1_DQ[05] BD36 1500 -38700 200 L 50 50 1 1 B 
X DRAM1_DM[0] BD38 1500 -38600 200 L 50 50 1 1 B 
X DRAM1_DQSN[0] BD40 1500 -38500 200 L 50 50 1 1 B 
X DRAM1_DQ[03] BD42 1500 -38400 200 L 50 50 1 1 B 
X DRAM1_CKE[2] BD44 1500 -38300 200 L 50 50 1 1 B 
X DRAM1_MA[12] BD47 1500 -38200 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BD49 1500 -38100 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BD52 1500 -38000 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BD53 1500 -37900 200 L 50 50 1 1 B 
X PCIE_CLKREQ[3]# BE3 1500 -37800 200 L 50 50 1 1 B 
X RESERVED BE46 1500 -37700 200 L 50 50 1 1 B 
X DRAM1_MA[11] BE51 1500 -37600 200 L 50 50 1 1 B 
X DRAM1_MA[09] BE52 1500 -37500 200 L 50 50 1 1 B 
X VGA_VSYNC BF2 1500 -37400 200 L 50 50 1 1 B 
X SATA_TXP[0] BF6 1500 -37300 200 L 50 50 1 1 B 
X SATA_TXN[1] BF10 1500 -37200 200 L 50 50 1 1 B 
X GPIO_S0_SC[059] BF14 1500 -37100 200 L 50 50 1 1 B 
X LPC_RCOMP BF18 1500 -37000 200 L 50 50 1 1 B 
X HDA_LPE_RCOMP BF20 1500 -36900 200 L 50 50 1 1 B 
X SD3_1P8EN BF22 1500 -36800 200 L 50 50 1 1 B 
X SD3_RCOMP BF26 1500 -36700 200 L 50 50 1 1 B 
X SIO_I2C4_DATA BF27 1500 -36600 200 L 50 50 1 1 B 
X LPE_I2S2_CLK BF28 1500 -36500 200 L 50 50 1 1 B 
X SIO_UART2_CTS# BF32 1500 -36400 200 L 50 50 1 1 B 
X SIO_UART2_RXD BF34 1500 -36300 200 L 50 50 1 1 B 
X DRAM1_DQSP[0] BF40 1500 -36200 200 L 50 50 1 1 B 
X DRAM1_DQ[06] BF42 1500 -36100 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BF44 1500 -36000 200 L 50 50 1 1 B 
X RESERVED BF48 1500 -35900 200 L 50 50 1 1 B 
X DRAM1_MA[07] BF50 1500 -35800 200 L 50 50 1 1 B 
X DRAM1_BS[2] BF52 1500 -35700 200 L 50 50 1 1 B 
X PCIE_CLKREQ[0]# BG3 1500 -35600 200 L 50 50 1 1 B 
X PCIE_CLKREQ[2]# BG5 1500 -35500 200 L 50 50 1 1 B 
X SATA_TXN[0] BG7 1500 -35400 200 L 50 50 1 1 B 
X PMC_RSTBTN# BG9 1500 -35300 200 L 50 50 1 1 B 
X PCU_SMB_ALERT# BG11 1500 -35200 200 L 50 50 1 1 B 
X PCU_SMB_DATA BG12 1500 -35100 200 L 50 50 1 1 B 
X ILB_LPC_SERIRQ BG13 1500 -35000 200 L 50 50 1 1 B 
X ILB_LPC_AD[3] BG14 1500 -34900 200 L 50 50 1 1 B 
X ILB_LPC_CLK[0] BG15 1500 -34800 200 L 50 50 1 1 B 
X ILB_LPC_CLKRUN# BG16 1500 -34700 200 L 50 50 1 1 B 
X ILB_LPC_FRAME# BG17 1500 -34600 200 L 50 50 1 1 B 
X GPIO_S0_SC[015] BG18 1500 -34500 200 L 50 50 1 1 B 
X HDA_SDI[0] BG19 1500 -34400 200 L 50 50 1 1 B 
X HDA_SDO BG20 1500 -34300 200 L 50 50 1 1 B 
X HDA_SDI[1] BG21 1500 -34200 200 L 50 50 1 1 B 
X HDA_RST# BG22 1500 -34100 200 L 50 50 1 1 B 
X SIO_I2C0_CLK BG23 1500 -34000 200 L 50 50 1 1 B 
X SIO_I2C1_DATA BG24 1500 -33900 200 L 50 50 1 1 B 
X SIO_I2C2_DATA BG25 1500 -33800 200 L 50 50 1 1 B 
X SIO_I2C3_DATA BG26 1500 -33700 200 L 50 50 1 1 B 
X SIO_I2C4_CLK BG27 1500 -33600 200 L 50 50 1 1 B 
X SIO_I2C5_CLK BG28 1500 -33500 200 L 50 50 1 1 B 
X SIO_I2C6_CLK BG29 1500 -33400 200 L 50 50 1 1 B 
X GPIO_S0_SC[093] BG30 1500 -33300 200 L 50 50 1 1 B 
X DRAM1_DQ[09] BG32 1500 -33200 200 L 50 50 1 1 B 
X DRAM1_DQ[12] BG33 1500 -33100 200 L 50 50 1 1 B 
X DRAM1_DQSP[1] BG35 1500 -33000 200 L 50 50 1 1 B 
X DRAM1_DQ[10] BG36 1500 -32900 200 L 50 50 1 1 B 
X DRAM1_DQ[14] BG37 1500 -32800 200 L 50 50 1 1 B 
X DRAM1_DQ[00] BG38 1500 -32700 200 L 50 50 1 1 B 
X DRAM1_DQ[28] BG40 1500 -32600 200 L 50 50 1 1 B 
X DRAM1_DQ[25] BG41 1500 -32500 200 L 50 50 1 1 B 
X DRAM1_DQSN[3] BG43 1500 -32400 200 L 50 50 1 1 B 
X DRAM1_CKE[0] BG47 1500 -32300 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BG51 1500 -32200 200 L 50 50 1 1 B 
X PMC_PLT_CLK[2] BH4 1500 -32100 200 L 50 50 1 1 B 
X PMC_PLT_CLK[1] BH5 1500 -32000 200 L 50 50 1 1 B 
X PMC_PLT_CLK[4] BH6 1500 -31900 200 L 50 50 1 1 B 
X PMC_PLT_CLK[0] BH7 1500 -31800 200 L 50 50 1 1 B 
X PMC_PLT_CLK[3] BH8 1500 -31700 200 L 50 50 1 1 B 
X PCU_SMB_CLK BH10 1500 -31600 200 L 50 50 1 1 B 
X ILB_8254_SPKR BH12 1500 -31500 200 L 50 50 1 1 B 
X ILB_LPC_CLK[1] BH14 1500 -31400 200 L 50 50 1 1 B 
X ILB_LPC_AD[0] BH16 1500 -31300 200 L 50 50 1 1 B 
X GPIO_S0_SC[014] BH18 1500 -31200 200 L 50 50 1 1 B 
X HDA_SYNC BH20 1500 -31100 200 L 50 50 1 1 B 
X SIO_I2C0_DATA BH22 1500 -31000 200 L 50 50 1 1 B 
X SIO_I2C1_CLK BH24 1500 -30900 200 L 50 50 1 1 B 
X SIO_I2C3_CLK BH26 1500 -30800 200 L 50 50 1 1 B 
X SIO_I2C5_DATA BH28 1500 -30700 200 L 50 50 1 1 B 
X GPIO_S0_SC[092] BH30 1500 -30600 200 L 50 50 1 1 B 
X DRAM1_DQ[08] BH32 1500 -30500 200 L 50 50 1 1 B 
X DRAM1_DQSN[1] BH34 1500 -30400 200 L 50 50 1 1 B 
X DRAM1_DM[1] BH36 1500 -30300 200 L 50 50 1 1 B 
X DRAM1_DQ[15] BH38 1500 -30200 200 L 50 50 1 1 B 
X DRAM1_DQ[29] BH40 1500 -30100 200 L 50 50 1 1 B 
X DRAM1_DM[3] BH42 1500 -30000 200 L 50 50 1 1 B 
X DRAM1_DQSP[3] BH44 1500 -29900 200 L 50 50 1 1 B 
X DRAM1_DQ[27] BH46 1500 -29800 200 L 50 50 1 1 B 
X DRAM1_DQ[31] BH47 1500 -29700 200 L 50 50 1 1 B 
X DRAM1_DQ[30] BH48 1500 -29600 200 L 50 50 1 1 B 
X DRAM1_MA[14] BH49 1500 -29500 200 L 50 50 1 1 B 
X DRAM1_MA[15] BH50 1500 -29400 200 L 50 50 1 1 B 
X VGA_V1P0_S3 BJ6 1500 -29300 200 L 50 50 1 1 B 
X PMC_PLT_CLK[5] BJ9 1500 -29200 200 L 50 50 1 1 B 
X ILB_LPC_AD[2] BJ13 1500 -29100 200 L 50 50 1 1 B 
X ILB_LPC_AD[1] BJ17 1500 -29000 200 L 50 50 1 1 B 
X HDA_CLK BJ21 1500 -28900 200 L 50 50 1 1 B 
X SIO_I2C2_CLK BJ25 1500 -28800 200 L 50 50 1 1 B 
X SIO_I2C6_DATA BJ29 1500 -28700 200 L 50 50 1 1 B 
X DRAM1_DQ[13] BJ33 1500 -28600 200 L 50 50 1 1 B 
X DRAM1_DQ[11] BJ37 1500 -28500 200 L 50 50 1 1 B 
X DRAM1_DQ[24] BJ41 1500 -28400 200 L 50 50 1 1 B 
X DRAM1_DQ[26] BJ45 1500 -28300 200 L 50 50 1 1 B 
X DRAM_VDD_S4 BJ48 1500 -28200 200 L 50 50 1 1 B 
X USB3_V1P0_G3 C3 1500 -28100 200 L 50 50 1 1 B 
X UNCORE_V1P0_G3 C5 1500 -28000 200 L 50 50 1 1 B 
X USB_RCOMPI C7 1500 -27900 200 L 50 50 1 1 B 
X ILB_RTC_X1 C9 1500 -27800 200 L 50 50 1 1 B 
X ILB_RTC_TEST# C11 1500 -27700 200 L 50 50 1 1 B 
X ILB_RTC_RST# C12 1500 -27600 200 L 50 50 1 1 B 
X GPIO_S5[08] C13 1500 -27500 200 L 50 50 1 1 B 
X GPIO_S5[07] C15 1500 -27400 200 L 50 50 1 1 B 
X GPIO_S5[05] C16 1500 -27300 200 L 50 50 1 1 B 
X GPIO_S5[04] C17 1500 -27200 200 L 50 50 1 1 B 
X GPIO_S5[02] C18 1500 -27100 200 L 50 50 1 1 B 
X GPIO_S5[10] C19 1500 -27000 200 L 50 50 1 1 B 
X USB_OC[0]# C20 1500 -26900 200 L 50 50 1 1 B 
X PCU_SPI_CS[1]# C21 1500 -26800 200 L 50 50 1 1 B 
X PCU_SPI_CLK C22 1500 -26700 200 L 50 50 1 1 B 
X PCU_SPI_CS[0]# C23 1500 -26600 200 L 50 50 1 1 B 
X PROCHOT# C24 1500 -26500 200 L 50 50 1 1 B 
X SVID_CLK C25 1500 -26400 200 L 50 50 1 1 B 
X DDI0_DDCDATA C26 1500 -26300 200 L 50 50 1 1 B 
X DDI0_BKLTEN C27 1500 -26200 200 L 50 50 1 1 B 
X DDI0_DDCCLK C28 1500 -26100 200 L 50 50 1 1 B 
X RESERVED C29 1500 -26000 200 L 50 50 1 1 B 
X RESERVED C30 1500 -25900 200 L 50 50 1 1 B 
X DRAM0_DQ[09] C32 1500 -25800 200 L 50 50 1 1 B 
X DRAM0_DQ[12] C33 1500 -25700 200 L 50 50 1 1 B 
X DRAM0_DQSP[1] C35 1500 -25600 200 L 50 50 1 1 B 
X DRAM0_DQ[10] C36 1500 -25500 200 L 50 50 1 1 B 
X DRAM0_DQ[14] C37 1500 -25400 200 L 50 50 1 1 B 
X DRAM0_DQ[21] C38 1500 -25300 200 L 50 50 1 1 B 
X DRAM0_DQ[28] C40 1500 -25200 200 L 50 50 1 1 B 
X DRAM0_DQ[25] C41 1500 -25100 200 L 50 50 1 1 B 
X DRAM0_DQSN[3] C43 1500 -25000 200 L 50 50 1 1 B 
X DRAM0_CKE[0] C47 1500 -24900 200 L 50 50 1 1 B 
X DRAM_VDD_S4 C51 1500 -24800 200 L 50 50 1 1 B 
X USB_HSIC1_STROBE D2 1500 -24700 200 L 50 50 1 1 B 
X USB3_RXP[0] D4 1500 -24600 200 L 50 50 1 1 B 
X USB_RCOMPO D6 1500 -24500 200 L 50 50 1 1 B 
X ICLK_USB_TERM[1] D10 1500 -24400 200 L 50 50 1 1 B 
X TAP_TCK D14 1500 -24300 200 L 50 50 1 1 B 
X TAP_PRDY# D18 1500 -24200 200 L 50 50 1 1 B 
X PMC_ACPRESENT D20 1500 -24100 200 L 50 50 1 1 B 
X PMC_SLP_S3# D22 1500 -24000 200 L 50 50 1 1 B 
X PMC_SUSPWRDNACK D26 1500 -23900 200 L 50 50 1 1 B 
X DDI0_HPD D27 1500 -23800 200 L 50 50 1 1 B 
X MCSI_GPIO[02] D28 1500 -23700 200 L 50 50 1 1 B 
X MCSI_GPIO[11] D32 1500 -23600 200 L 50 50 1 1 B 
X MCSI_GPIO[05] D34 1500 -23500 200 L 50 50 1 1 B 
X DRAM0_DQSP[2] D40 1500 -23400 200 L 50 50 1 1 B 
X DRAM0_DQ[23] D42 1500 -23300 200 L 50 50 1 1 B 
X DRAM_VDD_S4 D44 1500 -23200 200 L 50 50 1 1 B 
X RESERVED D48 1500 -23100 200 L 50 50 1 1 B 
X DRAM0_MA[07] D50 1500 -23000 200 L 50 50 1 1 B 
X DRAM0_BS[2] D52 1500 -22900 200 L 50 50 1 1 B 
X USB_HSIC1_DATA E2 1500 -22800 200 L 50 50 1 1 B 
X USB3_RXN[0] E3 1500 -22700 200 L 50 50 1 1 B 
X RESERVED E46 1500 -22600 200 L 50 50 1 1 B 
X DRAM0_MA[11] E51 1500 -22500 200 L 50 50 1 1 B 
X DRAM0_MA[09] E52 1500 -22400 200 L 50 50 1 1 B 
X RESERVED F1 1500 -22300 200 L 50 50 1 1 B 
X ICLK_USB_TERM[0] F10 1500 -22200 200 L 50 50 1 1 B 
X TAP_TDI F12 1500 -22100 200 L 50 50 1 1 B 
X TAP_TMS F14 1500 -22000 200 L 50 50 1 1 B 
X TAP_PREQ# F16 1500 -21900 200 L 50 50 1 1 B 
X GPIO_S5[13] F18 1500 -21800 200 L 50 50 1 1 B 
X PMC_PLTRST# F20 1500 -21700 200 L 50 50 1 1 B 
X PMC_SLP_S4# F22 1500 -21600 200 L 50 50 1 1 B 
X PMC_WAKE_PCIE[0]# F26 1500 -21500 200 L 50 50 1 1 B 
X MCSI_GPIO[07] F28 1500 -21400 200 L 50 50 1 1 B 
X MCSI_GPIO[06] F32 1500 -21300 200 L 50 50 1 1 B 
X MCSI_GPIO[00] F34 1500 -21200 200 L 50 50 1 1 B 
X DRAM0_DQ[16] F36 1500 -21100 200 L 50 50 1 1 B 
X DRAM0_DM[2] F38 1500 -21000 200 L 50 50 1 1 B 
X DRAM0_DQSN[2] F40 1500 -20900 200 L 50 50 1 1 B 
X DRAM0_DQ[18] F42 1500 -20800 200 L 50 50 1 1 B 
X DRAM0_CKE[2] F44 1500 -20700 200 L 50 50 1 1 B 
X DRAM0_MA[12] F47 1500 -20600 200 L 50 50 1 1 B 
X DRAM_VDD_S4 F49 1500 -20500 200 L 50 50 1 1 B 
X DRAM_VDD_S4 F52 1500 -20400 200 L 50 50 1 1 B 
X DRAM_VDD_S4 F53 1500 -20300 200 L 50 50 1 1 B 
X USB3DEV_V1P0_S3 G1 1500 -20200 200 L 50 50 1 1 B 
X USB_ULPI_CLK G2 1500 -20100 200 L 50 50 1 1 B 
X TAP_TRST# G12 1500 -20000 200 L 50 50 1 1 B 
X USB_DN[1] G14 1500 -19900 200 L 50 50 1 1 B 
X TAP_TDO G16 1500 -19800 200 L 50 50 1 1 B 
X PMC_SUS_STAT# G18 1500 -19700 200 L 50 50 1 1 B 
X PMC_SUSCLK[0] G24 1500 -19600 200 L 50 50 1 1 B 
X DDI1_DDCCLK G30 1500 -19500 200 L 50 50 1 1 B 
X DRAM0_DM[0] G36 1500 -19400 200 L 50 50 1 1 B 
X DRAM0_DQ[17] G38 1500 -19300 200 L 50 50 1 1 B 
X DRAM0_DQ[20] G40 1500 -19200 200 L 50 50 1 1 B 
X DRAM0_DQ[22] G44 1500 -19100 200 L 50 50 1 1 B 
X DRAM0_MA[08] G52 1500 -19000 200 L 50 50 1 1 B 
X DRAM0_MA[05] G53 1500 -18900 200 L 50 50 1 1 B 
X USB_ULPI_STP H3 1500 -18800 200 L 50 50 1 1 B 
X RESERVED H4 1500 -18700 200 L 50 50 1 1 B 
X RESERVED H5 1500 -18600 200 L 50 50 1 1 B 
X RESERVED H7 1500 -18500 200 L 50 50 1 1 B 
X RESERVED H8 1500 -18400 200 L 50 50 1 1 B 
X MCSI_GPIO[09] J34 1500 -18300 200 L 50 50 1 1 B 
X DRAM0_DQ[01] J36 1500 -18200 200 L 50 50 1 1 B 
X DRAM0_DQSP[0] J38 1500 -18100 200 L 50 50 1 1 B 
X DRAM0_DQ[19] J42 1500 -18000 200 L 50 50 1 1 B 
X DRAM0_MA[13] J51 1500 -17900 200 L 50 50 1 1 B 
X USB_ULPI_DATA[2] K2 1500 -17800 200 L 50 50 1 1 B 
X USB_ULPI_DATA[3] K3 1500 -17700 200 L 50 50 1 1 B 
X USB3_TXP[0] K6 1500 -17600 200 L 50 50 1 1 B 
X USB3_TXN[0] K7 1500 -17500 200 L 50 50 1 1 B 
X USB_DP[3] K10 1500 -17400 200 L 50 50 1 1 B 
X USB_DP[2] K12 1500 -17300 200 L 50 50 1 1 B 
X USB_DN[0] K16 1500 -17200 200 L 50 50 1 1 B 
X GPIO_S5[27] K18 1500 -17100 200 L 50 50 1 1 B 
X GPIO_S5[28] K20 1500 -17000 200 L 50 50 1 1 B 
X GPIO_S5[22] K24 1500 -16900 200 L 50 50 1 1 B 
X PMC_BATLOW# K26 1500 -16800 200 L 50 50 1 1 B 
X MCSI_GPIO[08] K28 1500 -16700 200 L 50 50 1 1 B 
X DDI1_HPD K30 1500 -16600 200 L 50 50 1 1 B 
X MCSI_GPIO[04] K34 1500 -16500 200 L 50 50 1 1 B 
X DRAM0_DQSN[0] K38 1500 -16400 200 L 50 50 1 1 B 
X DRAM0_DQ[06] K40 1500 -16300 200 L 50 50 1 1 B 
X DRAM0_DQ[07] K42 1500 -16200 200 L 50 50 1 1 B 
X DRAM0_BS[1] K44 1500 -16100 200 L 50 50 1 1 B 
X DRAM0_MA[00] K45 1500 -16000 200 L 50 50 1 1 B 
X DRAM0_BS[0] K47 1500 -15900 200 L 50 50 1 1 B 
X DRAM0_MA[10] K48 1500 -15800 200 L 50 50 1 1 B 
X DRAM0_DQ[33] K51 1500 -15700 200 L 50 50 1 1 B 
X DRAM0_DQ[32] K52 1500 -15600 200 L 50 50 1 1 B 
X USB_ULPI_DATA[1] L1 1500 -15500 200 L 50 50 1 1 B 
X USB_ULPI_DATA[7] L3 1500 -15400 200 L 50 50 1 1 B 
X DRAM0_MA[02] L41 1500 -15300 200 L 50 50 1 1 B 
X DRAM0_DQ[36] L51 1500 -15200 200 L 50 50 1 1 B 
X DRAM0_DQ[37] L53 1500 -15100 200 L 50 50 1 1 B 
X USB_ULPI_DATA[4] M2 1500 -15000 200 L 50 50 1 1 B 
X USB_ULPI_DATA[0] M3 1500 -14900 200 L 50 50 1 1 B 
X USB3DEV_TXP[0] M4 1500 -14800 200 L 50 50 1 1 B 
X USB3DEV_TXN[0] M6 1500 -14700 200 L 50 50 1 1 B 
X USB3DEV_REXT[0] M7 1500 -14600 200 L 50 50 1 1 B 
X RESERVED M9 1500 -14500 200 L 50 50 1 1 B 
X RESERVED M10 1500 -14400 200 L 50 50 1 1 B 
X USB3_REXT[0] M12 1500 -14300 200 L 50 50 1 1 B 
X USB_PLL_MON M13 1500 -14200 200 L 50 50 1 1 B 
X USB_V1P0_S3 M14 1500 -14100 200 L 50 50 1 1 B 
X USB_DP[0] M16 1500 -14000 200 L 50 50 1 1 B 
X GPIO_S5[26] M18 1500 -13900 200 L 50 50 1 1 B 
X GPIO_S5[24] M20 1500 -13800 200 L 50 50 1 1 B 
X GPIO_S5[29] M22 1500 -13700 200 L 50 50 1 1 B 
X GPIO_S5[30] M24 1500 -13600 200 L 50 50 1 1 B 
X DDI1_BKLTCTL M30 1500 -13500 200 L 50 50 1 1 B 
X MCSI_GPIO[01] M32 1500 -13400 200 L 50 50 1 1 B 
X DRAM0_DQ[00] M36 1500 -13300 200 L 50 50 1 1 B 
X DRAM0_DQ[03] M40 1500 -13200 200 L 50 50 1 1 B 
X DRAM_VDD_S4 M41 1500 -13100 200 L 50 50 1 1 B 
X DRAM_VDD_S4 M42 1500 -13000 200 L 50 50 1 1 B 
X DRAM0_CAS# M44 1500 -12900 200 L 50 50 1 1 B 
X DRAM0_RAS# M45 1500 -12800 200 L 50 50 1 1 B 
X DRAM0_CKN[0] M48 1500 -12700 200 L 50 50 1 1 B 
X DRAM0_CKP[0] M50 1500 -12600 200 L 50 50 1 1 B 
X DRAM0_DQSN[4] M52 1500 -12500 200 L 50 50 1 1 B 
X USB_ULPI_DATA[5] N3 1500 -12400 200 L 50 50 1 1 B 
X USB_V3P3_G3 N18 1500 -12300 200 L 50 50 1 1 B 
X USB_V1P8_G3 N20 1500 -12200 200 L 50 50 1 1 B 
X PCU_V3P3_G3 N22 1500 -12100 200 L 50 50 1 1 B 
X GPIO_S5[23] N24 1500 -12000 200 L 50 50 1 1 B 
X GPIO_RCOMP N26 1500 -11900 200 L 50 50 1 1 B 
X CORE_VSS_SENSE N28 1500 -11800 200 L 50 50 1 1 B 
X DDI1_VDDEN N30 1500 -11700 200 L 50 50 1 1 B 
X MCSI_GPIO[10] N32 1500 -11600 200 L 50 50 1 1 B 
X RESERVED N34 1500 -11500 200 L 50 50 1 1 B 
X DRAM0_DQ[05] N36 1500 -11400 200 L 50 50 1 1 B 
X DRAM0_DQSP[4] N53 1500 -11300 200 L 50 50 1 1 B 
X USB_ULPI_DATA[6] P2 1500 -11200 200 L 50 50 1 1 B 
X USB_ULPI_NXT P3 1500 -11100 200 L 50 50 1 1 B 
X RESERVED P6 1500 -11000 200 L 50 50 1 1 B 
X RESERVED P7 1500 -10900 200 L 50 50 1 1 B 
X USB3DEV_RXP[0] P10 1500 -10800 200 L 50 50 1 1 B 
X USB3DEV_RXN[0] P12 1500 -10700 200 L 50 50 1 1 B 
X MCSI_RCOMP P14 1500 -10600 200 L 50 50 1 1 B 
X USB_V3P3_G3 P18 1500 -10500 200 L 50 50 1 1 B 
X RTC_VCC P22 1500 -10400 200 L 50 50 1 1 B 
X CORE_VCC_S3 P26 1500 -10300 200 L 50 50 1 1 B 
X CORE_VCC_S3 P27 1500 -10200 200 L 50 50 1 1 B 
X CORE_VCC_SENSE P28 1500 -10100 200 L 50 50 1 1 B 
X DDI1_DDCDATA P30 1500 -10000 200 L 50 50 1 1 B 
X RESERVED P34 1500 -9900 200 L 50 50 1 1 B 
X DRAM0_DQ[04] P36 1500 -9800 200 L 50 50 1 1 B 
X DRAM0_DQ[02] P40 1500 -9700 200 L 50 50 1 1 B 
X DRAM0_DRAMRST# P41 1500 -9600 200 L 50 50 1 1 B 
X DRAM0_ODT[2] P42 1500 -9500 200 L 50 50 1 1 B 
X DRAM0_CS[0]# P44 1500 -9400 200 L 50 50 1 1 B 
X DRAM0_CS[2]# P45 1500 -9300 200 L 50 50 1 1 B 
X DRAM0_CKN[2] P48 1500 -9200 200 L 50 50 1 1 B 
X DRAM0_CKP[2] P50 1500 -9100 200 L 50 50 1 1 B 
X DRAM0_DM[4] P51 1500 -9000 200 L 50 50 1 1 B 
X RESERVED R1 1500 -8900 200 L 50 50 1 1 B 
X RESERVED R3 1500 -8800 200 L 50 50 1 1 B 
X DRAM0_DQ[38] R51 1500 -8700 200 L 50 50 1 1 B 
X DRAM0_DQ[39] R53 1500 -8600 200 L 50 50 1 1 B 
X RESERVED T2 1500 -8500 200 L 50 50 1 1 B 
X RESERVED T3 1500 -8400 200 L 50 50 1 1 B 
X MCSI3_CLKP T4 1500 -8300 200 L 50 50 1 1 B 
X MCSI3_CLKN T6 1500 -8200 200 L 50 50 1 1 B 
X MCSI1_CLKN T7 1500 -8100 200 L 50 50 1 1 B 
X MCSI1_CLKP T9 1500 -8000 200 L 50 50 1 1 B 
X MCSI1_DP[3] T10 1500 -7900 200 L 50 50 1 1 B 
X MCSI1_DN[3] T12 1500 -7800 200 L 50 50 1 1 B 
X MCSI2_DP[0] T13 1500 -7700 200 L 50 50 1 1 B 
X MCSI2_DN[0] T14 1500 -7600 200 L 50 50 1 1 B 
X DRAM0_ODT[0] T41 1500 -7500 200 L 50 50 1 1 B 
X DRAM0_DQSP[5] T42 1500 -7400 200 L 50 50 1 1 B 
X DRAM0_DQSN[5] T44 1500 -7300 200 L 50 50 1 1 B 
X DRAM0_DQ[41] T45 1500 -7200 200 L 50 50 1 1 B 
X DRAM0_DQ[40] T47 1500 -7100 200 L 50 50 1 1 B 
X DRAM0_DQ[44] T48 1500 -7000 200 L 50 50 1 1 B 
X DRAM0_DQ[45] T50 1500 -6900 200 L 50 50 1 1 B 
X DRAM0_DQ[35] T51 1500 -6800 200 L 50 50 1 1 B 
X DRAM0_DQ[34] T52 1500 -6700 200 L 50 50 1 1 B 
X USB_VSSA U16 1500 -6600 200 L 50 50 1 1 B 
X USB_V1P0_S3 U18 1500 -6500 200 L 50 50 1 1 B 
X USB_V1P0_S3 U19 1500 -6400 200 L 50 50 1 1 B 
X UNCORE_V1P0_G3 U22 1500 -6300 200 L 50 50 1 1 B 
X UNCORE_V1P8_G3 U24 1500 -6200 200 L 50 50 1 1 B 
X PMC_V1P8_G3 U25 1500 -6100 200 L 50 50 1 1 B 
X CORE_VCC_S3 U27 1500 -6000 200 L 50 50 1 1 B 
X CORE_VCC_S3 U29 1500 -5900 200 L 50 50 1 1 B 
X CORE_V1P05_S3 U33 1500 -5800 200 L 50 50 1 1 B 
X CORE_V1P05_S3 U35 1500 -5700 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F4 U36 1500 -5600 200 L 50 50 1 1 B 
X MIPI_V1P8_S3 U38 1500 -5500 200 L 50 50 1 1 B 
X RESERVED V2 1500 -5400 200 L 50 50 1 1 B 
X RESERVED V3 1500 -5300 200 L 50 50 1 1 B 
X RESERVED V4 1500 -5200 200 L 50 50 1 1 B 
X RESERVED V6 1500 -5100 200 L 50 50 1 1 B 
X MCSI1_DP[2] V9 1500 -5000 200 L 50 50 1 1 B 
X MCSI1_DN[2] V10 1500 -4900 200 L 50 50 1 1 B 
X MCSI2_CLKP V13 1500 -4800 200 L 50 50 1 1 B 
X MCSI2_CLKN V14 1500 -4700 200 L 50 50 1 1 B 
X USB_HSIC_V1P24_G3 V18 1500 -4600 200 L 50 50 1 1 B 
X UNCORE_V1P0_G3 V22 1500 -4500 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 V24 1500 -4400 200 L 50 50 1 1 B 
X PCU_V1P8_G3 V25 1500 -4300 200 L 50 50 1 1 B 
X CORE_VCC_S3 V27 1500 -4200 200 L 50 50 1 1 B 
X CORE_VCC_S3 V29 1500 -4100 200 L 50 50 1 1 B 
X CORE_VCC_S3 V30 1500 -4000 200 L 50 50 1 1 B 
X SVID_V1P0_S3 V32 1500 -3900 200 L 50 50 1 1 B 
X CORE_V1P05_S3 V33 1500 -3800 200 L 50 50 1 1 B 
X UNCORE_V1P35_S3_F3 V36 1500 -3700 200 L 50 50 1 1 B 
X DRAM_VDD_S4 V38 1500 -3600 200 L 50 50 1 1 B 
X DRAM0_DQ[43] V41 1500 -3500 200 L 50 50 1 1 B 
X DRAM0_DM[5] V42 1500 -3400 200 L 50 50 1 1 B 
X DRAM0_DQ[48] V45 1500 -3300 200 L 50 50 1 1 B 
X DRAM0_DQ[49] V47 1500 -3200 200 L 50 50 1 1 B 
X DRAM0_DQ[52] V48 1500 -3100 200 L 50 50 1 1 B 
X DRAM0_DQ[53] V50 1500 -3000 200 L 50 50 1 1 B 
X DRAM0_DQ[56] V52 1500 -2900 200 L 50 50 1 1 B 
X RESERVED W1 1500 -2800 200 L 50 50 1 1 B 
X RESERVED W3 1500 -2700 200 L 50 50 1 1 B 
X DRAM0_DQ[57] W51 1500 -2600 200 L 50 50 1 1 B 
X DRAM0_DQ[60] W53 1500 -2500 200 L 50 50 1 1 B 
X RESERVED Y2 1500 -2400 200 L 50 50 1 1 B 
X RESERVED Y3 1500 -2300 200 L 50 50 1 1 B 
X RESERVED Y4 1500 -2200 200 L 50 50 1 1 B 
X RESERVED Y6 1500 -2100 200 L 50 50 1 1 B 
X MCSI1_DN[1] Y12 1500 -2000 200 L 50 50 1 1 B 
X MCSI1_DP[1] Y13 1500 -1900 200 L 50 50 1 1 B 
X USB3DEV_V1P0_S3 Y18 1500 -1800 200 L 50 50 1 1 B 
X USB3_V1P0_G3 Y19 1500 -1700 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 Y22 1500 -1600 200 L 50 50 1 1 B 
X UNCORE_V1P0_S3 Y24 1500 -1500 200 L 50 50 1 1 B 
X CORE_VCC_S3 Y27 1500 -1400 200 L 50 50 1 1 B 
X CORE_VCC_S3 Y29 1500 -1300 200 L 50 50 1 1 B 
X CORE_VCC_S3 Y30 1500 -1200 200 L 50 50 1 1 B 
X CORE_V1P05_S3 Y32 1500 -1100 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 Y35 1500 -1000 200 L 50 50 1 1 B 
X DRAM_V1P0_S3 Y36 1500 -900 200 L 50 50 1 1 B 
X DRAM_VDD_S4 Y38 1500 -800 200 L 50 50 1 1 B 
X DRAM0_DQ[42] Y40 1500 -700 200 L 50 50 1 1 B 
X DRAM0_DQ[46] Y42 1500 -600 200 L 50 50 1 1 B 
X DRAM0_DQ[55] Y45 1500 -500 200 L 50 50 1 1 B 
X DRAM0_DQSP[6] Y47 1500 -400 200 L 50 50 1 1 B 
X DRAM0_DQSN[6] Y48 1500 -300 200 L 50 50 1 1 B 
X DRAM0_DM[6] Y50 1500 -200 200 L 50 50 1 1 B 
X DRAM0_DQ[61] Y51 1500 -100 200 L 50 50 1 1 B 
X DRAM0_DM[7] Y52 1500 0 200 L 50 50 1 1 B 
S 200 100 1300 -77600 1 1 12 N
ENDDRAW
ENDDEF
DEF atom_B U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_B" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X VSS A3 0 0 200 R 50 50 1 1 B 
X VSS A5 0 -100 200 R 50 50 1 1 B 
X VSS A6 0 -200 200 R 50 50 1 1 B 
X VSS A11 0 -300 200 R 50 50 1 1 B 
X VSS A15 0 -400 200 R 50 50 1 1 B 
X VSS A19 0 -500 200 R 50 50 1 1 B 
X VSS A23 0 -600 200 R 50 50 1 1 B 
X VSS A27 0 -700 200 R 50 50 1 1 B 
X VSS A31 0 -800 200 R 50 50 1 1 B 
X VSS A35 0 -900 200 R 50 50 1 1 B 
X VSS A39 0 -1000 200 R 50 50 1 1 B 
X VSS A43 0 -1100 200 R 50 50 1 1 B 
X VSS A47 0 -1200 200 R 50 50 1 1 B 
X VSS A49 0 -1300 200 R 50 50 1 1 B 
X VSS A51 0 -1400 200 R 50 50 1 1 B 
X VSS A52 0 -1500 200 R 50 50 1 1 B 
X VSS B2 0 -1600 200 R 50 50 1 1 B 
X VSS B52 0 -1700 200 R 50 50 1 1 B 
X VSS B53 0 -1800 200 R 50 50 1 1 B 
X VSS C1 0 -1900 200 R 50 50 1 1 B 
X VSS C14 0 -2000 200 R 50 50 1 1 B 
X VSS C31 0 -2100 200 R 50 50 1 1 B 
X VSS C34 0 -2200 200 R 50 50 1 1 B 
X VSS C39 0 -2300 200 R 50 50 1 1 B 
X VSS C42 0 -2400 200 R 50 50 1 1 B 
X VSS C45 0 -2500 200 R 50 50 1 1 B 
X VSS C49 0 -2600 200 R 50 50 1 1 B 
X VSS C53 0 -2700 200 R 50 50 1 1 B 
X VSS D12 0 -2800 200 R 50 50 1 1 B 
X VSS D16 0 -2900 200 R 50 50 1 1 B 
X VSS D24 0 -3000 200 R 50 50 1 1 B 
X VSS D30 0 -3100 200 R 50 50 1 1 B 
X VSS D36 0 -3200 200 R 50 50 1 1 B 
X VSS D38 0 -3300 200 R 50 50 1 1 B 
X VSS E1 0 -3400 200 R 50 50 1 1 B 
X VSS E8 0 -3500 200 R 50 50 1 1 B 
X VSS E19 0 -3600 200 R 50 50 1 1 B 
X VSS E35 0 -3700 200 R 50 50 1 1 B 
X VSS E53 0 -3800 200 R 50 50 1 1 B 
X VSS F2 0 -3900 200 R 50 50 1 1 B 
X VSS F5 0 -4000 200 R 50 50 1 1 B 
X VSS F7 0 -4100 200 R 50 50 1 1 B 
X VSS F19 0 -4200 200 R 50 50 1 1 B 
X VSS F24 0 -4300 200 R 50 50 1 1 B 
X VSS F27 0 -4400 200 R 50 50 1 1 B 
X VSS F30 0 -4500 200 R 50 50 1 1 B 
X VSS F35 0 -4600 200 R 50 50 1 1 B 
X VSS G10 0 -4700 200 R 50 50 1 1 B 
X VSS G20 0 -4800 200 R 50 50 1 1 B 
X VSS G22 0 -4900 200 R 50 50 1 1 B 
X VSS G26 0 -5000 200 R 50 50 1 1 B 
X VSS G28 0 -5100 200 R 50 50 1 1 B 
X VSS G32 0 -5200 200 R 50 50 1 1 B 
X VSS G34 0 -5300 200 R 50 50 1 1 B 
X VSS G42 0 -5400 200 R 50 50 1 1 B 
X VSS J35 0 -5500 200 R 50 50 1 1 B 
X VSS J40 0 -5600 200 R 50 50 1 1 B 
X VSS J53 0 -5700 200 R 50 50 1 1 B 
X VSS K4 0 -5800 200 R 50 50 1 1 B 
X VSS K9 0 -5900 200 R 50 50 1 1 B 
X VSS K14 0 -6000 200 R 50 50 1 1 B 
X VSS K22 0 -6100 200 R 50 50 1 1 B 
X VSS K32 0 -6200 200 R 50 50 1 1 B 
X VSS K36 0 -6300 200 R 50 50 1 1 B 
X VSS K50 0 -6400 200 R 50 50 1 1 B 
X VSS L13 0 -6500 200 R 50 50 1 1 B 
X VSS L19 0 -6600 200 R 50 50 1 1 B 
X VSS L27 0 -6700 200 R 50 50 1 1 B 
X VSS L35 0 -6800 200 R 50 50 1 1 B 
X VSS M19 0 -6900 200 R 50 50 1 1 B 
X VSS M26 0 -7000 200 R 50 50 1 1 B 
X VSS M27 0 -7100 200 R 50 50 1 1 B 
X VSS M28 0 -7200 200 R 50 50 1 1 B 
X VSS M34 0 -7300 200 R 50 50 1 1 B 
X VSS M35 0 -7400 200 R 50 50 1 1 B 
X VSS M38 0 -7500 200 R 50 50 1 1 B 
X VSS M47 0 -7600 200 R 50 50 1 1 B 
X VSS M51 0 -7700 200 R 50 50 1 1 B 
X VSS N1 0 -7800 200 R 50 50 1 1 B 
X VSS N16 0 -7900 200 R 50 50 1 1 B 
X VSS N38 0 -8000 200 R 50 50 1 1 B 
X VSS N51 0 -8100 200 R 50 50 1 1 B 
X VSS P4 0 -8200 200 R 50 50 1 1 B 
X VSS P9 0 -8300 200 R 50 50 1 1 B 
X VSS P13 0 -8400 200 R 50 50 1 1 B 
X VSS P16 0 -8500 200 R 50 50 1 1 B 
X VSS P19 0 -8600 200 R 50 50 1 1 B 
X VSS P20 0 -8700 200 R 50 50 1 1 B 
X VSS P24 0 -8800 200 R 50 50 1 1 B 
X VSS P32 0 -8900 200 R 50 50 1 1 B 
X VSS P35 0 -9000 200 R 50 50 1 1 B 
X VSS P38 0 -9100 200 R 50 50 1 1 B 
X VSS AA1 1000 -9100 200 L 50 50 1 1 B 
X VSS AA3 1000 -9000 200 L 50 50 1 1 B 
X VSS AA16 1000 -8900 200 L 50 50 1 1 B 
X VSS AA19 1000 -8800 200 L 50 50 1 1 B 
X VSS AA21 1000 -8700 200 L 50 50 1 1 B 
X VSS AA32 1000 -8600 200 L 50 50 1 1 B 
X VSS AA35 1000 -8500 200 L 50 50 1 1 B 
X VSS AA38 1000 -8400 200 L 50 50 1 1 B 
X VSS AA53 1000 -8300 200 L 50 50 1 1 B 
X VSS AB4 1000 -8200 200 L 50 50 1 1 B 
X VSS AB6 1000 -8100 200 L 50 50 1 1 B 
X VSS AB10 1000 -8000 200 L 50 50 1 1 B 
X VSS AB41 1000 -7900 200 L 50 50 1 1 B 
X VSS AB45 1000 -7800 200 L 50 50 1 1 B 
X VSS AB47 1000 -7700 200 L 50 50 1 1 B 
X VSS AB48 1000 -7600 200 L 50 50 1 1 B 
X VSS AB50 1000 -7500 200 L 50 50 1 1 B 
X VSS AB51 1000 -7400 200 L 50 50 1 1 B 
X VSS AC16 1000 -7300 200 L 50 50 1 1 B 
X VSS AC18 1000 -7200 200 L 50 50 1 1 B 
X VSS AC19 1000 -7100 200 L 50 50 1 1 B 
X VSS AC21 1000 -7000 200 L 50 50 1 1 B 
X VSS AC25 1000 -6900 200 L 50 50 1 1 B 
X VSS AC33 1000 -6800 200 L 50 50 1 1 B 
X VSS AC35 1000 -6700 200 L 50 50 1 1 B 
X VSS AC36 1000 -6600 200 L 50 50 1 1 B 
X VSS AC38 1000 -6500 200 L 50 50 1 1 B 
X VSS AD7 1000 -6400 200 L 50 50 1 1 B 
X VSS AD19 1000 -6300 200 L 50 50 1 1 B 
X VSS AD21 1000 -6200 200 L 50 50 1 1 B 
X VSS AD25 1000 -6100 200 L 50 50 1 1 B 
X VSS AD32 1000 -6000 200 L 50 50 1 1 B 
X VSS AD33 1000 -5900 200 L 50 50 1 1 B 
X VSS AD47 1000 -5800 200 L 50 50 1 1 B 
X VSS AE1 1000 -5700 200 L 50 50 1 1 B 
X VSS AE3 1000 -5600 200 L 50 50 1 1 B 
X VSS AE4 1000 -5500 200 L 50 50 1 1 B 
X VSS AE6 1000 -5400 200 L 50 50 1 1 B 
X VSS AE8 1000 -5300 200 L 50 50 1 1 B 
X VSS AE9 1000 -5200 200 L 50 50 1 1 B 
X VSS AE11 1000 -5100 200 L 50 50 1 1 B 
X VSS AE12 1000 -5000 200 L 50 50 1 1 B 
X VSS AE14 1000 -4900 200 L 50 50 1 1 B 
X VSS AE40 1000 -4800 200 L 50 50 1 1 B 
X VSS AE42 1000 -4700 200 L 50 50 1 1 B 
X VSS AE43 1000 -4600 200 L 50 50 1 1 B 
X VSS AE45 1000 -4500 200 L 50 50 1 1 B 
X VSS AE46 1000 -4400 200 L 50 50 1 1 B 
X VSS P47 1000 -4300 200 L 50 50 1 1 B 
X VSS P52 1000 -4200 200 L 50 50 1 1 B 
X VSS T40 1000 -4100 200 L 50 50 1 1 B 
X VSS U1 1000 -4000 200 L 50 50 1 1 B 
X VSS U3 1000 -3900 200 L 50 50 1 1 B 
X VSS U5 1000 -3800 200 L 50 50 1 1 B 
X VSS U6 1000 -3700 200 L 50 50 1 1 B 
X VSS U8 1000 -3600 200 L 50 50 1 1 B 
X VSS U9 1000 -3500 200 L 50 50 1 1 B 
X VSS U11 1000 -3400 200 L 50 50 1 1 B 
X VSS U12 1000 -3300 200 L 50 50 1 1 B 
X VSS U14 1000 -3200 200 L 50 50 1 1 B 
X VSS U21 1000 -3100 200 L 50 50 1 1 B 
X VSS U30 1000 -3000 200 L 50 50 1 1 B 
X VSS U32 1000 -2900 200 L 50 50 1 1 B 
X VSS U40 1000 -2800 200 L 50 50 1 1 B 
X VSS U42 1000 -2700 200 L 50 50 1 1 B 
X VSS U43 1000 -2600 200 L 50 50 1 1 B 
X VSS U45 1000 -2500 200 L 50 50 1 1 B 
X VSS U46 1000 -2400 200 L 50 50 1 1 B 
X VSS U48 1000 -2300 200 L 50 50 1 1 B 
X VSS U49 1000 -2200 200 L 50 50 1 1 B 
X VSS U51 1000 -2100 200 L 50 50 1 1 B 
X VSS U53 1000 -2000 200 L 50 50 1 1 B 
X VSS V7 1000 -1900 200 L 50 50 1 1 B 
X VSS V12 1000 -1800 200 L 50 50 1 1 B 
X VSS V16 1000 -1700 200 L 50 50 1 1 B 
X VSS V19 1000 -1600 200 L 50 50 1 1 B 
X VSS V21 1000 -1500 200 L 50 50 1 1 B 
X VSS V35 1000 -1400 200 L 50 50 1 1 B 
X VSS V40 1000 -1300 200 L 50 50 1 1 B 
X VSS V44 1000 -1200 200 L 50 50 1 1 B 
X VSS V51 1000 -1100 200 L 50 50 1 1 B 
X VSS Y7 1000 -1000 200 L 50 50 1 1 B 
X VSS Y9 1000 -900 200 L 50 50 1 1 B 
X VSS Y10 1000 -800 200 L 50 50 1 1 B 
X VSS Y14 1000 -700 200 L 50 50 1 1 B 
X VSS Y16 1000 -600 200 L 50 50 1 1 B 
X VSS Y21 1000 -500 200 L 50 50 1 1 B 
X VSS Y25 1000 -400 200 L 50 50 1 1 B 
X VSS Y33 1000 -300 200 L 50 50 1 1 B 
X VSS Y41 1000 -200 200 L 50 50 1 1 B 
X VSS Y44 1000 -100 200 L 50 50 1 1 B 
S 200 100 800 -9200 1 1 12 N
ENDDRAW
ENDDEF
DEF atom_C U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_C" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X VSS AE48 0 0 200 R 50 50 1 1 B 
X VSS AE50 0 -100 200 R 50 50 1 1 B 
X VSS AE51 0 -200 200 R 50 50 1 1 B 
X VSS AE53 0 -300 200 R 50 50 1 1 B 
X VSS AF10 0 -400 200 R 50 50 1 1 B 
X VSS AF12 0 -500 200 R 50 50 1 1 B 
X VSS AF25 0 -600 200 R 50 50 1 1 B 
X VSS AF32 0 -700 200 R 50 50 1 1 B 
X VSS AF47 0 -800 200 R 50 50 1 1 B 
X VSS AG16 0 -900 200 R 50 50 1 1 B 
X VSS AG25 0 -1000 200 R 50 50 1 1 B 
X VSS AG36 0 -1100 200 R 50 50 1 1 B 
X VSS AG38 0 -1200 200 R 50 50 1 1 B 
X VSS AH4 0 -1300 200 R 50 50 1 1 B 
X VSS AH6 0 -1400 200 R 50 50 1 1 B 
X VSS AH7 0 -1500 200 R 50 50 1 1 B 
X VSS AH9 0 -1600 200 R 50 50 1 1 B 
X VSS AH41 0 -1700 200 R 50 50 1 1 B 
X VSS AH45 0 -1800 200 R 50 50 1 1 B 
X VSS AH47 0 -1900 200 R 50 50 1 1 B 
X VSS AH48 0 -2000 200 R 50 50 1 1 B 
X VSS AH50 0 -2100 200 R 50 50 1 1 B 
X VSS AH51 0 -2200 200 R 50 50 1 1 B 
X VSS AJ1 0 -2300 200 R 50 50 1 1 B 
X VSS AJ3 0 -2400 200 R 50 50 1 1 B 
X VSS AJ16 0 -2500 200 R 50 50 1 1 B 
X VSS AJ21 0 -2600 200 R 50 50 1 1 B 
X VSS AJ25 0 -2700 200 R 50 50 1 1 B 
X VSS AJ27 0 -2800 200 R 50 50 1 1 B 
X VSS AJ29 0 -2900 200 R 50 50 1 1 B 
X VSS AJ30 0 -3000 200 R 50 50 1 1 B 
X VSS AJ32 0 -3100 200 R 50 50 1 1 B 
X VSS AJ33 0 -3200 200 R 50 50 1 1 B 
X VSS AJ35 0 -3300 200 R 50 50 1 1 B 
X VSS AJ38 0 -3400 200 R 50 50 1 1 B 
X VSS AJ53 0 -3500 200 R 50 50 1 1 B 
X VSS AK10 0 -3600 200 R 50 50 1 1 B 
X VSS AK14 0 -3700 200 R 50 50 1 1 B 
X VSS AK16 0 -3800 200 R 50 50 1 1 B 
X VSS AK33 0 -3900 200 R 50 50 1 1 B 
X VSS AK41 0 -4000 200 R 50 50 1 1 B 
X VSS AK44 0 -4100 200 R 50 50 1 1 B 
X VSS AM7 0 -4200 200 R 50 50 1 1 B 
X VSS AM12 0 -4300 200 R 50 50 1 1 B 
X VSS AM19 0 -4400 200 R 50 50 1 1 B 
X VSS AM24 0 -4500 200 R 50 50 1 1 B 
X VSS AM25 0 -4600 200 R 50 50 1 1 B 
X VSS AM29 0 -4700 200 R 50 50 1 1 B 
X VSS AM33 0 -4800 200 R 50 50 1 1 B 
X VSS AM35 0 -4900 200 R 50 50 1 1 B 
X VSS AM36 0 -5000 200 R 50 50 1 1 B 
X VSS AM40 0 -5100 200 R 50 50 1 1 B 
X VSS AM44 0 -5200 200 R 50 50 1 1 B 
X VSS AM51 0 -5300 200 R 50 50 1 1 B 
X VSS AN1 0 -5400 200 R 50 50 1 1 B 
X VSS AN3 0 -5500 200 R 50 50 1 1 B 
X VSS AN5 0 -5600 200 R 50 50 1 1 B 
X VSS AN6 0 -5700 200 R 50 50 1 1 B 
X VSS AN8 0 -5800 200 R 50 50 1 1 B 
X VSS AN9 0 -5900 200 R 50 50 1 1 B 
X VSS AN11 0 -6000 200 R 50 50 1 1 B 
X VSS AN12 0 -6100 200 R 50 50 1 1 B 
X VSS AN14 0 -6200 200 R 50 50 1 1 B 
X VSS AN22 0 -6300 200 R 50 50 1 1 B 
X VSS AN33 0 -6400 200 R 50 50 1 1 B 
X VSS AN35 0 -6500 200 R 50 50 1 1 B 
X VSS AN36 0 -6600 200 R 50 50 1 1 B 
X VSS AN38 0 -6700 200 R 50 50 1 1 B 
X VSS AN40 0 -6800 200 R 50 50 1 1 B 
X VSS AN42 0 -6900 200 R 50 50 1 1 B 
X VSS AN43 0 -7000 200 R 50 50 1 1 B 
X VSS AN45 0 -7100 200 R 50 50 1 1 B 
X VSS AN46 0 -7200 200 R 50 50 1 1 B 
X VSS AN48 0 -7300 200 R 50 50 1 1 B 
X VSS AN49 0 -7400 200 R 50 50 1 1 B 
X VSS AN51 0 -7500 200 R 50 50 1 1 B 
X VSS AN53 0 -7600 200 R 50 50 1 1 B 
X VSS AP40 0 -7700 200 R 50 50 1 1 B 
X VSS AT4 0 -7800 200 R 50 50 1 1 B 
X VSS AT12 0 -7900 200 R 50 50 1 1 B 
X VSS AT16 0 -8000 200 R 50 50 1 1 B 
X VSS AT19 0 -8100 200 R 50 50 1 1 B 
X VSS AT24 0 -8200 200 R 50 50 1 1 B 
X VSS AT27 0 -8300 200 R 50 50 1 1 B 
X VSS AT30 0 -8400 200 R 50 50 1 1 B 
X VSS AT35 0 -8500 200 R 50 50 1 1 B 
X VSS AT38 0 -8600 200 R 50 50 1 1 B 
X VSS AT47 0 -8700 200 R 50 50 1 1 B 
X VSS AT52 0 -8800 200 R 50 50 1 1 B 
X VSS AU1 0 -8900 200 R 50 50 1 1 B 
X VSS AU3 0 -9000 200 R 50 50 1 1 B 
X VSS AU24 0 -9100 200 R 50 50 1 1 B 
X VSS AU30 0 -9200 200 R 50 50 1 1 B 
X VSSA AN16 1000 -9200 200 L 50 50 1 1 B 
X VSS AU38 1000 -9100 200 L 50 50 1 1 B 
X VSS AU51 1000 -9000 200 L 50 50 1 1 B 
X VSS AV7 1000 -8900 200 L 50 50 1 1 B 
X VSS AV12 1000 -8800 200 L 50 50 1 1 B 
X VSS AV13 1000 -8700 200 L 50 50 1 1 B 
X VSS AV14 1000 -8600 200 L 50 50 1 1 B 
X VSS AV18 1000 -8500 200 L 50 50 1 1 B 
X VSS AV19 1000 -8400 200 L 50 50 1 1 B 
X VSS AV24 1000 -8300 200 L 50 50 1 1 B 
X VSS AV27 1000 -8200 200 L 50 50 1 1 B 
X VSS AV30 1000 -8100 200 L 50 50 1 1 B 
X VSS AV35 1000 -8000 200 L 50 50 1 1 B 
X VSS AV38 1000 -7900 200 L 50 50 1 1 B 
X VSS AV47 1000 -7800 200 L 50 50 1 1 B 
X VSS AV51 1000 -7700 200 L 50 50 1 1 B 
X VSS AW3 1000 -7600 200 L 50 50 1 1 B 
X VSS AW13 1000 -7500 200 L 50 50 1 1 B 
X VSS AW19 1000 -7400 200 L 50 50 1 1 B 
X VSS AW27 1000 -7300 200 L 50 50 1 1 B 
X VSS AW35 1000 -7200 200 L 50 50 1 1 B 
X VSS AY4 1000 -7100 200 L 50 50 1 1 B 
X VSS AY9 1000 -7000 200 L 50 50 1 1 B 
X VSS AY10 1000 -6900 200 L 50 50 1 1 B 
X VSS AY22 1000 -6800 200 L 50 50 1 1 B 
X VSS AY32 1000 -6700 200 L 50 50 1 1 B 
X VSS AY36 1000 -6600 200 L 50 50 1 1 B 
X VSS AY50 1000 -6500 200 L 50 50 1 1 B 
X VSS BA14 1000 -6400 200 L 50 50 1 1 B 
X VSS BA19 1000 -6300 200 L 50 50 1 1 B 
X VSS BA22 1000 -6200 200 L 50 50 1 1 B 
X VSS BA27 1000 -6100 200 L 50 50 1 1 B 
X VSS BA32 1000 -6000 200 L 50 50 1 1 B 
X VSS BA35 1000 -5900 200 L 50 50 1 1 B 
X VSS BA40 1000 -5800 200 L 50 50 1 1 B 
X VSS BA53 1000 -5700 200 L 50 50 1 1 B 
X VSS BB19 1000 -5600 200 L 50 50 1 1 B 
X VSS BB27 1000 -5500 200 L 50 50 1 1 B 
X VSS BB35 1000 -5400 200 L 50 50 1 1 B 
X VSS BC20 1000 -5300 200 L 50 50 1 1 B 
X VSS BC22 1000 -5200 200 L 50 50 1 1 B 
X VSS BC26 1000 -5100 200 L 50 50 1 1 B 
X VSS BC28 1000 -5000 200 L 50 50 1 1 B 
X VSS BC32 1000 -4900 200 L 50 50 1 1 B 
X VSS BC34 1000 -4800 200 L 50 50 1 1 B 
X VSS BC42 1000 -4700 200 L 50 50 1 1 B 
X VSS BD19 1000 -4600 200 L 50 50 1 1 B 
X VSS BD24 1000 -4500 200 L 50 50 1 1 B 
X VSS BD27 1000 -4400 200 L 50 50 1 1 B 
X VSS BD30 1000 -4300 200 L 50 50 1 1 B 
X VSS BD35 1000 -4200 200 L 50 50 1 1 B 
X VSS BE1 1000 -4100 200 L 50 50 1 1 B 
X VSS BE2 1000 -4000 200 L 50 50 1 1 B 
X VSS BE8 1000 -3900 200 L 50 50 1 1 B 
X VSS BE19 1000 -3800 200 L 50 50 1 1 B 
X VSS BE35 1000 -3700 200 L 50 50 1 1 B 
X VSS BE53 1000 -3600 200 L 50 50 1 1 B 
X VSS BF4 1000 -3500 200 L 50 50 1 1 B 
X VSS BF12 1000 -3400 200 L 50 50 1 1 B 
X VSS BF16 1000 -3300 200 L 50 50 1 1 B 
X VSS BF24 1000 -3200 200 L 50 50 1 1 B 
X VSS BF30 1000 -3100 200 L 50 50 1 1 B 
X VSS BF36 1000 -3000 200 L 50 50 1 1 B 
X VSS BF38 1000 -2900 200 L 50 50 1 1 B 
X VSS BG1 1000 -2800 200 L 50 50 1 1 B 
X VSS BG31 1000 -2700 200 L 50 50 1 1 B 
X VSS BG34 1000 -2600 200 L 50 50 1 1 B 
X VSS BG39 1000 -2500 200 L 50 50 1 1 B 
X VSS BG42 1000 -2400 200 L 50 50 1 1 B 
X VSS BG45 1000 -2300 200 L 50 50 1 1 B 
X VSS BG49 1000 -2200 200 L 50 50 1 1 B 
X VSS BG53 1000 -2100 200 L 50 50 1 1 B 
X VSS BH1 1000 -2000 200 L 50 50 1 1 B 
X VSS BH2 1000 -1900 200 L 50 50 1 1 B 
X VSS BH52 1000 -1800 200 L 50 50 1 1 B 
X VSS BH53 1000 -1700 200 L 50 50 1 1 B 
X VSS BJ2 1000 -1600 200 L 50 50 1 1 B 
X VSS BJ3 1000 -1500 200 L 50 50 1 1 B 
X VSS BJ5 1000 -1400 200 L 50 50 1 1 B 
X VSS BJ7 1000 -1300 200 L 50 50 1 1 B 
X VSS BJ11 1000 -1200 200 L 50 50 1 1 B 
X VSS BJ15 1000 -1100 200 L 50 50 1 1 B 
X VSS BJ19 1000 -1000 200 L 50 50 1 1 B 
X VSS BJ23 1000 -900 200 L 50 50 1 1 B 
X VSS BJ27 1000 -800 200 L 50 50 1 1 B 
X VSS BJ31 1000 -700 200 L 50 50 1 1 B 
X VSS BJ35 1000 -600 200 L 50 50 1 1 B 
X VSS BJ39 1000 -500 200 L 50 50 1 1 B 
X VSS BJ43 1000 -400 200 L 50 50 1 1 B 
X VSS BJ47 1000 -300 200 L 50 50 1 1 B 
X VSS BJ49 1000 -200 200 L 50 50 1 1 B 
X VSS BJ51 1000 -100 200 L 50 50 1 1 B 
X VSS BJ52 1000 0 200 L 50 50 1 1 B 
S 200 100 800 -9300 1 1 12 N
ENDDRAW
ENDDEF
