--
--	Conversion of Combine.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 09 15:59:38 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \shiftregReceiver:Net_350\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \shiftregReceiver:Net_1\ : bit;
SIGNAL \shiftregReceiver:Net_2\ : bit;
SIGNAL \shiftregReceiver:bSR:ctrl_clk_enable\ : bit;
SIGNAL \shiftregReceiver:bSR:control_0\ : bit;
SIGNAL \shiftregReceiver:bSR:ctrl_f0_full\ : bit;
SIGNAL \shiftregReceiver:bSR:control_1\ : bit;
SIGNAL Net_32 : bit;
SIGNAL one : bit;
SIGNAL \shiftregReceiver:bSR:clk_fin\ : bit;
SIGNAL zero : bit;
SIGNAL \shiftregReceiver:bSR:control_7\ : bit;
SIGNAL \shiftregReceiver:bSR:control_6\ : bit;
SIGNAL \shiftregReceiver:bSR:control_5\ : bit;
SIGNAL \shiftregReceiver:bSR:control_4\ : bit;
SIGNAL \shiftregReceiver:bSR:control_3\ : bit;
SIGNAL \shiftregReceiver:bSR:control_2\ : bit;
SIGNAL \shiftregReceiver:bSR:status_2\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \shiftregReceiver:bSR:status_0\ : bit;
SIGNAL \shiftregReceiver:bSR:final_load\ : bit;
SIGNAL \shiftregReceiver:bSR:status_1\ : bit;
SIGNAL Net_423 : bit;
SIGNAL \shiftregReceiver:bSR:status_3\ : bit;
SIGNAL \shiftregReceiver:bSR:f0_blk_stat_final\ : bit;
SIGNAL \shiftregReceiver:bSR:status_4\ : bit;
SIGNAL \shiftregReceiver:bSR:f0_bus_stat_final\ : bit;
SIGNAL \shiftregReceiver:bSR:status_5\ : bit;
SIGNAL \shiftregReceiver:bSR:f1_blk_stat_final\ : bit;
SIGNAL \shiftregReceiver:bSR:status_6\ : bit;
SIGNAL \shiftregReceiver:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_106 : bit;
SIGNAL \shiftregReceiver:bSR:load_reg\ : bit;
SIGNAL \shiftregReceiver:bSR:f0_blk_stat_8\ : bit;
SIGNAL \shiftregReceiver:bSR:f0_bus_stat_8\ : bit;
SIGNAL \shiftregReceiver:bSR:f1_blk_stat_8\ : bit;
SIGNAL \shiftregReceiver:bSR:f1_bus_stat_8\ : bit;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:so_8\ : bit;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregReceiver:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregReceiver:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_858 : bit;
SIGNAL \shiftregSender:Net_350\ : bit;
SIGNAL \shiftregSender:Net_1\ : bit;
SIGNAL \shiftregSender:Net_2\ : bit;
SIGNAL \shiftregSender:bSR:ctrl_clk_enable\ : bit;
SIGNAL \shiftregSender:bSR:control_0\ : bit;
SIGNAL \shiftregSender:bSR:ctrl_f0_full\ : bit;
SIGNAL \shiftregSender:bSR:control_1\ : bit;
SIGNAL \shiftregSender:bSR:clk_fin\ : bit;
SIGNAL \shiftregSender:bSR:control_7\ : bit;
SIGNAL \shiftregSender:bSR:control_6\ : bit;
SIGNAL \shiftregSender:bSR:control_5\ : bit;
SIGNAL \shiftregSender:bSR:control_4\ : bit;
SIGNAL \shiftregSender:bSR:control_3\ : bit;
SIGNAL \shiftregSender:bSR:control_2\ : bit;
SIGNAL \shiftregSender:bSR:status_2\ : bit;
SIGNAL Net_33 : bit;
SIGNAL \shiftregSender:bSR:status_0\ : bit;
SIGNAL \shiftregSender:bSR:final_load\ : bit;
SIGNAL \shiftregSender:bSR:status_1\ : bit;
SIGNAL \shiftregSender:bSR:status_3\ : bit;
SIGNAL \shiftregSender:bSR:f0_blk_stat_final\ : bit;
SIGNAL \shiftregSender:bSR:status_4\ : bit;
SIGNAL \shiftregSender:bSR:f0_bus_stat_final\ : bit;
SIGNAL \shiftregSender:bSR:status_5\ : bit;
SIGNAL \shiftregSender:bSR:f1_blk_stat_final\ : bit;
SIGNAL \shiftregSender:bSR:status_6\ : bit;
SIGNAL \shiftregSender:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \shiftregSender:bSR:load_reg\ : bit;
SIGNAL \shiftregSender:bSR:f0_blk_stat_8\ : bit;
SIGNAL \shiftregSender:bSR:f0_bus_stat_8\ : bit;
SIGNAL \shiftregSender:bSR:f1_blk_stat_8\ : bit;
SIGNAL \shiftregSender:bSR:f1_bus_stat_8\ : bit;
SIGNAL \shiftregSender:bSR:store\ : bit;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:so_8\ : bit;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \shiftregSender:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \shiftregSender:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_415 : bit;
SIGNAL \counterShift:Net_82\ : bit;
SIGNAL \counterShift:Net_91\ : bit;
SIGNAL Net_403 : bit;
SIGNAL \counterShift:Net_48\ : bit;
SIGNAL \counterShift:Net_47\ : bit;
SIGNAL \counterShift:Net_42\ : bit;
SIGNAL Net_862 : bit;
SIGNAL \counterShift:Net_89\ : bit;
SIGNAL \counterShift:Net_95\ : bit;
SIGNAL \counterShift:Net_102\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \lcdDisplay:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \lcdDisplay:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \lcdDisplay:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \lcdDisplay:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \lcdDisplay:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__pinCalibrateOut_net_0 : bit;
SIGNAL tmpFB_0__pinCalibrateOut_net_0 : bit;
SIGNAL tmpIO_0__pinCalibrateOut_net_0 : bit;
TERMINAL tmpSIOVREF__pinCalibrateOut_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinCalibrateOut_net_0 : bit;
SIGNAL tmpOE__pinCalibrateIn_net_0 : bit;
SIGNAL tmpIO_0__pinCalibrateIn_net_0 : bit;
TERMINAL tmpSIOVREF__pinCalibrateIn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinCalibrateIn_net_0 : bit;
SIGNAL tmpOE__pinClock_net_0 : bit;
SIGNAL tmpFB_0__pinClock_net_0 : bit;
SIGNAL tmpIO_0__pinClock_net_0 : bit;
TERMINAL tmpSIOVREF__pinClock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinClock_net_0 : bit;
SIGNAL tmpOE__pinShift_Load_net_0 : bit;
SIGNAL Net_492 : bit;
SIGNAL tmpFB_0__pinShift_Load_net_0 : bit;
SIGNAL tmpIO_0__pinShift_Load_net_0 : bit;
TERMINAL tmpSIOVREF__pinShift_Load_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinShift_Load_net_0 : bit;
SIGNAL tmpOE__pinPolarC_net_0 : bit;
SIGNAL tmpFB_0__pinPolarC_net_0 : bit;
TERMINAL Net_426 : bit;
SIGNAL tmpIO_0__pinPolarC_net_0 : bit;
TERMINAL tmpSIOVREF__pinPolarC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinPolarC_net_0 : bit;
SIGNAL tmpOE__pinPolarS_net_0 : bit;
SIGNAL tmpFB_0__pinPolarS_net_0 : bit;
TERMINAL Net_427 : bit;
SIGNAL tmpIO_0__pinPolarS_net_0 : bit;
TERMINAL tmpSIOVREF__pinPolarS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinPolarS_net_0 : bit;
SIGNAL tmpOE__pinPolarCLED_net_0 : bit;
SIGNAL Net_629 : bit;
TERMINAL Net_300 : bit;
SIGNAL tmpIO_0__pinPolarCLED_net_0 : bit;
TERMINAL tmpSIOVREF__pinPolarCLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinPolarCLED_net_0 : bit;
SIGNAL tmpOE__pinPolarSLED_net_0 : bit;
SIGNAL Net_371 : bit;
TERMINAL Net_302 : bit;
SIGNAL tmpIO_0__pinPolarSLED_net_0 : bit;
TERMINAL tmpSIOVREF__pinPolarSLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinPolarSLED_net_0 : bit;
TERMINAL \pgaPolarC:Net_17\ : bit;
SIGNAL \pgaPolarC:Net_37\ : bit;
SIGNAL \pgaPolarC:Net_40\ : bit;
SIGNAL \pgaPolarC:Net_38\ : bit;
SIGNAL \pgaPolarC:Net_39\ : bit;
SIGNAL \pgaPolarC:Net_41\ : bit;
TERMINAL \pgaPolarC:Net_75\ : bit;
TERMINAL \pgaPolarS:Net_17\ : bit;
SIGNAL \pgaPolarS:Net_37\ : bit;
SIGNAL \pgaPolarS:Net_40\ : bit;
SIGNAL \pgaPolarS:Net_38\ : bit;
SIGNAL \pgaPolarS:Net_39\ : bit;
SIGNAL \pgaPolarS:Net_41\ : bit;
TERMINAL \pgaPolarS:Net_75\ : bit;
SIGNAL tmpOE__pinANTPlus_net_0 : bit;
SIGNAL tmpFB_0__pinANTPlus_net_0 : bit;
TERMINAL Net_430 : bit;
SIGNAL tmpIO_0__pinANTPlus_net_0 : bit;
TERMINAL tmpSIOVREF__pinANTPlus_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinANTPlus_net_0 : bit;
SIGNAL tmpOE__pinANTPlusLED_net_0 : bit;
SIGNAL Net_382 : bit;
TERMINAL Net_304 : bit;
SIGNAL tmpIO_0__pinANTPlusLED_net_0 : bit;
TERMINAL tmpSIOVREF__pinANTPlusLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinANTPlusLED_net_0 : bit;
TERMINAL \pgaANTPlus:Net_17\ : bit;
SIGNAL \pgaANTPlus:Net_37\ : bit;
SIGNAL \pgaANTPlus:Net_40\ : bit;
SIGNAL \pgaANTPlus:Net_38\ : bit;
SIGNAL \pgaANTPlus:Net_39\ : bit;
SIGNAL \pgaANTPlus:Net_41\ : bit;
TERMINAL \pgaANTPlus:Net_75\ : bit;
SIGNAL Net_848 : bit;
SIGNAL \counterPolarC:Net_43\ : bit;
SIGNAL Net_846 : bit;
SIGNAL \counterPolarC:Net_49\ : bit;
SIGNAL \counterPolarC:Net_82\ : bit;
SIGNAL \counterPolarC:Net_89\ : bit;
SIGNAL \counterPolarC:Net_95\ : bit;
SIGNAL \counterPolarC:Net_91\ : bit;
SIGNAL \counterPolarC:Net_102\ : bit;
SIGNAL Net_586 : bit;
SIGNAL \counterPolarC:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \counterPolarC:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_7\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_6\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_5\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_4\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_3\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_2\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_1\ : bit;
SIGNAL \counterPolarC:CounterUDB:control_0\ : bit;
SIGNAL \counterPolarC:CounterUDB:ctrl_enable\ : bit;
SIGNAL \counterPolarC:CounterUDB:prevCapture\ : bit;
SIGNAL Net_749 : bit;
SIGNAL \counterPolarC:CounterUDB:capt_rising\ : bit;
SIGNAL \counterPolarC:CounterUDB:capt_falling\ : bit;
SIGNAL \counterPolarC:CounterUDB:capt_either_edge\ : bit;
SIGNAL \counterPolarC:CounterUDB:hwCapture\ : bit;
SIGNAL \counterPolarC:CounterUDB:reload\ : bit;
SIGNAL \counterPolarC:CounterUDB:final_enable\ : bit;
SIGNAL \counterPolarC:CounterUDB:counter_enable\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_0\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_out_status\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_1\ : bit;
SIGNAL \counterPolarC:CounterUDB:per_zero\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_2\ : bit;
SIGNAL \counterPolarC:CounterUDB:overflow_status\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_3\ : bit;
SIGNAL \counterPolarC:CounterUDB:underflow_status\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_4\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_5\ : bit;
SIGNAL \counterPolarC:CounterUDB:fifo_full\ : bit;
SIGNAL \counterPolarC:CounterUDB:status_6\ : bit;
SIGNAL \counterPolarC:CounterUDB:fifo_nempty\ : bit;
SIGNAL Net_762 : bit;
SIGNAL \counterPolarC:CounterUDB:overflow\ : bit;
SIGNAL \counterPolarC:CounterUDB:dp_dir\ : bit;
SIGNAL \counterPolarC:CounterUDB:per_equal\ : bit;
SIGNAL \counterPolarC:CounterUDB:underflow\ : bit;
SIGNAL \counterPolarC:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:tc_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:tc_reg_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_out_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_equal\ : bit;
SIGNAL \counterPolarC:CounterUDB:prevCompare\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_847 : bit;
SIGNAL \counterPolarC:CounterUDB:count_stored_i\ : bit;
SIGNAL \counterPolarC:CounterUDB:count_enable\ : bit;
SIGNAL \counterPolarC:CounterUDB:reload_tc\ : bit;
SIGNAL \counterPolarC:CounterUDB:cs_addr_2\ : bit;
SIGNAL \counterPolarC:CounterUDB:cs_addr_1\ : bit;
SIGNAL \counterPolarC:CounterUDB:cs_addr_0\ : bit;
SIGNAL \counterPolarC:CounterUDB:nc42\ : bit;
SIGNAL \counterPolarC:CounterUDB:per_FF\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_less\ : bit;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_508 : bit;
SIGNAL \counterPolarS:Net_43\ : bit;
SIGNAL Net_507 : bit;
SIGNAL \counterPolarS:Net_49\ : bit;
SIGNAL \counterPolarS:Net_82\ : bit;
SIGNAL \counterPolarS:Net_89\ : bit;
SIGNAL \counterPolarS:Net_95\ : bit;
SIGNAL \counterPolarS:Net_91\ : bit;
SIGNAL \counterPolarS:Net_102\ : bit;
SIGNAL \counterPolarS:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \counterPolarS:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_7\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_6\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_5\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_4\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_3\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_2\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_1\ : bit;
SIGNAL \counterPolarS:CounterUDB:control_0\ : bit;
SIGNAL \counterPolarS:CounterUDB:ctrl_enable\ : bit;
SIGNAL \counterPolarS:CounterUDB:prevCapture\ : bit;
SIGNAL \counterPolarS:CounterUDB:capt_rising\ : bit;
SIGNAL \counterPolarS:CounterUDB:capt_falling\ : bit;
SIGNAL \counterPolarS:CounterUDB:capt_either_edge\ : bit;
SIGNAL \counterPolarS:CounterUDB:hwCapture\ : bit;
SIGNAL \counterPolarS:CounterUDB:reload\ : bit;
SIGNAL \counterPolarS:CounterUDB:final_enable\ : bit;
SIGNAL \counterPolarS:CounterUDB:counter_enable\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_0\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_out_status\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_1\ : bit;
SIGNAL \counterPolarS:CounterUDB:per_zero\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_2\ : bit;
SIGNAL \counterPolarS:CounterUDB:overflow_status\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_3\ : bit;
SIGNAL \counterPolarS:CounterUDB:underflow_status\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_4\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_5\ : bit;
SIGNAL \counterPolarS:CounterUDB:fifo_full\ : bit;
SIGNAL \counterPolarS:CounterUDB:status_6\ : bit;
SIGNAL \counterPolarS:CounterUDB:fifo_nempty\ : bit;
SIGNAL \counterPolarS:CounterUDB:overflow\ : bit;
SIGNAL \counterPolarS:CounterUDB:dp_dir\ : bit;
SIGNAL \counterPolarS:CounterUDB:per_equal\ : bit;
SIGNAL \counterPolarS:CounterUDB:underflow\ : bit;
SIGNAL \counterPolarS:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:tc_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:tc_reg_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_out_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_less\ : bit;
SIGNAL \counterPolarS:CounterUDB:prevCompare\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_362 : bit;
SIGNAL \counterPolarS:CounterUDB:count_stored_i\ : bit;
SIGNAL \counterPolarS:CounterUDB:count_enable\ : bit;
SIGNAL \counterPolarS:CounterUDB:reload_tc\ : bit;
SIGNAL \counterPolarS:CounterUDB:cs_addr_2\ : bit;
SIGNAL \counterPolarS:CounterUDB:cs_addr_1\ : bit;
SIGNAL \counterPolarS:CounterUDB:cs_addr_0\ : bit;
SIGNAL \counterPolarS:CounterUDB:nc42\ : bit;
SIGNAL \counterPolarS:CounterUDB:per_FF\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_equal\ : bit;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterPolarS:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterPolarS:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_501 : bit;
SIGNAL \counterANTPlus:Net_43\ : bit;
SIGNAL Net_500 : bit;
SIGNAL \counterANTPlus:Net_49\ : bit;
SIGNAL \counterANTPlus:Net_82\ : bit;
SIGNAL \counterANTPlus:Net_89\ : bit;
SIGNAL \counterANTPlus:Net_95\ : bit;
SIGNAL \counterANTPlus:Net_91\ : bit;
SIGNAL \counterANTPlus:Net_102\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \counterANTPlus:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_7\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_6\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_5\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_4\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_3\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_2\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_1\ : bit;
SIGNAL \counterANTPlus:CounterUDB:control_0\ : bit;
SIGNAL \counterANTPlus:CounterUDB:ctrl_enable\ : bit;
SIGNAL \counterANTPlus:CounterUDB:prevCapture\ : bit;
SIGNAL \counterANTPlus:CounterUDB:capt_rising\ : bit;
SIGNAL \counterANTPlus:CounterUDB:capt_falling\ : bit;
SIGNAL \counterANTPlus:CounterUDB:capt_either_edge\ : bit;
SIGNAL \counterANTPlus:CounterUDB:hwCapture\ : bit;
SIGNAL \counterANTPlus:CounterUDB:reload\ : bit;
SIGNAL \counterANTPlus:CounterUDB:reload_tc\ : bit;
SIGNAL \counterANTPlus:CounterUDB:final_enable\ : bit;
SIGNAL \counterANTPlus:CounterUDB:counter_enable\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_0\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_out_status\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_1\ : bit;
SIGNAL \counterANTPlus:CounterUDB:per_zero\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_2\ : bit;
SIGNAL \counterANTPlus:CounterUDB:overflow_status\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_3\ : bit;
SIGNAL \counterANTPlus:CounterUDB:underflow_status\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_4\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_5\ : bit;
SIGNAL \counterANTPlus:CounterUDB:fifo_full\ : bit;
SIGNAL \counterANTPlus:CounterUDB:status_6\ : bit;
SIGNAL \counterANTPlus:CounterUDB:fifo_nempty\ : bit;
SIGNAL \counterANTPlus:CounterUDB:overflow\ : bit;
SIGNAL \counterANTPlus:CounterUDB:dp_dir\ : bit;
SIGNAL \counterANTPlus:CounterUDB:per_equal\ : bit;
SIGNAL \counterANTPlus:CounterUDB:underflow\ : bit;
SIGNAL \counterANTPlus:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:tc_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:tc_reg_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_out_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_equal\ : bit;
SIGNAL \counterANTPlus:CounterUDB:prevCompare\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_373 : bit;
SIGNAL \counterANTPlus:CounterUDB:count_stored_i\ : bit;
SIGNAL \counterANTPlus:CounterUDB:count_enable\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cs_addr_2\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cs_addr_1\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cs_addr_0\ : bit;
SIGNAL \counterANTPlus:CounterUDB:nc42\ : bit;
SIGNAL \counterANTPlus:CounterUDB:per_FF\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_less\ : bit;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \counterANTPlus:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \counterANTPlus:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL tmpOE__pinButton8_net_0 : bit;
SIGNAL Net_656 : bit;
SIGNAL tmpIO_0__pinButton8_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton8_net_0 : bit;
SIGNAL tmpOE__pinButton7_net_0 : bit;
SIGNAL Net_655 : bit;
SIGNAL tmpIO_0__pinButton7_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton7_net_0 : bit;
SIGNAL tmpOE__pinButton6_net_0 : bit;
SIGNAL Net_654 : bit;
SIGNAL tmpIO_0__pinButton6_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton6_net_0 : bit;
SIGNAL tmpOE__pinButton5_net_0 : bit;
SIGNAL Net_482 : bit;
SIGNAL tmpIO_0__pinButton5_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton5_net_0 : bit;
SIGNAL tmpOE__pinDMK_net_0 : bit;
SIGNAL tmpFB_0__pinDMK_net_0 : bit;
SIGNAL tmpIO_0__pinDMK_net_0 : bit;
TERMINAL tmpSIOVREF__pinDMK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinDMK_net_0 : bit;
SIGNAL Net_530 : bit;
SIGNAL tmpOE__pinButton4_net_0 : bit;
SIGNAL Net_529 : bit;
SIGNAL tmpIO_0__pinButton4_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton4_net_0 : bit;
SIGNAL tmpOE__pinButton3_net_0 : bit;
SIGNAL Net_528 : bit;
SIGNAL tmpIO_0__pinButton3_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton3_net_0 : bit;
SIGNAL \PWMPulseCapture:PWMUDB:km_run\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:control_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:trig_last\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:trig_out\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_enable\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:tc_i\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:min_kill\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_kill\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:km_tc\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:db_tc\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:status_0\ : bit;
SIGNAL \PWMPulseCapture:Net_55\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_capture\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:nc2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:nc3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:nc1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:nc4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:nc5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:nc6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:nc7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMPulseCapture:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMPulseCapture:PWMUDB:compare1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:compare2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMPulseCapture:Net_101\ : bit;
SIGNAL \PWMPulseCapture:Net_96\ : bit;
SIGNAL Net_837 : bit;
SIGNAL Net_838 : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_682 : bit;
SIGNAL Net_836 : bit;
SIGNAL \PWMPulseCapture:Net_113\ : bit;
SIGNAL \PWMPulseCapture:Net_107\ : bit;
SIGNAL \PWMPulseCapture:Net_114\ : bit;
SIGNAL tmpOE__pinButton2_net_0 : bit;
SIGNAL Net_527 : bit;
SIGNAL tmpIO_0__pinButton2_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton2_net_0 : bit;
SIGNAL tmpOE__pinButton1_net_0 : bit;
SIGNAL Net_526 : bit;
SIGNAL tmpIO_0__pinButton1_net_0 : bit;
TERMINAL tmpSIOVREF__pinButton1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinButton1_net_0 : bit;
SIGNAL \statusButton:status_0\ : bit;
SIGNAL \statusButton:status_1\ : bit;
SIGNAL \statusButton:status_2\ : bit;
SIGNAL \statusButton:status_3\ : bit;
SIGNAL \statusButton:status_4\ : bit;
SIGNAL \statusButton:status_5\ : bit;
SIGNAL \statusButton:status_6\ : bit;
SIGNAL \statusButton:status_7\ : bit;
SIGNAL \shiftregReceiver:bSR:load_reg\\D\ : bit;
SIGNAL \shiftregSender:bSR:load_reg\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \counterPolarC:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \counterPolarS:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \counterANTPlus:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMPulseCapture:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\shiftregSender:bSR:status_0\ <= ((not \shiftregSender:bSR:load_reg\ and Net_423));

Net_492 <= (not Net_423);

\counterPolarC:CounterUDB:hwCapture\ <= ((not \counterPolarC:CounterUDB:prevCapture\ and Net_749));

\counterPolarC:CounterUDB:status_0\ <= ((not \counterPolarC:CounterUDB:prevCompare\ and \counterPolarC:CounterUDB:cmp_out_i\));

\counterPolarC:CounterUDB:status_2\ <= ((not \counterPolarC:CounterUDB:overflow_reg_i\ and \counterPolarC:CounterUDB:per_equal\));

\counterPolarC:CounterUDB:count_enable\ <= ((not \counterPolarC:CounterUDB:count_stored_i\ and Net_629 and \counterPolarC:CounterUDB:control_7\));

\counterPolarS:CounterUDB:hwCapture\ <= ((not \counterPolarS:CounterUDB:prevCapture\ and Net_749));

\counterPolarS:CounterUDB:status_0\ <= ((not \counterPolarS:CounterUDB:cmp_less\ and not \counterPolarS:CounterUDB:prevCompare\));

\counterPolarS:CounterUDB:status_2\ <= ((not \counterPolarS:CounterUDB:overflow_reg_i\ and \counterPolarS:CounterUDB:per_equal\));

\counterPolarS:CounterUDB:cmp_out_i\ <= (not \counterPolarS:CounterUDB:cmp_less\);

\counterPolarS:CounterUDB:count_enable\ <= ((not \counterPolarS:CounterUDB:count_stored_i\ and Net_371 and \counterPolarS:CounterUDB:control_7\));

\counterANTPlus:CounterUDB:hwCapture\ <= ((not \counterANTPlus:CounterUDB:prevCapture\ and Net_749));

\counterANTPlus:CounterUDB:reload\ <= ((not \counterANTPlus:CounterUDB:prevCapture\ and Net_749)
	OR \counterANTPlus:CounterUDB:per_equal\);

\counterANTPlus:CounterUDB:status_0\ <= ((not \counterANTPlus:CounterUDB:prevCompare\ and \counterANTPlus:CounterUDB:cmp_out_i\));

\counterANTPlus:CounterUDB:status_2\ <= ((not \counterANTPlus:CounterUDB:overflow_reg_i\ and \counterANTPlus:CounterUDB:per_equal\));

\counterANTPlus:CounterUDB:count_enable\ <= ((not \counterANTPlus:CounterUDB:count_stored_i\ and Net_382 and \counterANTPlus:CounterUDB:control_7\));

\PWMPulseCapture:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMPulseCapture:PWMUDB:tc_i\);

\PWMPulseCapture:PWMUDB:dith_count_1\\D\ <= ((not \PWMPulseCapture:PWMUDB:dith_count_1\ and \PWMPulseCapture:PWMUDB:tc_i\ and \PWMPulseCapture:PWMUDB:dith_count_0\)
	OR (not \PWMPulseCapture:PWMUDB:dith_count_0\ and \PWMPulseCapture:PWMUDB:dith_count_1\)
	OR (not \PWMPulseCapture:PWMUDB:tc_i\ and \PWMPulseCapture:PWMUDB:dith_count_1\));

\PWMPulseCapture:PWMUDB:dith_count_0\\D\ <= ((not \PWMPulseCapture:PWMUDB:dith_count_0\ and \PWMPulseCapture:PWMUDB:tc_i\)
	OR (not \PWMPulseCapture:PWMUDB:tc_i\ and \PWMPulseCapture:PWMUDB:dith_count_0\));

\PWMPulseCapture:PWMUDB:cmp1_status\ <= ((not \PWMPulseCapture:PWMUDB:prevCompare1\ and not \PWMPulseCapture:PWMUDB:cmp1_less\));

\PWMPulseCapture:PWMUDB:status_2\ <= ((\PWMPulseCapture:PWMUDB:runmode_enable\ and \PWMPulseCapture:PWMUDB:tc_i\));

\PWMPulseCapture:PWMUDB:pwm_i\ <= ((not \PWMPulseCapture:PWMUDB:cmp1_less\ and \PWMPulseCapture:PWMUDB:runmode_enable\));

\PWMPulseCapture:PWMUDB:cmp1\ <= (not \PWMPulseCapture:PWMUDB:cmp1_less\);

\shiftregReceiver:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\shiftregReceiver:bSR:clk_fin\);
\shiftregReceiver:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\shiftregReceiver:bSR:clk_fin\,
		control=>(\shiftregReceiver:bSR:control_7\, \shiftregReceiver:bSR:control_6\, \shiftregReceiver:bSR:control_5\, \shiftregReceiver:bSR:control_4\,
			\shiftregReceiver:bSR:control_3\, \shiftregReceiver:bSR:control_2\, \shiftregReceiver:bSR:control_1\, \shiftregReceiver:bSR:ctrl_clk_enable\));
\shiftregReceiver:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\shiftregReceiver:bSR:clk_fin\,
		status=>(\shiftregReceiver:bSR:status_6\, \shiftregReceiver:bSR:status_5\, \shiftregReceiver:bSR:status_4\, \shiftregReceiver:bSR:status_3\,
			zero, Net_423, zero),
		interrupt=>Net_106);
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\shiftregReceiver:bSR:clk_fin\,
		cs_addr=>(\shiftregReceiver:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_56,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_423,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\shiftregReceiver:bSR:so_8\,
		f0_bus_stat=>\shiftregReceiver:bSR:status_4\,
		f0_blk_stat=>\shiftregReceiver:bSR:status_3\,
		f1_bus_stat=>\shiftregReceiver:bSR:status_6\,
		f1_blk_stat=>\shiftregReceiver:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\shiftregSender:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\shiftregSender:bSR:clk_fin\);
\shiftregSender:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\shiftregSender:bSR:clk_fin\,
		control=>(\shiftregSender:bSR:control_7\, \shiftregSender:bSR:control_6\, \shiftregSender:bSR:control_5\, \shiftregSender:bSR:control_4\,
			\shiftregSender:bSR:control_3\, \shiftregSender:bSR:control_2\, \shiftregSender:bSR:control_1\, \shiftregSender:bSR:ctrl_clk_enable\));
\shiftregSender:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\shiftregSender:bSR:clk_fin\,
		status=>(\shiftregSender:bSR:status_6\, \shiftregSender:bSR:status_5\, \shiftregSender:bSR:status_4\, \shiftregSender:bSR:status_3\,
			zero, zero, \shiftregSender:bSR:status_0\),
		interrupt=>Net_71);
\shiftregSender:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\shiftregSender:bSR:clk_fin\,
		cs_addr=>(\shiftregSender:bSR:ctrl_clk_enable\, \shiftregSender:bSR:status_0\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_415,
		f0_bus_stat=>\shiftregSender:bSR:status_4\,
		f0_blk_stat=>\shiftregSender:bSR:status_3\,
		f1_bus_stat=>\shiftregSender:bSR:status_6\,
		f1_blk_stat=>\shiftregSender:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
clockShift:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d5246f6b-7add-484d-9181-bc2fa6f26296",
		source_clock_id=>"EC9D9168-D68F-4573-AC21-F93D3BF005CD",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_32,
		dig_domain_out=>open);
isrLoadInt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_71);
\counterShift:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_32,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_423,
		compare=>\counterShift:Net_47\,
		interrupt=>\counterShift:Net_42\);
isrStoreInt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_106);
\lcdDisplay:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"315cce41-810d-4a10-b718-f8089c652b3e/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\lcdDisplay:tmpFB_6__LCDPort_net_6\, \lcdDisplay:tmpFB_6__LCDPort_net_5\, \lcdDisplay:tmpFB_6__LCDPort_net_4\, \lcdDisplay:tmpFB_6__LCDPort_net_3\,
			\lcdDisplay:tmpFB_6__LCDPort_net_2\, \lcdDisplay:tmpFB_6__LCDPort_net_1\, \lcdDisplay:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\lcdDisplay:tmpIO_6__LCDPort_net_6\, \lcdDisplay:tmpIO_6__LCDPort_net_5\, \lcdDisplay:tmpIO_6__LCDPort_net_4\, \lcdDisplay:tmpIO_6__LCDPort_net_3\,
			\lcdDisplay:tmpIO_6__LCDPort_net_2\, \lcdDisplay:tmpIO_6__LCDPort_net_1\, \lcdDisplay:tmpIO_6__LCDPort_net_0\),
		siovref=>(\lcdDisplay:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\lcdDisplay:tmpINTERRUPT_0__LCDPort_net_0\);
pinCalibrateOut:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_415,
		fb=>(tmpFB_0__pinCalibrateOut_net_0),
		analog=>(open),
		io=>(tmpIO_0__pinCalibrateOut_net_0),
		siovref=>(tmpSIOVREF__pinCalibrateOut_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinCalibrateOut_net_0);
pinCalibrateIn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"417e9928-cb12-467a-b60d-56dce6bc7aef",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_56,
		analog=>(open),
		io=>(tmpIO_0__pinCalibrateIn_net_0),
		siovref=>(tmpSIOVREF__pinCalibrateIn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinCalibrateIn_net_0);
pinClock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"045016d7-aa9d-4001-ae02-89d77d0779a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_32,
		fb=>(tmpFB_0__pinClock_net_0),
		analog=>(open),
		io=>(tmpIO_0__pinClock_net_0),
		siovref=>(tmpSIOVREF__pinClock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinClock_net_0);
pinShift_Load:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe3c8edd-e8c6-4b8f-8f64-53389040c863",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_492,
		fb=>(tmpFB_0__pinShift_Load_net_0),
		analog=>(open),
		io=>(tmpIO_0__pinShift_Load_net_0),
		siovref=>(tmpSIOVREF__pinShift_Load_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinShift_Load_net_0);
pinPolarC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__pinPolarC_net_0),
		analog=>Net_426,
		io=>(tmpIO_0__pinPolarC_net_0),
		siovref=>(tmpSIOVREF__pinPolarC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinPolarC_net_0);
pinPolarS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c69b1bb-7cd3-4fb3-9e58-5fb6184f85bc",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__pinPolarS_net_0),
		analog=>Net_427,
		io=>(tmpIO_0__pinPolarS_net_0),
		siovref=>(tmpSIOVREF__pinPolarS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinPolarS_net_0);
pinPolarCLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1bd4cec2-4d87-47e8-87f5-7902d9deccda",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_629,
		analog=>Net_300,
		io=>(tmpIO_0__pinPolarCLED_net_0),
		siovref=>(tmpSIOVREF__pinPolarCLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinPolarCLED_net_0);
pinPolarSLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2828eae-4349-4cda-83cb-f3566d054602",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_371,
		analog=>Net_302,
		io=>(tmpIO_0__pinPolarSLED_net_0),
		siovref=>(tmpSIOVREF__pinPolarSLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinPolarSLED_net_0);
\pgaPolarC:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\pgaPolarC:Net_17\,
		vin=>Net_426,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\pgaPolarC:Net_41\,
		vout=>Net_300);
\pgaPolarC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pgaPolarC:Net_17\,
		signal2=>\pgaPolarC:Net_75\);
\pgaPolarC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pgaPolarC:Net_75\);
\pgaPolarS:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\pgaPolarS:Net_17\,
		vin=>Net_427,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\pgaPolarS:Net_41\,
		vout=>Net_302);
\pgaPolarS:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pgaPolarS:Net_17\,
		signal2=>\pgaPolarS:Net_75\);
\pgaPolarS:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pgaPolarS:Net_75\);
pinANTPlus:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7af6e164-9954-40be-a014-47dc777c99d7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__pinANTPlus_net_0),
		analog=>Net_430,
		io=>(tmpIO_0__pinANTPlus_net_0),
		siovref=>(tmpSIOVREF__pinANTPlus_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinANTPlus_net_0);
pinANTPlusLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4856e26-7a4b-4d54-8ef6-9933592017d1",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_382,
		analog=>Net_304,
		io=>(tmpIO_0__pinANTPlusLED_net_0),
		siovref=>(tmpSIOVREF__pinANTPlusLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinANTPlusLED_net_0);
\pgaANTPlus:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\pgaANTPlus:Net_17\,
		vin=>Net_430,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\pgaANTPlus:Net_41\,
		vout=>Net_304);
\pgaANTPlus:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pgaANTPlus:Net_17\,
		signal2=>\pgaANTPlus:Net_75\);
\pgaANTPlus:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pgaANTPlus:Net_75\);
\counterPolarC:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\);
\counterPolarC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterPolarC:CounterUDB:Clk_Ctl_i\);
\counterPolarC:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\counterPolarC:CounterUDB:Clk_Ctl_i\,
		control=>(\counterPolarC:CounterUDB:control_7\, \counterPolarC:CounterUDB:control_6\, \counterPolarC:CounterUDB:control_5\, \counterPolarC:CounterUDB:control_4\,
			\counterPolarC:CounterUDB:control_3\, \counterPolarC:CounterUDB:control_2\, \counterPolarC:CounterUDB:control_1\, \counterPolarC:CounterUDB:control_0\));
\counterPolarC:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		status=>(\counterPolarC:CounterUDB:status_6\, \counterPolarC:CounterUDB:status_5\, \counterPolarC:CounterUDB:hwCapture\, zero,
			\counterPolarC:CounterUDB:status_2\, \counterPolarC:CounterUDB:status_1\, \counterPolarC:CounterUDB:status_0\),
		interrupt=>\counterPolarC:Net_43\);
\counterPolarC:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \counterPolarC:CounterUDB:count_enable\, \counterPolarC:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\counterPolarC:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\counterPolarC:CounterUDB:per_equal\,
		cl0=>\counterPolarC:CounterUDB:nc42\,
		z0=>\counterPolarC:CounterUDB:status_1\,
		ff0=>\counterPolarC:CounterUDB:per_FF\,
		ce1=>\counterPolarC:CounterUDB:cmp_out_i\,
		cl1=>\counterPolarC:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\counterPolarC:CounterUDB:status_6\,
		f0_blk_stat=>\counterPolarC:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
clockPulseCount:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f26e135-f3a2-46f0-b437-9b172afddc52",
		source_clock_id=>"EC9D9168-D68F-4573-AC21-F93D3BF005CD",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_586,
		dig_domain_out=>open);
\counterPolarS:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\);
\counterPolarS:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterPolarS:CounterUDB:Clk_Ctl_i\);
\counterPolarS:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\counterPolarS:CounterUDB:Clk_Ctl_i\,
		control=>(\counterPolarS:CounterUDB:control_7\, \counterPolarS:CounterUDB:control_6\, \counterPolarS:CounterUDB:control_5\, \counterPolarS:CounterUDB:control_4\,
			\counterPolarS:CounterUDB:control_3\, \counterPolarS:CounterUDB:control_2\, \counterPolarS:CounterUDB:control_1\, \counterPolarS:CounterUDB:control_0\));
\counterPolarS:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		status=>(\counterPolarS:CounterUDB:status_6\, \counterPolarS:CounterUDB:status_5\, \counterPolarS:CounterUDB:hwCapture\, zero,
			\counterPolarS:CounterUDB:status_2\, \counterPolarS:CounterUDB:status_1\, \counterPolarS:CounterUDB:status_0\),
		interrupt=>\counterPolarS:Net_43\);
\counterPolarS:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \counterPolarS:CounterUDB:count_enable\, \counterPolarS:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\counterPolarS:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\counterPolarS:CounterUDB:per_equal\,
		cl0=>\counterPolarS:CounterUDB:nc42\,
		z0=>\counterPolarS:CounterUDB:status_1\,
		ff0=>\counterPolarS:CounterUDB:per_FF\,
		ce1=>\counterPolarS:CounterUDB:cmp_equal\,
		cl1=>\counterPolarS:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\counterPolarS:CounterUDB:status_6\,
		f0_blk_stat=>\counterPolarS:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\counterANTPlus:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\);
\counterANTPlus:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\counterANTPlus:CounterUDB:Clk_Ctl_i\);
\counterANTPlus:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\counterANTPlus:CounterUDB:Clk_Ctl_i\,
		control=>(\counterANTPlus:CounterUDB:control_7\, \counterANTPlus:CounterUDB:control_6\, \counterANTPlus:CounterUDB:control_5\, \counterANTPlus:CounterUDB:control_4\,
			\counterANTPlus:CounterUDB:control_3\, \counterANTPlus:CounterUDB:control_2\, \counterANTPlus:CounterUDB:control_1\, \counterANTPlus:CounterUDB:control_0\));
\counterANTPlus:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		status=>(\counterANTPlus:CounterUDB:status_6\, \counterANTPlus:CounterUDB:status_5\, \counterANTPlus:CounterUDB:hwCapture\, zero,
			\counterANTPlus:CounterUDB:status_2\, \counterANTPlus:CounterUDB:status_1\, \counterANTPlus:CounterUDB:status_0\),
		interrupt=>\counterANTPlus:Net_43\);
\counterANTPlus:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \counterANTPlus:CounterUDB:count_enable\, \counterANTPlus:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\counterANTPlus:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\counterANTPlus:CounterUDB:per_equal\,
		cl0=>\counterANTPlus:CounterUDB:nc42\,
		z0=>\counterANTPlus:CounterUDB:status_1\,
		ff0=>\counterANTPlus:CounterUDB:per_FF\,
		ce1=>\counterANTPlus:CounterUDB:cmp_out_i\,
		cl1=>\counterANTPlus:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\counterANTPlus:CounterUDB:status_6\,
		f0_blk_stat=>\counterANTPlus:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
pinButton8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c8f67f4-bcb7-4ed7-9a48-280f3b28c760",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_656,
		analog=>(open),
		io=>(tmpIO_0__pinButton8_net_0),
		siovref=>(tmpSIOVREF__pinButton8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton8_net_0);
pinButton7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8075a626-9fab-4e08-9aad-8edcaf2b1468",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_655,
		analog=>(open),
		io=>(tmpIO_0__pinButton7_net_0),
		siovref=>(tmpSIOVREF__pinButton7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton7_net_0);
pinButton6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dca00cfc-dda6-4499-a362-8c4b6efd283e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_654,
		analog=>(open),
		io=>(tmpIO_0__pinButton6_net_0),
		siovref=>(tmpSIOVREF__pinButton6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton6_net_0);
pinButton5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94dbae5f-f8c3-4f17-8ec3-2d5b95193a64",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_482,
		analog=>(open),
		io=>(tmpIO_0__pinButton5_net_0),
		siovref=>(tmpSIOVREF__pinButton5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton5_net_0);
pinDMK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67bc599a-2c10-4beb-9587-91bbec764570",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__pinDMK_net_0),
		analog=>(open),
		io=>(tmpIO_0__pinDMK_net_0),
		siovref=>(tmpSIOVREF__pinDMK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinDMK_net_0);
clockButtonRead:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d827e9f5-6de9-47e5-b914-bb8474709934",
		source_clock_id=>"EC9D9168-D68F-4573-AC21-F93D3BF005CD",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_530,
		dig_domain_out=>open);
pinButton4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d140794-c225-4851-987b-1af8f8f92782",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_529,
		analog=>(open),
		io=>(tmpIO_0__pinButton4_net_0),
		siovref=>(tmpSIOVREF__pinButton4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton4_net_0);
pinButton3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a74aaa86-92c8-43ac-8104-a2f709270676",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_528,
		analog=>(open),
		io=>(tmpIO_0__pinButton3_net_0),
		siovref=>(tmpSIOVREF__pinButton3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton3_net_0);
\PWMPulseCapture:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_586,
		enable=>one,
		clock_out=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\);
\PWMPulseCapture:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMPulseCapture:PWMUDB:control_7\, \PWMPulseCapture:PWMUDB:control_6\, \PWMPulseCapture:PWMUDB:control_5\, \PWMPulseCapture:PWMUDB:control_4\,
			\PWMPulseCapture:PWMUDB:control_3\, \PWMPulseCapture:PWMUDB:control_2\, \PWMPulseCapture:PWMUDB:control_1\, \PWMPulseCapture:PWMUDB:control_0\));
\PWMPulseCapture:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMPulseCapture:PWMUDB:status_5\, zero, \PWMPulseCapture:PWMUDB:status_3\,
			\PWMPulseCapture:PWMUDB:status_2\, \PWMPulseCapture:PWMUDB:status_1\, \PWMPulseCapture:PWMUDB:status_0\),
		interrupt=>Net_682);
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMPulseCapture:PWMUDB:tc_i\, \PWMPulseCapture:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMPulseCapture:PWMUDB:nc2\,
		cl0=>\PWMPulseCapture:PWMUDB:nc3\,
		z0=>\PWMPulseCapture:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMPulseCapture:PWMUDB:nc4\,
		cl1=>\PWMPulseCapture:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMPulseCapture:PWMUDB:nc6\,
		f1_blk_stat=>\PWMPulseCapture:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMPulseCapture:PWMUDB:tc_i\, \PWMPulseCapture:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMPulseCapture:PWMUDB:cmp1_eq\,
		cl0=>\PWMPulseCapture:PWMUDB:cmp1_less\,
		z0=>\PWMPulseCapture:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMPulseCapture:PWMUDB:cmp2_eq\,
		cl1=>\PWMPulseCapture:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMPulseCapture:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMPulseCapture:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_1\, \PWMPulseCapture:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMPulseCapture:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
isrPulseCapture:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_682);
pinButton2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f51e14e-4930-443d-a469-6d9ff99bf5e8",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_527,
		analog=>(open),
		io=>(tmpIO_0__pinButton2_net_0),
		siovref=>(tmpSIOVREF__pinButton2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton2_net_0);
pinButton1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_526,
		analog=>(open),
		io=>(tmpIO_0__pinButton1_net_0),
		siovref=>(tmpSIOVREF__pinButton1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinButton1_net_0);
\statusButton:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_530,
		status=>(Net_656, Net_655, Net_654, Net_482,
			Net_529, Net_528, Net_527, Net_526));
\shiftregReceiver:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\shiftregReceiver:bSR:clk_fin\,
		q=>\shiftregReceiver:bSR:load_reg\);
\shiftregSender:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_423,
		clk=>\shiftregSender:bSR:clk_fin\,
		q=>\shiftregSender:bSR:load_reg\);
\counterPolarC:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_749,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:prevCapture\);
\counterPolarC:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarC:CounterUDB:per_equal\,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:overflow_reg_i\);
\counterPolarC:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:underflow_reg_i\);
\counterPolarC:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarC:CounterUDB:per_equal\,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:tc_reg_i\);
\counterPolarC:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\counterPolarC:CounterUDB:cmp_out_i\,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:prevCompare\);
\counterPolarC:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarC:CounterUDB:cmp_out_i\,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:cmp_out_reg_i\);
\counterPolarC:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_629,
		clk=>\counterPolarC:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarC:CounterUDB:count_stored_i\);
\counterPolarS:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_749,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:prevCapture\);
\counterPolarS:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarS:CounterUDB:per_equal\,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:overflow_reg_i\);
\counterPolarS:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:underflow_reg_i\);
\counterPolarS:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarS:CounterUDB:per_equal\,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:tc_reg_i\);
\counterPolarS:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\counterPolarS:CounterUDB:cmp_out_i\,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:prevCompare\);
\counterPolarS:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\counterPolarS:CounterUDB:cmp_out_i\,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:cmp_out_reg_i\);
\counterPolarS:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_371,
		clk=>\counterPolarS:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterPolarS:CounterUDB:count_stored_i\);
\counterANTPlus:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_749,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:prevCapture\);
\counterANTPlus:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\counterANTPlus:CounterUDB:per_equal\,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:overflow_reg_i\);
\counterANTPlus:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:underflow_reg_i\);
\counterANTPlus:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\counterANTPlus:CounterUDB:per_equal\,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:tc_reg_i\);
\counterANTPlus:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\counterANTPlus:CounterUDB:cmp_out_i\,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:prevCompare\);
\counterANTPlus:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\counterANTPlus:CounterUDB:cmp_out_i\,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:cmp_out_reg_i\);
\counterANTPlus:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_382,
		clk=>\counterANTPlus:CounterUDB:ClockOutFromEnBlock\,
		q=>\counterANTPlus:CounterUDB:count_stored_i\);
\PWMPulseCapture:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:min_kill_reg\);
\PWMPulseCapture:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:prevCapture\);
\PWMPulseCapture:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:trig_last\);
\PWMPulseCapture:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:runmode_enable\);
\PWMPulseCapture:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:sc_kill_tmp\);
\PWMPulseCapture:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:ltch_kill_reg\);
\PWMPulseCapture:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:dith_count_1\);
\PWMPulseCapture:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:dith_count_0\);
\PWMPulseCapture:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:cmp1\,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:prevCompare1\);
\PWMPulseCapture:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:status_0\);
\PWMPulseCapture:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:status_1\);
\PWMPulseCapture:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:status_5\);
\PWMPulseCapture:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:pwm_i\,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_749);
\PWMPulseCapture:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:pwm1_i_reg\);
\PWMPulseCapture:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:pwm2_i_reg\);
\PWMPulseCapture:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMPulseCapture:PWMUDB:status_2\,
		clk=>\PWMPulseCapture:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMPulseCapture:PWMUDB:tc_i_reg\);

END R_T_L;
