#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 24 02:42:38 2023
# Process ID: 3708
# Current directory: G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.runs/synth_1/main.vds
# Journal file: G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 361.629 ; gain = 100.133
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near | [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:55]
ERROR: [Synth 8-2715] syntax error near srl [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:55]
ERROR: [Synth 8-2715] syntax error near ; [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:55]
ERROR: [Synth 8-2778] type error near quotient ; expected type bit_vector [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:57]
ERROR: [Synth 8-944] 0 definitions of operator "or" match here [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:57]
ERROR: [Synth 8-944] 0 definitions of operator "sll" match here [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:61]
ERROR: [Synth 8-944] 0 definitions of operator "not" match here [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:61]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [G:/Misc/School/Year_4/2nd Semester/VLSI/project/VLSI_Project/VLSI_Project.srcs/sources_1/new/efficient_eight_bit_divider.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 416.078 ; gain = 154.582
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 02:42:47 2023...
