<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUCallLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUCallLowering.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUCallLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">///</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// This file implements the lowering of LLVM calls to machine code calls for</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// GlobalISel.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">///</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SIISelLowering_8h.html">SIISelLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2CodeGen_2Analysis_8h.html">llvm/CodeGen/Analysis.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">struct </span>OutgoingArgHandler : <span class="keyword">public</span> <a class="code hl_struct" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  OutgoingArgHandler(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB, <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>      : ValueHandler(MIRBuilder, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AssignFn), MIB(MIB) {}</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a8cf3b3253ea3b01d94c3d32a9f3255d2">getStackAddress</a>(uint64_t <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int64_t Offset,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                           <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  }</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a10ffe425246d2a0c93b4f965ca3188c9">assignValueToAddress</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr, uint64_t <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                            <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code hl_class" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  }</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a19405517f215a830f04e56092d7aca05">assignValueToReg</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PhysReg,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                        <a class="code hl_class" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">addUse</a>(PhysReg);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    MIRBuilder.buildCopy(PhysReg, ValVReg);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  }</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1CallLowering_1_1ValueHandler.html#ae5769cfccf17844cb73377d4ff72c7bc">assignArg</a>(<span class="keywordtype">unsigned</span> ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                 <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1CallLowering_1_1ArgInfo.html">CallLowering::ArgInfo</a> &amp;Info,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>                 <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3a9dfdb97256f852bc20bf27cfaa27c4">AssignFn</a>(ValNo, ValVT, LocVT, LocInfo, <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Flags, State);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  }</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>};</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>}</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">   66</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">AMDGPUCallLowering::AMDGPUCallLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> &amp;TLI)</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  : <a class="code hl_class" href="classllvm_1_1CallLowering.html">CallLowering</a>(&amp;TLI) {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>}</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#ad22e17b83bc2178b5af3ce15a398f7ba">   70</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#ad22e17b83bc2178b5af3ce15a398f7ba">AMDGPUCallLowering::lowerReturn</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Val,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">setIfReturnsVoid</a>(!Val);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">if</span> (!Val) {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_ENDPGM).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  }</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg = VRegs[0];</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>();</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keyword">auto</span> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv()))</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> &amp;TLI = *getTLI&lt;AMDGPUTargetLowering&gt;();</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 4&gt;</a> SplitVTs;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t, 4&gt;</a> Offsets;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_struct" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg{VReg, Val-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a0344a49526443edf90cc0aef3abd3337">getType</a>()};</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_function" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(OrigArg, <a class="code hl_enumvalue" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, DL, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_function" href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">ComputeValueVTs</a>(TLI, DL, OrigArg.Ty, SplitVTs, &amp;Offsets, 0);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> SplitArgs;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a81edf248a0201c9944415f0b3268422c">CCAssignFnForReturn</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <span class="keyword">false</span>);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Offsets.size(); i != e; ++i) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *SplitTy = SplitVTs[i].getTypeForEVT(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    SplitArgs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>({VRegs[i], SplitTy, OrigArg.Flags, OrigArg.IsFixed});</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  }</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="keyword">auto</span> RetInstr = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(AMDGPU::SI_RETURN_TO_EPILOG);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  OutgoingArgHandler Handler(MIRBuilder, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RetInstr, AssignFn);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1CallLowering.html#a65b29e98cd5d3a790a3b460d5345b27b">handleAssignments</a>(MIRBuilder, SplitArgs, Handler))</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(RetInstr);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>}</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AMDGPUCallLowering::lowerParameterPtr(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                                               <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *ParamTy,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                               uint64_t Offset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>();</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_class" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = <a class="code hl_function" href="classllvm_1_1IntervalMapImpl_1_1NodeRef.html#a72f4d80e311bbd788942cedb25e0ff4e">PointerType::get</a>(ParamTy, <a class="code hl_enumvalue" href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrType = <a class="code hl_function" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*PtrTy, DL);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(PtrType);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> KernArgSegmentPtr =</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code hl_enumvalue" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> KernArgSegmentVReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getLiveInVirtReg(KernArgSegmentPtr);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64));</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(OffsetReg, Offset);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acdf9ff6c539b6eb2c529c9fbc931ca06">buildGEP</a>(DstReg, KernArgSegmentVReg, OffsetReg);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordflow">return</span> DstReg;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>}</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="keywordtype">void</span> AMDGPUCallLowering::lowerParameter(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                                        <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *ParamTy, uint64_t Offset,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                                        <span class="keywordtype">unsigned</span> Align,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>();</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <a class="code hl_class" href="classPointerType.html">PointerType</a> *PtrTy = <a class="code hl_function" href="classllvm_1_1IntervalMapImpl_1_1NodeRef.html#a72f4d80e311bbd788942cedb25e0ff4e">PointerType::get</a>(ParamTy, <a class="code hl_enumvalue" href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code hl_function" href="classllvm_1_1IntervalMapImpl_1_1NodeRef.html#a72f4d80e311bbd788942cedb25e0ff4e">UndefValue::get</a>(PtrTy));</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordtype">unsigned</span> TypeSize = DL.<a class="code hl_function" href="classllvm_1_1DataLayout.html#a103c3d5340ccb7f3b7d3e1a4cdb92312">getTypeStoreSize</a>(ParamTy);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PtrReg = lowerParameterPtr(MIRBuilder, ParamTy, Offset);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO =</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                       <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081">MachineMemOperand::MONonTemporal</a> |</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                       <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                       TypeSize, Align);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(DstReg, PtrReg, *MMO);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a9ed28c741309e65c0f43074e851658de">  159</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a9ed28c741309e65c0f43074e851658de">findFirstFreeSGPR</a>(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keywordtype">unsigned</span> NumSGPRs = AMDGPU::SGPR_32RegClass.getNumRegs();</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg &lt; NumSGPRs; ++Reg) {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">if</span> (!CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(AMDGPU::SGPR0 + Reg)) {</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      <span class="keywordflow">return</span> AMDGPU::SGPR0 + Reg;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  }</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot allocate sgpr&quot;</span>);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>}</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a27608234a0aa2c3f1c5a564d6ae736c7">  169</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a27608234a0aa2c3f1c5a564d6ae736c7">allocateSpecialEntryInputVGPRs</a>(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                                           <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                           <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;Info) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkItemIDX()) {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = AMDGPU::VGPR0;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.setWorkItemIDX(<a class="code hl_function" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkItemIDY()) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = AMDGPU::VGPR1;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.setWorkItemIDY(<a class="code hl_function" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  }</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkItemIDZ()) {</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = AMDGPU::VGPR2;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.setWorkItemIDZ(<a class="code hl_function" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>}</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Allocate special inputs passed in user SGPRs.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#aeb74044958782947f2b68f5e0d22d881">  202</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#aeb74044958782947f2b68f5e0d22d881">allocateHSAUserSGPRs</a>(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                                 <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                                 <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                 <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;Info) {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasPrivateSegmentBuffer()) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordtype">unsigned</span> PrivateSegmentBufferReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addPrivateSegmentBuffer(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(PrivateSegmentBufferReg, &amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(PrivateSegmentBufferReg);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasDispatchPtr()) {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordtype">unsigned</span> DispatchPtrReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addDispatchPtr(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchPtrReg);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  }</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasQueuePtr()) {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keywordtype">unsigned</span> QueuePtrReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addQueuePtr(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(QueuePtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(QueuePtrReg);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasKernargSegmentPtr()) {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> InputPtrReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addKernargSegmentPtr(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> P4 = <a class="code hl_typedef" href="classllvm_1_1AllocatorList.html#afacbf3d6b740db0fd339309db9eb347d">LLT::pointer</a>(<a class="code hl_enumvalue" href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(P4);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.addLiveIn(InputPtrReg, VReg);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>().<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">addLiveIn</a>(InputPtrReg);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(VReg, InputPtrReg);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(InputPtrReg);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  }</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasDispatchID()) {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordtype">unsigned</span> DispatchIDReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addDispatchID(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchIDReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchIDReg);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  }</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasFlatScratchInit()) {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <span class="keywordtype">unsigned</span> FlatScratchInitReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addFlatScratchInit(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(FlatScratchInitReg);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">// these from the dispatch pointer.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>}</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a171a100998b12d29dd49a71ad1c00756">  253</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a171a100998b12d29dd49a71ad1c00756">allocateSystemSGPRs</a>(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                                <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                                <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;Info,</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                                <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                                <span class="keywordtype">bool</span> IsShader) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkGroupIDX()) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addWorkGroupIDX();</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SReg_32_XM0RegClass), S32);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  }</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkGroupIDY()) {</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addWorkGroupIDY();</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SReg_32_XM0RegClass), S32);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  }</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkGroupIDZ()) {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addWorkGroupIDZ();</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SReg_32_XM0RegClass), S32);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasWorkGroupInfo()) {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addWorkGroupInfo();</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SReg_32_XM0RegClass), S32);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  }</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasPrivateSegmentWaveByteOffset()) {</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="comment">// Scratch wave offset passed in system SGPR.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordtype">unsigned</span> PrivateSegmentWaveByteOffsetReg;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <span class="keywordflow">if</span> (IsShader) {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      PrivateSegmentWaveByteOffsetReg =</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.getPrivateSegmentWaveByteOffsetSystemSGPR();</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      <span class="comment">// This is true if the scratch wave byte offset doesn&#39;t have a fixed</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="comment">// location.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <span class="keywordflow">if</span> (PrivateSegmentWaveByteOffsetReg == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>        PrivateSegmentWaveByteOffsetReg = <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a9ed28c741309e65c0f43074e851658de">findFirstFreeSGPR</a>(CCInfo);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.setPrivateSegmentWaveByteOffset(PrivateSegmentWaveByteOffsetReg);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      PrivateSegmentWaveByteOffsetReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addPrivateSegmentWaveByteOffset();</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(PrivateSegmentWaveByteOffsetReg, &amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(PrivateSegmentWaveByteOffsetReg);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  }</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>}</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a3b4f6b1fbffb50d19d2cc5a56163f357">  307</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a3b4f6b1fbffb50d19d2cc5a56163f357">AMDGPUCallLowering::lowerFormalArgumentsKernel</a>(</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget = &amp;MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getRegisterInfo();</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg(), MF, ArgLocs, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#aeb74044958782947f2b68f5e0d22d881">allocateHSAUserSGPRs</a>(CCInfo, MIRBuilder, MF, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordtype">unsigned</span> i = 0;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> KernArgBaseAlign = 16;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BaseOffset = Subtarget-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">getExplicitKernelArgOffset</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  uint64_t ExplicitArgOffset = 0;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="comment">// TODO: Align down to dword alignment and extract bits for extending loads.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.args()) {</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *ArgTy = <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType();</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="keywordtype">unsigned</span> AllocSize = DL.<a class="code hl_function" href="classllvm_1_1DataLayout.html#abe948357e06ae5f47ca1c2d67f22cde8">getTypeAllocSize</a>(ArgTy);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordflow">if</span> (AllocSize == 0)</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keywordtype">unsigned</span> ABIAlign = DL.<a class="code hl_function" href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">getABITypeAlignment</a>(ArgTy);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    uint64_t ArgOffset = <a class="code hl_function" href="namespacellvm.html#ad39b4bf2c074c99f4e9b79c0698eeebe">alignTo</a>(ExplicitArgOffset, ABIAlign) + BaseOffset;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    ExplicitArgOffset = <a class="code hl_function" href="namespacellvm.html#ad39b4bf2c074c99f4e9b79c0698eeebe">alignTo</a>(ExplicitArgOffset, ABIAlign) + AllocSize;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> OrigArgRegs = VRegs[i];</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ArgReg =</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      OrigArgRegs.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>      ? OrigArgRegs[0]</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>      : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*ArgTy, DL));</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="keywordtype">unsigned</span> Align = <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(KernArgBaseAlign, ArgOffset);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    ArgOffset = <a class="code hl_function" href="namespacellvm.html#ad39b4bf2c074c99f4e9b79c0698eeebe">alignTo</a>(ArgOffset, DL.<a class="code hl_function" href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">getABITypeAlignment</a>(ArgTy));</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    lowerParameter(MIRBuilder, ArgTy, ArgOffset, Align, ArgReg);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="keywordflow">if</span> (OrigArgRegs.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt; 1)</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>      <a class="code hl_function" href="classllvm_1_1CallLowering.html#a52466e210e434c35abe4e5cedd02e4a4">unpackRegs</a>(OrigArgRegs, ArgReg, ArgTy, MIRBuilder);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    ++i;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  }</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a27608234a0aa2c3f1c5a564d6ae736c7">allocateSpecialEntryInputVGPRs</a>(CCInfo, MF, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a171a100998b12d29dd49a71ad1c00756">allocateSystemSGPRs</a>(CCInfo, MF, *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <span class="keyword">false</span>);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>}</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a0e29d14d935025e2c68cff161852eb03">  357</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a0e29d14d935025e2c68cff161852eb03">AMDGPUCallLowering::lowerFormalArguments</a>(</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="comment">// The infrastructure for normal calling convention lowering is essentially</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="comment">// useless for kernels. We want to avoid any kind of legalization or argument</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="comment">// splitting.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>)</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a3b4f6b1fbffb50d19d2cc5a56163f357">lowerFormalArgumentsKernel</a>(MIRBuilder, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, VRegs);</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">// AMDGPU_GS and AMDGP_HS are not supported yet.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a> ||</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>)</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getRegisterInfo();</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="keywordtype">bool</span> IsShader = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv());</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg(), MF, ArgLocs, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;hasImplicitBufferPtr()) {</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordtype">unsigned</span> ImplicitBufferPtrReg = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;addImplicitBufferPtr(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(ImplicitBufferPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    CCInfo.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(ImplicitBufferPtrReg);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  }</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="keywordtype">unsigned</span> NumArgs = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.arg_size();</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_class" href="classllvm_1_1Argument.html">Function::const_arg_iterator</a> CurOrigArg = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.arg_begin();</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> &amp;TLI = *getTLI&lt;AMDGPUTargetLowering&gt;();</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keywordtype">unsigned</span> PSInputNum = 0;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Skipped(NumArgs);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumArgs; ++i, ++CurOrigArg) {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ValEVT = TLI.<a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>(DL, CurOrigArg-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a0344a49526443edf90cc0aef3abd3337">getType</a>());</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <span class="comment">// We can only hanlde simple value types at the moment.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegs[i].<a class="code hl_function" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Can&#39;t lower into more than one register&quot;</span>);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <a class="code hl_struct" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg{VRegs[i][0], CurOrigArg-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a0344a49526443edf90cc0aef3abd3337">getType</a>()};</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <a class="code hl_function" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(OrigArg, i + 1, DL, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    Flags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab578211fc94e49ec6628ec6023f4be09">setOrigAlign</a>(DL.<a class="code hl_function" href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">getABITypeAlignment</a>(CurOrigArg-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a0344a49526443edf90cc0aef3abd3337">getType</a>()));</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a> &amp;&amp;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        !OrigArg.Flags.isInReg() &amp;&amp; !OrigArg.Flags.isByVal() &amp;&amp;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        PSInputNum &lt;= 15) {</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>      <span class="keywordflow">if</span> (CurOrigArg-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">use_empty</a>() &amp;&amp; !<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isPSInputAllocated(PSInputNum)) {</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>        Skipped.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(i);</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        ++PSInputNum;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>      }</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>      <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputAllocated(PSInputNum);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>      <span class="keywordflow">if</span> (!CurOrigArg-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">use_empty</a>())</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputEnabled(PSInputNum);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      ++PSInputNum;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    }</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code hl_function" href="classllvm_1_1AMDGPUCallLowering.html#a70806d1e9ecb34fc5de63a72e7ae79cf">CCAssignFnForCall</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(),</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                                             <span class="comment">/*IsVarArg=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordflow">if</span> (ValEVT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ElemVT = ValEVT.<a class="code hl_function" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">if</span> (!ValEVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> ValVT = ElemVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <span class="keywordtype">bool</span> Res = AssignFn(i, ValVT, ValVT, <a class="code hl_enumvalue" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>,</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>                          OrigArg.Flags, CCInfo);</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>      <span class="keywordflow">if</span> (!Res)</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> ValVT = ValEVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <span class="keywordflow">if</span> (!ValEVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <span class="keywordtype">bool</span> Res =</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>          AssignFn(i, ValVT, ValVT, <a class="code hl_enumvalue" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>, OrigArg.Flags, CCInfo);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="comment">// Fail if we don&#39;t know how to handle this type.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    }</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <a class="code hl_class" href="classllvm_1_1Argument.html">Function::const_arg_iterator</a> <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.arg_begin();</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a> ||</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, OrigArgIdx = 0;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>         OrigArgIdx != NumArgs &amp;&amp; i != ArgLocs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, ++OrigArgIdx) {</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>       <span class="keywordflow">if</span> (Skipped.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(OrigArgIdx))</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>       <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegs[OrigArgIdx].<a class="code hl_function" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>() == 1 &amp;&amp;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>              <span class="stringliteral">&quot;Can&#39;t lower into more than 1 reg&quot;</span>);</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>       <a class="code hl_class" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[i++];</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>       <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.addLiveIn(VA.<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), VRegs[OrigArgIdx][0]);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>       MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>().<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">addLiveIn</a>(VA.<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>());</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>       MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(VRegs[OrigArgIdx][0], VA.<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>());</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    }</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <a class="code hl_function" href="AMDGPUCallLowering_8cpp.html#a171a100998b12d29dd49a71ad1c00756">allocateSystemSGPRs</a>(CCInfo, MF, *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), IsShader);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  }</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a171a100998b12d29dd49a71ad1c00756"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a171a100998b12d29dd49a71ad1c00756">allocateSystemSGPRs</a></div><div class="ttdeci">static void allocateSystemSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00253">AMDGPUCallLowering.cpp:253</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a27608234a0aa2c3f1c5a564d6ae736c7"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a27608234a0aa2c3f1c5a564d6ae736c7">allocateSpecialEntryInputVGPRs</a></div><div class="ttdeci">static void allocateSpecialEntryInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00169">AMDGPUCallLowering.cpp:169</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a9ed28c741309e65c0f43074e851658de"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a9ed28c741309e65c0f43074e851658de">findFirstFreeSGPR</a></div><div class="ttdeci">static Register findFirstFreeSGPR(CCState &amp;CCInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00159">AMDGPUCallLowering.cpp:159</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_aeb74044958782947f2b68f5e0d22d881"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#aeb74044958782947f2b68f5e0d22d881">allocateHSAUserSGPRs</a></div><div class="ttdeci">static void allocateHSAUserSGPRs(CCState &amp;CCInfo, MachineIRBuilder &amp;MIRBuilder, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00202">AMDGPUCallLowering.cpp:202</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8h_html"><div class="ttname"><a href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls.</div></div>
<div class="ttc" id="aAMDGPUISelLowering_8h_html"><div class="ttname"><a href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a></div><div class="ttdoc">Interface definition of the TargetLowering class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aLowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSIISelLowering_8h_html"><div class="ttname"><a href="SIISelLowering_8h.html">SIISelLowering.h</a></div><div class="ttdoc">SI DAG Lowering interface definition.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aclassPointerType_html"><div class="ttname"><a href="classPointerType.html">PointerType</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00466">ItaniumDemangle.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a0e29d14d935025e2c68cff161852eb03"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a0e29d14d935025e2c68cff161852eb03">llvm::AMDGPUCallLowering::lowerFormalArguments</a></div><div class="ttdeci">bool lowerFormalArguments(MachineIRBuilder &amp;MIRBuilder, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt; &gt; VRegs) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by VRegs,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00357">AMDGPUCallLowering.cpp:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a3b4f6b1fbffb50d19d2cc5a56163f357"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a3b4f6b1fbffb50d19d2cc5a56163f357">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel</a></div><div class="ttdeci">bool lowerFormalArgumentsKernel(MachineIRBuilder &amp;MIRBuilder, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt; &gt; VRegs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00307">AMDGPUCallLowering.cpp:307</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a70806d1e9ecb34fc5de63a72e7ae79cf"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a70806d1e9ecb34fc5de63a72e7ae79cf">llvm::AMDGPUCallLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00893">AMDGPUISelLowering.cpp:893</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a81edf248a0201c9944415f0b3268422c"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a81edf248a0201c9944415f0b3268422c">llvm::AMDGPUCallLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00915">AMDGPUISelLowering.cpp:915</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a9dcbe3b8e2d07be27bfdd1cd6b7b8edd"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">llvm::AMDGPUCallLowering::AMDGPUCallLowering</a></div><div class="ttdeci">AMDGPUCallLowering(const AMDGPUTargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00066">AMDGPUCallLowering.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_ad22e17b83bc2178b5af3ce15a398f7ba"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#ad22e17b83bc2178b5af3ce15a398f7ba">llvm::AMDGPUCallLowering::lowerReturn</a></div><div class="ttdeci">bool lowerReturn(MachineIRBuilder &amp;MIRBuilder, const Value *Val, ArrayRef&lt; Register &gt; VRegs) const override</div><div class="ttdoc">This hook behaves as the extended lowerReturn function, but for targets that do not support swifterro...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00070">AMDGPUCallLowering.cpp:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ad3f7e09d16f088af156f661b88e88da3"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">llvm::AMDGPUSubtarget::getExplicitKernelArgOffset</a></div><div class="ttdeci">unsigned getExplicitKernelArgOffset(const Function &amp;F) const</div><div class="ttdoc">Returns the offset in bytes from the start of the input buffer of the first explicit kernel argument.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00204">AMDGPUSubtarget.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00028">AMDGPUISelLowering.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AllocatorList_html_afacbf3d6b740db0fd339309db9eb347d"><div class="ttname"><a href="classllvm_1_1AllocatorList.html#afacbf3d6b740db0fd339309db9eb347d">llvm::AllocatorList::pointer</a></div><div class="ttdeci">T * pointer</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00079">AllocatorList.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">llvm::AttributeList::ReturnIndex</a></div><div class="ttdeci">@ ReturnIndex</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00339">Attributes.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00189">CallingConvLower.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00352">CallingConvLower.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a68e42c176546fb7cc5c9c4aeddc88334"><div class="ttname"><a href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">llvm::CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(unsigned Reg) const</div><div class="ttdoc">isAllocated - Return true if the specified register (or an alias) is allocated.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00283">CallingConvLower.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00032">CallingConvLower.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a17dbc2feaea84ef8d353095d6e618f29"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">llvm::CCValAssign::getLocReg</a></div><div class="ttdeci">Register getLocReg() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00148">CallingConvLower.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00034">CallingConvLower.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">llvm::CCValAssign::Full</a></div><div class="ttdeci">@ Full</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a52466e210e434c35abe4e5cedd02e4a4"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a52466e210e434c35abe4e5cedd02e4a4">llvm::CallLowering::unpackRegs</a></div><div class="ttdeci">void unpackRegs(ArrayRef&lt; Register &gt; DstRegs, Register SrcReg, Type *PackedTy, MachineIRBuilder &amp;MIRBuilder) const</div><div class="ttdoc">Generate instructions for unpacking SrcReg into the DstRegs corresponding to the aggregate type Packe...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00145">CallLowering.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a65b29e98cd5d3a790a3b460d5345b27b"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a65b29e98cd5d3a790a3b460d5345b27b">llvm::CallLowering::handleAssignments</a></div><div class="ttdeci">bool handleAssignments(MachineIRBuilder &amp;MIRBuilder, ArrayRef&lt; ArgInfo &gt; Args, ValueHandler &amp;Handler) const</div><div class="ttdoc">Invoke Handler::assignArg on each of the given Args and then use Callback to move them to the assigne...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00161">CallLowering.cpp:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a76765747068b9fddb311dfa2c6e0e5c3"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">llvm::CallLowering::setArgFlags</a></div><div class="ttdeci">void setArgFlags(ArgInfo &amp;Arg, unsigned OpIdx, const DataLayout &amp;DL, const FuncInfoTy &amp;FuncInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00069">CallLowering.cpp:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_a103c3d5340ccb7f3b7d3e1a4cdb92312"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a103c3d5340ccb7f3b7d3e1a4cdb92312">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">uint64_t getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00444">DataLayout.h:444</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_a43556646ad677cfdcfde2b031fa59173"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">llvm::DataLayout::getABITypeAlignment</a></div><div class="ttdeci">unsigned getABITypeAlignment(Type *Ty) const</div><div class="ttdoc">Returns the minimum ABI-required alignment for the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00746">DataLayout.cpp:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_abe948357e06ae5f47ca1c2d67f22cde8"><div class="ttname"><a href="classllvm_1_1DataLayout.html#abe948357e06ae5f47ca1c2d67f22cde8">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">uint64_t getTypeAllocSize(Type *Ty) const</div><div class="ttdoc">Returns the offset in bytes between successive objects of the specified type, including alignment pad...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00469">DataLayout.h:469</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntervalMapImpl_1_1NodeRef_html_a72f4d80e311bbd788942cedb25e0ff4e"><div class="ttname"><a href="classllvm_1_1IntervalMapImpl_1_1NodeRef.html#a72f4d80e311bbd788942cedb25e0ff4e">llvm::IntervalMapImpl::NodeRef::get</a></div><div class="ttdeci">NodeT &amp; get() const</div><div class="ttdoc">get - Dereference as a NodeT reference.</div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l00526">IntervalMap.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a5112982194aab5789a22c2dcfc569c9e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCPhysReg PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00399">MachineFunction.cpp:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00558">MachineFunction.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00590">MachineFunction.cpp:590</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00199">MachineIRBuilder.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00083">MachineIRBuilder.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9ec04f3692b9601036d2d4477c4c3749"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00231">MachineIRBuilder.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac8f6c5b9180bd630c92e1126877d0b08"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00256">MachineIRBuilder.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acdf9ff6c539b6eb2c529c9fbc931ca06"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acdf9ff6c539b6eb2c529c9fbc931ca06">llvm::MachineIRBuilder::buildGEP</a></div><div class="ttdeci">MachineInstrBuilder buildGEP(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_GEP Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00203">MachineIRBuilder.cpp:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don't insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00078">MachineIRBuilder.cpp:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00266">MachineIRBuilder.cpp:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae7e15853fc188dffb357d47c6081c4c4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">llvm::MachineIRBuilder::buildLoad</a></div><div class="ttdeci">MachineInstrBuilder buildLoad(const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = G_LOAD Addr, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00353">MachineIRBuilder.cpp:353</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00271">MachineIRBuilder.cpp:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a62388b0a897b786dc5ea232c7b926bff"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(unsigned RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081">llvm::MachineMemOperand::MONonTemporal</a></div><div class="ttdeci">@ MONonTemporal</div><div class="ttdoc">The memory access is non-temporal.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00139">MachineMemOperand.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdoc">Class to represent pointers.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00544">DerivedTypes.h:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00312">SIMachineFunctionInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00664">SIMachineFunctionInfo.h:664</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a925fa2d0d69a93aed3ece2a3497bd459"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">llvm::SIMachineFunctionInfo::setIfReturnsVoid</a></div><div class="ttdeci">void setIfReturnsVoid(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00815">SIMachineFunctionInfo.h:815</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a126c61d55fb4d2e509537ce68e8b6400"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">llvm::TargetLoweringBase::getValueType</a></div><div class="ttdeci">EVT getValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const</div><div class="ttdoc">Return the EVT corresponding to this LLVM type.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01195">TargetLowering.h:1195</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a0344a49526443edf90cc0aef3abd3337"><div class="ttname"><a href="classllvm_1_1Value.html#a0344a49526443edf90cc0aef3abd3337">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00244">Value.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a9d7de807ebdfe1819df3ff6cb0f16158"><div class="ttname"><a href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">llvm::Value::use_empty</a></div><div class="ttdeci">bool use_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00322">Value.h:322</a></div></div>
<div class="ttc" id="allvm_2CodeGen_2Analysis_8h_html"><div class="ttname"><a href="llvm_2CodeGen_2Analysis_8h.html">Analysis.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespaceAMDGPUAS_html_a9b5baff3eb2c6535f262cd6b7fe292e7ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdeci">@ CONSTANT_ADDRESS</div><div class="ttdoc">Address space for constant memory (VTX2).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00269">AMDGPU.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00836">AMDGPUBaseInfo.cpp:836</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdeci">@ AMDGPU_VS</div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00188">CallingConv.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Calling convention for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00200">CallingConv.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdeci">@ AMDGPU_HS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders).</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00207">CallingConv.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdeci">@ AMDGPU_GS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00191">CallingConv.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdeci">@ AMDGPU_PS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00194">CallingConv.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00175">CallingConvLower.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00614">MathExtras.h:614</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01173">STLExtras.h:1173</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad2b0df041c7737a9d0e6307fa3ee0dae"><div class="ttname"><a href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">llvm::ComputeValueVTs</a></div><div class="ttdeci">void ComputeValueVTs(const TargetLowering &amp;TLI, const DataLayout &amp;DL, Type *Ty, SmallVectorImpl&lt; EVT &gt; &amp;ValueVTs, SmallVectorImpl&lt; uint64_t &gt; *Offsets=nullptr, uint64_t StartingOffset=0)</div><div class="ttdoc">ComputeValueVTs - Given an LLVM IR type, compute a sequence of EVTs that represent all the individual...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00119">Analysis.cpp:119</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad39b4bf2c074c99f4e9b79c0698eeebe"><div class="ttname"><a href="namespacellvm.html#ad39b4bf2c074c99f4e9b79c0698eeebe">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the next integer (mod 2**64) that is greater than or equal to Value and is a multiple of Alig...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00689">MathExtras.h:689</a></div></div>
<div class="ttc" id="anamespacellvm_html_afd34773dd33963769279868ab39d5fdc"><div class="ttname"><a href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">llvm::getLLTForType</a></div><div class="ttdeci">LLT getLLTForType(Type &amp;Ty, const DataLayout &amp;DL)</div><div class="ttdoc">Construct a low-level type based on an LLVM type.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2LowLevelType_8cpp_source.html#l00020">LowLevelType.cpp:20</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdeci">@ KERNARG_SEGMENT_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_ab80da72ac9122b5c4e4a0a2cfaa25d9e"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">AMDGPUArgumentUsageInfo.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html">llvm::CallLowering::ArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00046">CallLowering.h:46</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html">llvm::CallLowering::ValueHandler</a></div><div class="ttdoc">Argument handling is mostly uniform between the four places that make these decisions: function forma...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00068">CallLowering.h:68</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a10ffe425246d2a0c93b4f965ca3188c9"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a10ffe425246d2a0c93b4f965ca3188c9">llvm::CallLowering::ValueHandler::assignValueToAddress</a></div><div class="ttdeci">virtual void assignValueToAddress(Register ValVReg, Register Addr, uint64_t Size, MachinePointerInfo &amp;MPO, CCValAssign &amp;VA)=0</div><div class="ttdoc">The specified value has been assigned to a stack location.</div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a19405517f215a830f04e56092d7aca05"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a19405517f215a830f04e56092d7aca05">llvm::CallLowering::ValueHandler::assignValueToReg</a></div><div class="ttdeci">virtual void assignValueToReg(Register ValVReg, Register PhysReg, CCValAssign &amp;VA)=0</div><div class="ttdoc">The specified value has been assigned to a physical register, handle the appropriate COPY (either to ...</div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a3a9dfdb97256f852bc20bf27cfaa27c4"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3a9dfdb97256f852bc20bf27cfaa27c4">llvm::CallLowering::ValueHandler::AssignFn</a></div><div class="ttdeci">CCAssignFn * AssignFn</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00121">CallLowering.h:121</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a8cf3b3253ea3b01d94c3d32a9f3255d2"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a8cf3b3253ea3b01d94c3d32a9f3255d2">llvm::CallLowering::ValueHandler::getStackAddress</a></div><div class="ttdeci">virtual Register getStackAddress(uint64_t Size, int64_t Offset, MachinePointerInfo &amp;MPO)=0</div><div class="ttdoc">Materialize a VReg containing the address of the specified stack-based object.</div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_ae5769cfccf17844cb73377d4ff72c7bc"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#ae5769cfccf17844cb73377d4ff72c7bc">llvm::CallLowering::ValueHandler::assignArg</a></div><div class="ttdeci">virtual bool assignArg(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, const ArgInfo &amp;Info, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00113">CallLowering.h:113</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a19738f4334d4de357b22349bbb56fb5c"><div class="ttname"><a href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">llvm::EVT::isSimple</a></div><div class="ttdeci">bool isSimple() const</div><div class="ttdoc">Test if the given EVT is simple (as opposed to being extended).</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00125">ValueTypes.h:125</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00252">ValueTypes.h:252</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00150">ValueTypes.h:150</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_abc4c6365ade17ad4443ad0e381e7479d"><div class="ttname"><a href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const</div><div class="ttdoc">Given a vector type, return the type of each element.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00264">ValueTypes.h:264</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00026">TargetCallingConv.h:26</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_ab578211fc94e49ec6628ec6023f4be09"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab578211fc94e49ec6628ec6023f4be09">llvm::ISD::ArgFlagsTy::setOrigAlign</a></div><div class="ttdeci">void setOrigAlign(unsigned A)</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00130">TargetCallingConv.h:130</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
