// Seed: 3724385019
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input supply1 id_14
);
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4,
    output uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri id_12,
    input wire id_13,
    output supply1 module_1
);
  assign id_12 = id_8;
  logic [7:0] id_16;
  assign id_11 = 1 ? id_2 - 1 : (1) ? id_16[1 : 1] >= 1'd0 : id_7;
  module_0(
      id_8, id_2, id_11, id_4, id_4, id_0, id_7, id_4, id_1, id_10, id_13, id_7, id_7, id_8, id_8
  );
endmodule
