

================================================================
== Vitis HLS Report for 'eclair'
================================================================
* Date:           Mon Nov  3 05:32:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  75.000 ns|  75.000 ns|   16|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_97  |backward_input_2_1_ap_fixed_16_6_4_0_0_s  |        6|        6|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |grp_forward_layer_2_1_s_fu_143                      |forward_layer_2_1_s                       |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|     2859|    32817|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       81|     -|
|Register             |        -|      -|      301|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     17|     3160|    32898|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        7|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_97  |backward_input_2_1_ap_fixed_16_6_4_0_0_s  |        0|   9|  2452|  20423|    0|
    |grp_forward_layer_2_1_s_fu_143                      |forward_layer_2_1_s                       |        0|   8|   407|  12394|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |Total                                               |                                          |        0|  17|  2859|  32817|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  16|   0|   16|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0                 |   6|   0|    6|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1                 |   6|   0|    6|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0           |   8|   0|    8|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1           |   8|   0|    8|          0|
    |grp_forward_layer_2_1_s_fu_143_ap_start_reg                                    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6  |  16|   0|   16|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7  |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 301|   0|  301|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|input_0          |   in|   16|     ap_none|       input_0|       pointer|
|input_1          |   in|   16|     ap_none|       input_1|       pointer|
|output_r         |  out|   16|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|feedback         |   in|   16|     ap_none|      feedback|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

