09:47:22 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
09:47:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
09:47:57 INFO  : Registering command handlers for Vitis TCF services
09:47:58 INFO  : Platform repository initialization has completed.
09:48:00 INFO  : XSCT server has started successfully.
09:48:01 INFO  : Successfully done setting XSCT server connection channel  
09:48:01 INFO  : plnx-install-location is set to ''
09:48:01 INFO  : Successfully done query RDI_DATADIR 
09:48:01 INFO  : Successfully done setting workspace for the tool. 
09:48:47 INFO  : Result from executing command 'getProjects': clk_div_scale_auto
09:48:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:50:54 INFO  : Result from executing command 'getProjects': clk_div_scale_auto
09:50:54 INFO  : Result from executing command 'getPlatforms': clk_div_scale_auto|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_scale_auto/export/clk_div_scale_auto/clk_div_scale_auto.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:53:13 INFO  : Result from executing command 'getProjects': clk_div_wrapper
09:53:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:54:06 INFO  : Result from executing command 'getProjects': clk_div_wrapper
09:54:06 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:02:02 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:19 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:02:19 INFO  : 'jtag frequency' command is executed.
13:02:19 INFO  : Context for 'APU' is selected.
13:02:19 INFO  : System reset is completed.
13:02:22 INFO  : 'after 3000' command is executed.
13:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:02:26 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:02:26 INFO  : Context for 'APU' is selected.
13:02:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:26 INFO  : Context for 'APU' is selected.
13:02:26 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:02:26 INFO  : 'ps7_init' command is executed.
13:02:26 INFO  : 'ps7_post_config' command is executed.
13:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:26 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:27 INFO  : 'con' command is executed.
13:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:27 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:02:52 INFO  : Disconnected from the channel tcfchan#4.
13:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:03:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:45 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:03:45 INFO  : 'jtag frequency' command is executed.
13:03:45 INFO  : Context for 'APU' is selected.
13:03:45 INFO  : System reset is completed.
13:03:48 INFO  : 'after 3000' command is executed.
13:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:03:51 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:03:51 INFO  : Context for 'APU' is selected.
13:03:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:51 INFO  : Context for 'APU' is selected.
13:03:51 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:03:52 INFO  : 'ps7_init' command is executed.
13:03:52 INFO  : 'ps7_post_config' command is executed.
13:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:52 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:52 INFO  : 'con' command is executed.
13:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:52 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:15:40 INFO  : Disconnected from the channel tcfchan#5.
13:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:42 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:15:42 INFO  : 'jtag frequency' command is executed.
13:15:42 INFO  : Context for 'APU' is selected.
13:15:42 INFO  : System reset is completed.
13:15:45 INFO  : 'after 3000' command is executed.
13:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:15:48 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:15:48 INFO  : Context for 'APU' is selected.
13:15:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:48 INFO  : Context for 'APU' is selected.
13:15:48 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:15:48 INFO  : 'ps7_init' command is executed.
13:15:48 INFO  : 'ps7_post_config' command is executed.
13:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:49 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:49 INFO  : 'con' command is executed.
13:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:15:49 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:20:15 INFO  : Result from executing command 'removePlatformRepo': 
13:20:37 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:20:37 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:20:38 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:20:49 INFO  : Disconnected from the channel tcfchan#6.
13:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:50 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:20:50 INFO  : 'jtag frequency' command is executed.
13:20:50 INFO  : Context for 'APU' is selected.
13:20:50 INFO  : System reset is completed.
13:20:53 INFO  : 'after 3000' command is executed.
13:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:20:56 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:20:56 INFO  : Context for 'APU' is selected.
13:20:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:56 INFO  : Context for 'APU' is selected.
13:20:56 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:20:57 INFO  : 'ps7_init' command is executed.
13:20:57 INFO  : 'ps7_post_config' command is executed.
13:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:57 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:57 INFO  : 'con' command is executed.
13:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:57 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:37:30 INFO  : Result from executing command 'removePlatformRepo': 
13:37:54 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:37:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:37:55 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:38:42 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:39:05 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:39:18 INFO  : Disconnected from the channel tcfchan#10.
13:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:21 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:39:21 INFO  : 'jtag frequency' command is executed.
13:39:21 INFO  : Context for 'APU' is selected.
13:39:21 INFO  : System reset is completed.
13:39:24 INFO  : 'after 3000' command is executed.
13:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:39:27 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:39:27 INFO  : Context for 'APU' is selected.
13:39:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:27 INFO  : Context for 'APU' is selected.
13:39:27 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:39:28 INFO  : 'ps7_init' command is executed.
13:39:28 INFO  : 'ps7_post_config' command is executed.
13:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : 'con' command is executed.
13:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:28 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:40:40 INFO  : Disconnected from the channel tcfchan#14.
13:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:40:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:02 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:41:02 INFO  : 'jtag frequency' command is executed.
13:41:02 INFO  : Context for 'APU' is selected.
13:41:02 INFO  : System reset is completed.
13:41:05 INFO  : 'after 3000' command is executed.
13:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:41:08 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:41:09 INFO  : Context for 'APU' is selected.
13:41:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:09 INFO  : Context for 'APU' is selected.
13:41:09 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:41:09 INFO  : 'ps7_init' command is executed.
13:41:09 INFO  : 'ps7_post_config' command is executed.
13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : 'con' command is executed.
13:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:09 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:43:05 INFO  : Disconnected from the channel tcfchan#15.
13:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:06 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:43:06 INFO  : 'jtag frequency' command is executed.
13:43:06 INFO  : Context for 'APU' is selected.
13:43:06 INFO  : System reset is completed.
13:43:09 INFO  : 'after 3000' command is executed.
13:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:43:13 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:43:13 INFO  : Context for 'APU' is selected.
13:43:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa'.
13:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:13 INFO  : Context for 'APU' is selected.
13:43:13 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:43:13 INFO  : 'ps7_init' command is executed.
13:43:13 INFO  : 'ps7_post_config' command is executed.
13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:13 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:13 INFO  : 'con' command is executed.
13:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:13 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:02:14 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:02:41 INFO  : Disconnected from the channel tcfchan#16.
14:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:42 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:02:42 ERROR : port closed
14:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:02:42 ERROR : port closed
14:11:30 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
14:11:43 INFO  : Result from executing command 'removePlatformRepo': 
14:12:22 INFO  : Result from executing command 'getProjects': clk_div_wrapper
14:12:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:12:49 INFO  : Result from executing command 'removePlatformRepo': 
14:13:14 INFO  : Result from executing command 'getProjects': clk_div_wrapper
14:13:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:13:15 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:13:19 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:13:19 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper_scale_auto.bit' stored in project is removed.
14:13:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
14:13:19 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:13:26 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
14:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:59 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:13:59 INFO  : 'jtag frequency' command is executed.
14:13:59 INFO  : Context for 'APU' is selected.
14:13:59 INFO  : System reset is completed.
14:14:02 INFO  : 'after 3000' command is executed.
14:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:14:02 ERROR : couldn't open "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit": no such file or directory
14:14:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit": no such file or directory
14:14:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:14:02 ERROR : couldn't open "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper_scale_auto.bit": no such file or directory
14:15:26 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:48 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:15:48 INFO  : 'jtag frequency' command is executed.
14:15:48 INFO  : Context for 'APU' is selected.
14:15:48 INFO  : System reset is completed.
14:15:51 INFO  : 'after 3000' command is executed.
14:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:15:55 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:15:55 INFO  : Context for 'APU' is selected.
14:15:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:55 INFO  : Context for 'APU' is selected.
14:15:55 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:15:55 INFO  : 'ps7_init' command is executed.
14:15:55 INFO  : 'ps7_post_config' command is executed.
14:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:55 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:56 INFO  : 'con' command is executed.
14:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:56 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:17:06 INFO  : Disconnected from the channel tcfchan#18.
14:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:17:16 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:17:22 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:27 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:17:27 INFO  : 'jtag frequency' command is executed.
14:17:27 INFO  : Context for 'APU' is selected.
14:17:27 INFO  : System reset is completed.
14:17:30 INFO  : 'after 3000' command is executed.
14:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:17:34 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:17:34 INFO  : Context for 'APU' is selected.
14:17:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:34 INFO  : Context for 'APU' is selected.
14:17:34 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:17:34 INFO  : 'ps7_init' command is executed.
14:17:34 INFO  : 'ps7_post_config' command is executed.
14:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:34 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:34 INFO  : 'con' command is executed.
14:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:34 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:18:36 INFO  : Disconnected from the channel tcfchan#25.
14:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:37 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:18:37 INFO  : 'jtag frequency' command is executed.
14:18:37 INFO  : Context for 'APU' is selected.
14:18:37 INFO  : System reset is completed.
14:18:40 INFO  : 'after 3000' command is executed.
14:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:18:44 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:18:44 INFO  : Context for 'APU' is selected.
14:18:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:44 INFO  : Context for 'APU' is selected.
14:18:44 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:18:44 INFO  : 'ps7_init' command is executed.
14:18:44 INFO  : 'ps7_post_config' command is executed.
14:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:44 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:44 INFO  : 'con' command is executed.
14:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:44 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:19:57 INFO  : Disconnected from the channel tcfchan#26.
14:39:26 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
14:39:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
14:39:29 INFO  : XSCT server has started successfully.
14:39:30 INFO  : Successfully done setting XSCT server connection channel  
14:39:30 INFO  : plnx-install-location is set to ''
14:39:30 INFO  : Successfully done setting workspace for the tool. 
14:39:32 INFO  : Registering command handlers for Vitis TCF services
14:39:33 INFO  : Platform repository initialization has completed.
14:39:35 INFO  : Successfully done query RDI_DATADIR 
10:16:15 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
10:16:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:16:18 INFO  : XSCT server has started successfully.
10:16:18 INFO  : Successfully done setting XSCT server connection channel  
10:16:18 INFO  : plnx-install-location is set to ''
10:16:18 INFO  : Successfully done setting workspace for the tool. 
10:16:19 INFO  : Successfully done query RDI_DATADIR 
10:16:19 INFO  : Registering command handlers for Vitis TCF services
10:16:20 INFO  : Platform repository initialization has completed.
10:19:54 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
10:19:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:19:57 INFO  : XSCT server has started successfully.
10:19:57 INFO  : plnx-install-location is set to ''
10:19:57 INFO  : Successfully done setting XSCT server connection channel  
10:19:57 INFO  : Successfully done setting workspace for the tool. 
10:19:58 INFO  : Registering command handlers for Vitis TCF services
10:19:58 INFO  : Successfully done query RDI_DATADIR 
10:19:59 INFO  : Platform repository initialization has completed.
10:22:48 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
10:23:20 INFO  : Result from executing command 'getProjects': clk_div_wrapper
10:23:20 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:23:24 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
10:25:36 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
10:25:56 INFO  : Result from executing command 'getProjects': clk_div_wrapper
10:25:56 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:25:58 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
10:26:00 INFO  : Updating application flags with new BSP settings...
10:26:01 INFO  : Successfully updated application flags for project clk_div.
10:26:02 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:26:02 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
10:26:02 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
10:26:02 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:26:08 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
10:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:26:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:40:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:08 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:41:08 INFO  : 'jtag frequency' command is executed.
10:41:08 INFO  : Context for 'APU' is selected.
10:41:08 INFO  : System reset is completed.
10:41:11 INFO  : 'after 3000' command is executed.
10:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:41:17 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:41:17 INFO  : Context for 'APU' is selected.
10:41:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:17 INFO  : Context for 'APU' is selected.
10:41:17 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:41:18 INFO  : 'ps7_init' command is executed.
10:41:18 INFO  : 'ps7_post_config' command is executed.
10:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:18 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:18 INFO  : 'con' command is executed.
10:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:18 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
10:44:23 INFO  : Disconnected from the channel tcfchan#4.
10:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:42 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:44:42 INFO  : 'jtag frequency' command is executed.
10:44:42 INFO  : Context for 'APU' is selected.
10:44:42 INFO  : System reset is completed.
10:44:45 INFO  : 'after 3000' command is executed.
10:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:44:52 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:44:52 INFO  : Context for 'APU' is selected.
10:44:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:52 INFO  : Context for 'APU' is selected.
10:44:52 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:44:52 INFO  : 'ps7_init' command is executed.
10:44:52 INFO  : 'ps7_post_config' command is executed.
10:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:52 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:52 INFO  : 'con' command is executed.
10:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:52 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
11:08:19 INFO  : Disconnected from the channel tcfchan#5.
11:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:38 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:08:38 INFO  : 'jtag frequency' command is executed.
11:08:38 INFO  : Context for 'APU' is selected.
11:08:38 INFO  : System reset is completed.
11:08:41 INFO  : 'after 3000' command is executed.
11:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:08:48 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
11:08:48 INFO  : Context for 'APU' is selected.
11:08:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
11:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:48 INFO  : Context for 'APU' is selected.
11:08:48 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
11:08:48 INFO  : 'ps7_init' command is executed.
11:08:48 INFO  : 'ps7_post_config' command is executed.
11:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:49 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:49 INFO  : 'con' command is executed.
11:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:49 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
11:55:20 INFO  : Disconnected from the channel tcfchan#6.
14:41:22 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
14:41:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
14:41:25 INFO  : XSCT server has started successfully.
14:41:26 INFO  : plnx-install-location is set to ''
14:41:26 INFO  : Successfully done setting XSCT server connection channel  
14:41:26 INFO  : Successfully done query RDI_DATADIR 
14:41:26 INFO  : Successfully done setting workspace for the tool. 
14:41:26 INFO  : Registering command handlers for Vitis TCF services
14:41:27 INFO  : Platform repository initialization has completed.
14:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:42:09 INFO  : 'jtag frequency' command is executed.
14:42:09 INFO  : Context for 'APU' is selected.
14:42:09 INFO  : System reset is completed.
14:42:12 INFO  : 'after 3000' command is executed.
14:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:42:18 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:42:18 INFO  : Context for 'APU' is selected.
14:42:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:18 INFO  : Context for 'APU' is selected.
14:42:18 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:42:19 INFO  : 'ps7_init' command is executed.
14:42:19 INFO  : 'ps7_post_config' command is executed.
14:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:19 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:19 INFO  : 'con' command is executed.
14:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:19 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:45:48 INFO  : Disconnected from the channel tcfchan#1.
14:53:17 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
14:53:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
14:53:21 INFO  : XSCT server has started successfully.
14:53:21 INFO  : Successfully done setting XSCT server connection channel  
14:53:21 INFO  : Registering command handlers for Vitis TCF services
14:53:21 INFO  : plnx-install-location is set to ''
14:53:21 INFO  : Successfully done setting workspace for the tool. 
14:53:21 INFO  : Successfully done query RDI_DATADIR 
14:53:23 INFO  : Platform repository initialization has completed.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:53:55 INFO  : 'jtag frequency' command is executed.
14:53:55 INFO  : Context for 'APU' is selected.
14:53:55 INFO  : System reset is completed.
14:53:58 INFO  : 'after 3000' command is executed.
14:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:54:05 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:54:05 INFO  : 'ps7_init' command is executed.
14:54:05 INFO  : 'ps7_post_config' command is executed.
14:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : 'con' command is executed.
14:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:06 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:57:51 INFO  : Disconnected from the channel tcfchan#1.
11:01:18 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
11:01:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
11:01:22 INFO  : XSCT server has started successfully.
11:01:22 INFO  : plnx-install-location is set to ''
11:01:22 INFO  : Successfully done setting XSCT server connection channel  
11:01:22 INFO  : Successfully done query RDI_DATADIR 
11:01:22 INFO  : Successfully done setting workspace for the tool. 
11:01:23 INFO  : Registering command handlers for Vitis TCF services
11:01:24 INFO  : Platform repository initialization has completed.
11:18:01 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
11:18:38 INFO  : Result from executing command 'getProjects': clk_div_wrapper
11:18:38 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:19:00 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
11:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:33 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:19:33 INFO  : 'jtag frequency' command is executed.
11:19:33 INFO  : Context for 'APU' is selected.
11:19:33 INFO  : System reset is completed.
11:19:36 INFO  : 'after 3000' command is executed.
11:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:19:42 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
11:19:42 INFO  : Context for 'APU' is selected.
11:19:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
11:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:42 INFO  : Context for 'APU' is selected.
11:19:42 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
11:19:43 INFO  : 'ps7_init' command is executed.
11:19:43 INFO  : 'ps7_post_config' command is executed.
11:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:43 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:43 INFO  : 'con' command is executed.
11:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:19:43 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:15:05 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
13:15:32 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:15:32 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:15:47 INFO  : Disconnected from the channel tcfchan#3.
13:15:48 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:15:48 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
13:15:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
13:15:48 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:15:55 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
13:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:13 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:16:13 INFO  : 'jtag frequency' command is executed.
13:16:13 INFO  : Context for 'APU' is selected.
13:16:13 INFO  : System reset is completed.
13:16:16 INFO  : 'after 3000' command is executed.
13:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:16:23 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
13:16:23 INFO  : Context for 'APU' is selected.
13:16:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
13:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:23 INFO  : Context for 'APU' is selected.
13:16:23 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:16:23 INFO  : 'ps7_init' command is executed.
13:16:23 INFO  : 'ps7_post_config' command is executed.
13:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:23 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:24 INFO  : 'con' command is executed.
13:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:24 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:54:48 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
13:55:47 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:55:47 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:56:03 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
13:56:07 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:56:07 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
13:56:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
13:56:07 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:56:14 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
13:56:24 INFO  : Disconnected from the channel tcfchan#5.
13:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:43 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:56:43 INFO  : 'jtag frequency' command is executed.
13:56:43 INFO  : Context for 'APU' is selected.
13:56:43 INFO  : System reset is completed.
13:56:46 INFO  : 'after 3000' command is executed.
13:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:56:53 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
13:56:53 INFO  : Context for 'APU' is selected.
13:56:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
13:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:53 INFO  : Context for 'APU' is selected.
13:56:53 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:56:53 INFO  : 'ps7_init' command is executed.
13:56:53 INFO  : 'ps7_post_config' command is executed.
13:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:54 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:54 INFO  : 'con' command is executed.
13:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:54 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:10:30 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
14:10:44 INFO  : Result from executing command 'getProjects': clk_div_wrapper
14:10:44 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:10:48 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:10:51 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:10:51 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
14:10:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
14:10:51 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:10:58 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
14:11:14 INFO  : Disconnected from the channel tcfchan#8.
14:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:58 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:11:58 INFO  : 'jtag frequency' command is executed.
14:11:58 INFO  : Context for 'APU' is selected.
14:11:58 INFO  : System reset is completed.
14:12:01 INFO  : 'after 3000' command is executed.
14:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:12:08 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:12:08 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:08 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:12:08 INFO  : 'ps7_init' command is executed.
14:12:08 INFO  : 'ps7_post_config' command is executed.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:08 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:08 INFO  : 'con' command is executed.
14:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:08 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
15:13:05 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
15:13:25 INFO  : Result from executing command 'getProjects': clk_div_wrapper
15:13:25 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:14:01 INFO  : Disconnected from the channel tcfchan#11.
15:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:20 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:14:20 INFO  : 'jtag frequency' command is executed.
15:14:20 INFO  : Context for 'APU' is selected.
15:14:20 INFO  : System reset is completed.
15:14:23 INFO  : 'after 3000' command is executed.
15:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:14:30 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
15:14:30 INFO  : Context for 'APU' is selected.
15:14:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
15:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:30 INFO  : Context for 'APU' is selected.
15:14:30 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
15:14:30 INFO  : 'ps7_init' command is executed.
15:14:30 INFO  : 'ps7_post_config' command is executed.
15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:31 INFO  : 'con' command is executed.
15:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:31 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
16:35:47 INFO  : Disconnected from the channel tcfchan#13.
13:03:27 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
13:03:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
13:03:32 INFO  : XSCT server has started successfully.
13:03:32 INFO  : plnx-install-location is set to ''
13:03:32 INFO  : Successfully done setting XSCT server connection channel  
13:03:32 INFO  : Successfully done setting workspace for the tool. 
13:03:32 INFO  : Registering command handlers for Vitis TCF services
13:03:33 INFO  : Platform repository initialization has completed.
13:03:34 INFO  : Successfully done query RDI_DATADIR 
13:07:02 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
13:07:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
13:07:06 INFO  : XSCT server has started successfully.
13:07:06 INFO  : Successfully done setting XSCT server connection channel  
13:07:06 INFO  : plnx-install-location is set to ''
13:07:06 INFO  : Successfully done setting workspace for the tool. 
13:07:08 INFO  : Successfully done query RDI_DATADIR 
13:07:08 INFO  : Registering command handlers for Vitis TCF services
13:07:09 INFO  : Platform repository initialization has completed.
13:08:37 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
13:09:22 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:09:22 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:09:31 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:09:31 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
13:09:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
13:09:31 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:09:38 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
13:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:59 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:09:59 INFO  : 'jtag frequency' command is executed.
13:09:59 INFO  : Context for 'APU' is selected.
13:09:59 INFO  : System reset is completed.
13:10:02 INFO  : 'after 3000' command is executed.
13:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:10:09 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
13:10:09 INFO  : Context for 'APU' is selected.
13:10:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
13:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:09 INFO  : Context for 'APU' is selected.
13:10:09 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:10:09 INFO  : 'ps7_init' command is executed.
13:10:09 INFO  : 'ps7_post_config' command is executed.
13:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:10 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:10 INFO  : 'con' command is executed.
13:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:10 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:17:24 INFO  : Disconnected from the channel tcfchan#2.
13:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:43 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:17:43 INFO  : 'jtag frequency' command is executed.
13:17:44 INFO  : Context for 'APU' is selected.
13:17:44 INFO  : System reset is completed.
13:17:47 INFO  : 'after 3000' command is executed.
13:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:17:53 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
13:17:53 INFO  : Context for 'APU' is selected.
13:17:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
13:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:53 INFO  : Context for 'APU' is selected.
13:17:53 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:17:53 INFO  : 'ps7_init' command is executed.
13:17:53 INFO  : 'ps7_post_config' command is executed.
13:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:54 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:54 INFO  : 'con' command is executed.
13:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:17:54 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
22:01:57 INFO  : Disconnected from the channel tcfchan#3.
14:43:46 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
14:43:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
14:43:50 INFO  : Registering command handlers for Vitis TCF services
14:43:50 INFO  : XSCT server has started successfully.
14:43:51 INFO  : Platform repository initialization has completed.
14:43:52 INFO  : Successfully done setting XSCT server connection channel  
14:43:52 INFO  : plnx-install-location is set to ''
14:43:52 INFO  : Successfully done query RDI_DATADIR 
14:43:52 INFO  : Successfully done setting workspace for the tool. 
14:45:15 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
14:45:34 INFO  : Result from executing command 'getProjects': clk_div_wrapper
14:45:34 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:45:55 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:45:55 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
14:45:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
14:45:56 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:46:01 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
14:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:04 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:46:04 INFO  : 'jtag frequency' command is executed.
14:46:04 INFO  : Context for 'APU' is selected.
14:46:05 INFO  : System reset is completed.
14:46:08 INFO  : 'after 3000' command is executed.
14:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:46:11 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:46:11 INFO  : Context for 'APU' is selected.
14:46:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:11 INFO  : Context for 'APU' is selected.
14:46:11 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:46:12 INFO  : 'ps7_init' command is executed.
14:46:12 INFO  : 'ps7_post_config' command is executed.
14:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:12 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:12 INFO  : 'con' command is executed.
14:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:12 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:49:02 INFO  : Disconnected from the channel tcfchan#2.
14:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:21 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:49:21 INFO  : 'jtag frequency' command is executed.
14:49:21 INFO  : Context for 'APU' is selected.
14:49:21 INFO  : System reset is completed.
14:49:24 INFO  : 'after 3000' command is executed.
14:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:49:30 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:49:31 INFO  : Context for 'APU' is selected.
14:49:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:31 INFO  : Context for 'APU' is selected.
14:49:31 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:49:31 INFO  : 'ps7_init' command is executed.
14:49:31 INFO  : 'ps7_post_config' command is executed.
14:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : 'con' command is executed.
14:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:31 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
15:01:22 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
15:01:42 INFO  : Result from executing command 'getProjects': clk_div_wrapper
15:01:42 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:01:49 INFO  : Disconnected from the channel tcfchan#3.
15:01:50 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:01:50 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
15:01:50 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
15:01:50 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:01:56 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
15:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:15 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:02:15 INFO  : 'jtag frequency' command is executed.
15:02:15 INFO  : Context for 'APU' is selected.
15:02:15 INFO  : System reset is completed.
15:02:18 INFO  : 'after 3000' command is executed.
15:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:02:25 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
15:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
15:02:25 INFO  : 'ps7_init' command is executed.
15:02:25 INFO  : 'ps7_post_config' command is executed.
15:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:25 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:25 INFO  : 'con' command is executed.
15:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:25 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
09:58:53 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
09:59:23 INFO  : Result from executing command 'getProjects': clk_div_wrapper
09:59:23 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:02:31 INFO  : Disconnected from the channel tcfchan#5.
10:02:32 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:02:32 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
10:02:32 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
10:02:32 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:02:38 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
10:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:38 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:02:38 INFO  : 'jtag frequency' command is executed.
10:02:38 INFO  : Context for 'APU' is selected.
10:02:38 INFO  : System reset is completed.
10:02:42 INFO  : 'after 3000' command is executed.
10:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:02:45 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:02:45 INFO  : Context for 'APU' is selected.
10:02:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:45 INFO  : Context for 'APU' is selected.
10:02:45 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:02:45 INFO  : 'ps7_init' command is executed.
10:02:45 INFO  : 'ps7_post_config' command is executed.
10:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:46 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:46 INFO  : 'con' command is executed.
10:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:46 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
10:06:12 INFO  : Disconnected from the channel tcfchan#7.
10:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:06:22 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:45 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:06:45 INFO  : 'jtag frequency' command is executed.
10:06:45 INFO  : Context for 'APU' is selected.
10:06:45 INFO  : System reset is completed.
10:06:48 INFO  : 'after 3000' command is executed.
10:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:06:51 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:06:51 INFO  : Context for 'APU' is selected.
10:06:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:51 INFO  : Context for 'APU' is selected.
10:06:51 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:06:52 INFO  : 'ps7_init' command is executed.
10:06:52 INFO  : 'ps7_post_config' command is executed.
10:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:52 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:52 INFO  : 'con' command is executed.
10:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:52 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
10:08:12 INFO  : Disconnected from the channel tcfchan#8.
10:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:13 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:08:13 INFO  : 'jtag frequency' command is executed.
10:08:13 INFO  : Context for 'APU' is selected.
10:08:13 INFO  : System reset is completed.
10:08:16 INFO  : 'after 3000' command is executed.
10:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:08:20 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:08:20 INFO  : Context for 'APU' is selected.
10:08:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:20 INFO  : Context for 'APU' is selected.
10:08:20 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:08:20 INFO  : 'ps7_init' command is executed.
10:08:20 INFO  : 'ps7_post_config' command is executed.
10:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:21 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:21 INFO  : 'con' command is executed.
10:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:21 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
11:00:20 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
11:00:39 INFO  : Result from executing command 'getProjects': clk_div_wrapper
11:00:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:00:56 INFO  : Disconnected from the channel tcfchan#9.
11:00:57 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:00:57 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
11:00:57 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
11:00:57 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:01:03 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
11:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:01:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:04 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:03:04 INFO  : 'jtag frequency' command is executed.
11:03:04 INFO  : Context for 'APU' is selected.
11:03:04 INFO  : System reset is completed.
11:03:07 INFO  : 'after 3000' command is executed.
11:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:03:17 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
11:03:17 INFO  : Context for 'APU' is selected.
11:03:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
11:03:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:17 INFO  : Context for 'APU' is selected.
11:03:17 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
11:03:17 INFO  : 'ps7_init' command is executed.
11:03:17 INFO  : 'ps7_post_config' command is executed.
11:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:17 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:17 INFO  : 'con' command is executed.
11:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:17 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
13:51:25 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
13:51:44 INFO  : Result from executing command 'getProjects': clk_div_wrapper
13:51:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:51:57 INFO  : Disconnected from the channel tcfchan#11.
13:51:58 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:51:58 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
13:51:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
13:51:58 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:52:05 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
13:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:23 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:52:23 INFO  : 'jtag frequency' command is executed.
13:52:23 INFO  : Context for 'APU' is selected.
13:52:23 INFO  : System reset is completed.
13:52:26 INFO  : 'after 3000' command is executed.
13:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
13:52:33 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
13:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
13:52:33 INFO  : 'ps7_init' command is executed.
13:52:33 INFO  : 'ps7_post_config' command is executed.
13:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:33 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : 'con' command is executed.
13:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:34 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:52:54 INFO  : Projects exported to 'C:\Users\17877\workspace\vitis_export_archive.ide.zip'
16:05:39 INFO  : Disconnected from the channel tcfchan#13.
15:32:35 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
15:32:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
15:32:41 INFO  : XSCT server has started successfully.
15:32:41 INFO  : Successfully done setting XSCT server connection channel  
15:32:41 INFO  : plnx-install-location is set to ''
15:32:41 INFO  : Registering command handlers for Vitis TCF services
15:32:43 INFO  : Platform repository initialization has completed.
15:32:43 INFO  : Successfully done setting workspace for the tool. 
15:32:43 INFO  : Successfully done query RDI_DATADIR 
15:33:10 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
15:33:36 INFO  : Result from executing command 'getProjects': clk_div_wrapper
15:33:36 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:34:31 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:34:31 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
15:34:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
15:34:31 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:34:39 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
15:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:35:01 INFO  : 'jtag frequency' command is executed.
15:35:01 INFO  : Context for 'APU' is selected.
15:35:01 INFO  : System reset is completed.
15:35:04 INFO  : 'after 3000' command is executed.
15:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
15:35:10 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
15:35:10 INFO  : Context for 'APU' is selected.
15:35:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
15:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:10 INFO  : Context for 'APU' is selected.
15:35:10 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
15:35:11 INFO  : 'ps7_init' command is executed.
15:35:11 INFO  : 'ps7_post_config' command is executed.
15:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:11 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:11 INFO  : 'con' command is executed.
15:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:11 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\systemdebugger_clk_div_system_standalone.tcl'
15:58:12 INFO  : Disconnected from the channel tcfchan#2.
10:14:24 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
10:14:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:14:29 INFO  : Registering command handlers for Vitis TCF services
10:14:29 INFO  : XSCT server has started successfully.
10:14:29 INFO  : Successfully done setting XSCT server connection channel  
10:14:30 INFO  : Platform repository initialization has completed.
10:14:32 INFO  : plnx-install-location is set to ''
10:14:32 INFO  : Successfully done setting workspace for the tool. 
10:14:32 INFO  : Successfully done query RDI_DATADIR 
10:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:38:47 INFO  : 'jtag frequency' command is executed.
10:38:47 INFO  : Context for 'APU' is selected.
10:38:47 INFO  : System reset is completed.
10:38:50 INFO  : 'after 3000' command is executed.
10:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
10:38:56 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
10:38:56 INFO  : Context for 'APU' is selected.
10:38:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
10:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:56 INFO  : Context for 'APU' is selected.
10:38:56 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
10:38:57 INFO  : 'ps7_init' command is executed.
10:38:57 INFO  : 'ps7_post_config' command is executed.
10:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:57 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:57 INFO  : 'con' command is executed.
10:38:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:57 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\systemdebugger_clk_div_system_standalone.tcl'
11:31:46 INFO  : Disconnected from the channel tcfchan#1.
12:01:22 DEBUG : Logs will be stored at 'C:/Users/17877/workspace/clk_div_scale_auto/IDE.log'.
12:01:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\workspace\clk_div_scale_auto\temp_xsdb_launch_script.tcl
12:01:33 INFO  : XSCT server has started successfully.
12:01:33 INFO  : plnx-install-location is set to ''
12:01:34 INFO  : Registering command handlers for Vitis TCF services
12:01:38 INFO  : Platform repository initialization has completed.
12:01:41 INFO  : Successfully done setting XSCT server connection channel  
12:01:41 INFO  : Successfully done query RDI_DATADIR 
12:01:41 INFO  : Successfully done setting workspace for the tool. 
14:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:56 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:07:56 INFO  : 'jtag frequency' command is executed.
14:07:56 INFO  : Context for 'APU' is selected.
14:07:56 INFO  : System reset is completed.
14:07:59 INFO  : 'after 3000' command is executed.
14:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
14:08:06 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:08:06 INFO  : Context for 'APU' is selected.
14:08:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:06 INFO  : Context for 'APU' is selected.
14:08:06 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:08:06 INFO  : 'ps7_init' command is executed.
14:08:06 INFO  : 'ps7_post_config' command is executed.
14:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:07 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:07 INFO  : 'con' command is executed.
14:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:07 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\systemdebugger_clk_div_system_standalone.tcl'
14:48:10 INFO  : Hardware specification for platform project 'clk_div_wrapper' is updated.
14:49:07 INFO  : Result from executing command 'getProjects': clk_div_wrapper
14:49:07 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper|C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/clk_div_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:49:23 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1325) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
14:49:23 INFO  : Disconnected from the channel tcfchan#1.
14:49:23 WARN  : Failed to closehw "C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa"
Reason: Cannot close hw design 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
Design is not opened in the current session.

14:49:26 INFO  : The hardware specification used by project 'clk_div' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:49:26 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream\clk_div_wrapper.bit' stored in project is removed.
14:49:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\bitstream' in project 'clk_div'.
14:49:26 INFO  : The file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:49:34 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div\_ide\psinit' in project 'clk_div'.
14:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:49:55 INFO  : 'jtag frequency' command is executed.
14:49:55 INFO  : Context for 'APU' is selected.
14:49:55 INFO  : System reset is completed.
14:49:58 INFO  : 'after 3000' command is executed.
14:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
14:50:06 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:50:06 INFO  : Context for 'APU' is selected.
14:50:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:06 INFO  : Context for 'APU' is selected.
14:50:06 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:50:07 INFO  : 'ps7_init' command is executed.
14:50:07 INFO  : 'ps7_post_config' command is executed.
14:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:07 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:08 INFO  : 'con' command is executed.
14:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:08 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\systemdebugger_clk_div_system_standalone.tcl'
14:51:11 INFO  : Checking for BSP changes to sync application flags for project 'clk_div'...
14:51:29 INFO  : Disconnected from the channel tcfchan#3.
14:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:48 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:51:48 INFO  : 'jtag frequency' command is executed.
14:51:48 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : System reset is completed.
14:51:51 INFO  : 'after 3000' command is executed.
14:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}' command is executed.
14:51:58 INFO  : Device configured successfully with "C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit"
14:51:58 INFO  : Context for 'APU' is selected.
14:51:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa'.
14:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:58 INFO  : Context for 'APU' is selected.
14:51:58 INFO  : Sourcing of 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl' is done.
14:51:59 INFO  : 'ps7_init' command is executed.
14:51:59 INFO  : 'ps7_post_config' command is executed.
14:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:59 INFO  : The application 'C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-4ba00477-0"}
fpga -file C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/bitstream/clk_div_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/workspace/clk_div_scale_auto/clk_div_wrapper/export/clk_div_wrapper/hw/clk_div_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/workspace/clk_div_scale_auto/clk_div/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/workspace/clk_div_scale_auto/clk_div/Debug/clk_div.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:59 INFO  : 'con' command is executed.
14:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:59 INFO  : Launch script is exported to file 'C:\Users\17877\workspace\clk_div_scale_auto\clk_div_system\_ide\scripts\debugger_clk_div-default.tcl'
14:55:06 INFO  : Disconnected from the channel tcfchan#5.
