// Seed: 3471002738
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : ""] id_4;
  parameter id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5
  );
  output wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  assign id_4 = id_2[-1];
  wire id_11;
  parameter id_12 = 1;
endmodule
