{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480025346843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480025346844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 19:09:06 2016 " "Processing started: Thu Nov 24 19:09:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480025346844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025346844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025346844 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480025347122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/pedro/Mips/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/pedro/Mips/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/pedro/Mips/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/pedro/Mips/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/pedro/Mips/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/pedro/Mips/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludeco " "Found entity 1: aludeco" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/pedro/Mips/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/pedro/Mips/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "/home/pedro/Mips/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/pedro/Mips/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/pedro/Mips/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/pedro/Mips/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480025361429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480025361485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/pedro/Mips/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pcaddl " "Elaborating entity \"adder\" for hierarchy \"adder:pcaddl\"" {  } { { "datapath.sv" "pcaddl" { Text "/home/pedro/Mips/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"sl2:immsh\"" {  } { { "datapath.sv" "immsh" { Text "/home/pedro/Mips/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/pedro/Mips/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/pedro/Mips/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:wrmux\"" {  } { { "datapath.sv" "wrmux" { Text "/home/pedro/Mips/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:se " "Elaborating entity \"signext\" for hierarchy \"signext:se\"" {  } { { "datapath.sv" "se" { Text "/home/pedro/Mips/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/pedro/Mips/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025361511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(7) " "Verilog HDL assignment warning at alu.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(11) " "Verilog HDL Case Statement warning at alu.sv(11): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] alu.sv(11) " "Inferred latch for \"y\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] alu.sv(11) " "Inferred latch for \"y\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] alu.sv(11) " "Inferred latch for \"y\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] alu.sv(11) " "Inferred latch for \"y\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] alu.sv(11) " "Inferred latch for \"y\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] alu.sv(11) " "Inferred latch for \"y\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] alu.sv(11) " "Inferred latch for \"y\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] alu.sv(11) " "Inferred latch for \"y\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] alu.sv(11) " "Inferred latch for \"y\[8\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] alu.sv(11) " "Inferred latch for \"y\[9\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] alu.sv(11) " "Inferred latch for \"y\[10\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] alu.sv(11) " "Inferred latch for \"y\[11\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] alu.sv(11) " "Inferred latch for \"y\[12\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] alu.sv(11) " "Inferred latch for \"y\[13\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] alu.sv(11) " "Inferred latch for \"y\[14\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] alu.sv(11) " "Inferred latch for \"y\[15\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] alu.sv(11) " "Inferred latch for \"y\[16\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] alu.sv(11) " "Inferred latch for \"y\[17\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] alu.sv(11) " "Inferred latch for \"y\[18\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] alu.sv(11) " "Inferred latch for \"y\[19\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] alu.sv(11) " "Inferred latch for \"y\[20\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] alu.sv(11) " "Inferred latch for \"y\[21\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] alu.sv(11) " "Inferred latch for \"y\[22\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] alu.sv(11) " "Inferred latch for \"y\[23\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] alu.sv(11) " "Inferred latch for \"y\[24\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361513 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] alu.sv(11) " "Inferred latch for \"y\[25\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] alu.sv(11) " "Inferred latch for \"y\[26\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] alu.sv(11) " "Inferred latch for \"y\[27\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] alu.sv(11) " "Inferred latch for \"y\[28\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] alu.sv(11) " "Inferred latch for \"y\[29\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] alu.sv(11) " "Inferred latch for \"y\[30\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] alu.sv(11) " "Inferred latch for \"y\[31\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025361514 "|datapath|alu:alu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:rf\|rf " "RAM logic \"regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "/home/pedro/Mips/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480025361793 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480025361793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[1\] " "Latch alu:alu\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362185 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[0\] " "Latch alu:alu\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362185 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[2\] " "Latch alu:alu\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362185 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[3\] " "Latch alu:alu\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362185 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[4\] " "Latch alu:alu\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362185 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[5\] " "Latch alu:alu\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[6\] " "Latch alu:alu\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[7\] " "Latch alu:alu\|y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[8\] " "Latch alu:alu\|y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[9\] " "Latch alu:alu\|y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[10\] " "Latch alu:alu\|y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[11\] " "Latch alu:alu\|y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[12\] " "Latch alu:alu\|y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[13\] " "Latch alu:alu\|y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[14\] " "Latch alu:alu\|y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[15\] " "Latch alu:alu\|y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[16\] " "Latch alu:alu\|y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[17\] " "Latch alu:alu\|y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362186 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[18\] " "Latch alu:alu\|y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[19\] " "Latch alu:alu\|y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[20\] " "Latch alu:alu\|y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[21\] " "Latch alu:alu\|y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[22\] " "Latch alu:alu\|y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[23\] " "Latch alu:alu\|y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[24\] " "Latch alu:alu\|y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[25\] " "Latch alu:alu\|y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[26\] " "Latch alu:alu\|y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[27\] " "Latch alu:alu\|y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[28\] " "Latch alu:alu\|y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[29\] " "Latch alu:alu\|y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[30\] " "Latch alu:alu\|y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362187 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|y\[31\] " "Latch alu:alu\|y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal alucontrol\[0\]" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480025362188 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480025362188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480025362616 "|datapath|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480025362616 "|datapath|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480025362616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480025362757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480025363788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480025363788 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480025363963 "|datapath|instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480025363963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2163 " "Implemented 2163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480025363971 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480025363971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1991 " "Implemented 1991 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480025363971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480025363971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1297 " "Peak virtual memory: 1297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480025363981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 19:09:23 2016 " "Processing ended: Thu Nov 24 19:09:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480025363981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480025363981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480025363981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480025363981 ""}
