Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: ROMSEQ.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ROMSEQ.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ROMSEQ"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : ROMSEQ
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/data/git/jcfpga/ROMSEQ/ipcore_dir/blockmem.vhd" into library work
Parsing entity <blockmem>.
Parsing architecture <blockmem_a> of entity <blockmem>.
Parsing VHDL file "/media/data/git/jcfpga/ROMSEQ/hdl/ROMSEQ.vhd" into library work
Parsing entity <ROMSEQ>.
Parsing architecture <Behavioral> of entity <romseq>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ROMSEQ> (architecture <Behavioral>) from library <work>.

Elaborating entity <blockmem> (architecture <blockmem_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ROMSEQ>.
    Related source file is "/media/data/git/jcfpga/ROMSEQ/hdl/ROMSEQ.vhd".
WARNING:Xst:647 - Input <ADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <MEM_ADDR>.
    Found 32-bit adder for signal <MEM_ADDR[31]_GND_6_o_add_0_OUT> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <ROMSEQ> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/blockmem.ngc>.
Loading core <blockmem> for timing and area information for instance <ROM0>.

Synthesizing (advanced) Unit <ROMSEQ>.
The following registers are absorbed into counter <MEM_ADDR>: 1 register on signal <MEM_ADDR>.
Unit <ROMSEQ> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ROMSEQ> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ROMSEQ, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ROMSEQ.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 134
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 2
#      LUT4                        : 32
#      LUT6                        : 2
#      MUXCY                       : 31
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 38
#      FDC                         : 32
#      FDE                         : 6
# RAMS                             : 33
#      RAMB8BWER                   : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 2
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  184304     0%  
 Number of Slice LUTs:                   67  out of  92152     0%  
    Number used as Logic:                67  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      36  out of     74    48%  
   Number with an unused LUT:             7  out of     74     9%  
   Number of fully used LUT-FF pairs:    31  out of     74    41%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  35  out of    338    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of    268     6%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
CLOCK                              | BUFGP                                                                                                                                          | 71    |
ROM0/N1                            | NONE(ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 32    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.710ns (Maximum Frequency: 269.548MHz)
   Minimum input arrival time before clock: 3.843ns
   Maximum output required time after clock: 6.952ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.710ns (frequency: 269.548MHz)
  Total number of paths / destination ports: 1010 / 504
-------------------------------------------------------------------------
Delay:               3.710ns (Levels of Logic = 3)
  Source:            MEM_ADDR_11 (FF)
  Destination:       ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: MEM_ADDR_11 to ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             35   0.447   1.439  MEM_ADDR_11 (MEM_ADDR_11)
     begin scope: 'ROM0:addra<11>'
     LUT2:I0->O            1   0.203   0.580  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<32>1_SW0 (N2)
     LUT6:I5->O            2   0.205   0.616  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<32>1 (U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ena_array<32>)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      3.710ns (1.075ns logic, 2.635ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 106 / 106
-------------------------------------------------------------------------
Offset:              3.843ns (Levels of Logic = 3)
  Source:            EN (PAD)
  Destination:       ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination Clock: CLOCK rising

  Data Path: EN to ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.907  EN_IBUF (EN_IBUF)
     begin scope: 'ROM0:ena'
     LUT2:I0->O           32   0.203   1.291  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/out21 (U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      3.843ns (1.645ns logic, 2.198ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 288 / 32
-------------------------------------------------------------------------
Offset:              6.952ns (Levels of Logic = 4)
  Source:            ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5 (FF)
  Destination:       DOUT<31> (PAD)
  Source Clock:      CLOCK rising

  Data Path: ROM0/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5 to DOUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.447   1.410  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5 (U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<5>)
     LUT6:I4->O           32   0.203   1.539  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux1101 (U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux110)
     LUT4:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111 (douta<0>)
     end scope: 'ROM0:douta<0>'
     OBUF:I->O                 2.571          DOUT_0_OBUF (DOUT<0>)
    ----------------------------------------
    Total                      6.952ns (3.424ns logic, 3.528ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.710|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.25 secs
 
--> 


Total memory usage is 400832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

