Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  3 17:44:53 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.528      -70.393                     74                 1176        0.087        0.000                      0                 1176        3.000        0.000                       0                   530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.528      -70.393                     74                 1176        0.087        0.000                      0                 1176        6.712        0.000                       0                   526  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           74  Failing Endpoints,  Worst Slack       -1.528ns,  Total Violation      -70.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 9.454ns (58.948%)  route 6.584ns (41.052%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.827 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.379    15.206    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.633    13.997    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.130    14.426    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.678    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 9.459ns (59.084%)  route 6.550ns (40.916%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.832 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.345    15.178    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.633    13.997    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.130    14.426    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.681    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.843ns  (logic 9.454ns (59.672%)  route 6.389ns (40.328%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.827 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.184    15.012    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.615    13.979    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.660    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.345ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.770ns  (logic 9.454ns (59.951%)  route 6.316ns (40.049%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.827 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.110    14.938    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.548    13.912    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.593    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 -1.345    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.853ns  (logic 9.454ns (59.636%)  route 6.399ns (40.364%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.827 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.194    15.021    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.632    13.996    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.677    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 9.683ns (60.289%)  route 6.378ns (39.711%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.754 f  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          0.826    14.581    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.302    14.883 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.347    15.229    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y33         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.542    13.906    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.762ns  (logic 9.459ns (60.011%)  route 6.303ns (39.989%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.832 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.098    14.930    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.548    13.912    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.596    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.333ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 9.215ns (58.168%)  route 6.627ns (41.832%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.588 r  minesweeper/td/image_addr_carry/O[3]
                         net (fo=10, routed)          1.422    15.010    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.633    13.997    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.130    14.426    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    13.678    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -1.333    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.810ns  (logic 9.459ns (59.830%)  route 6.351ns (40.170%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.832 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.146    14.978    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.632    13.996    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.680    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.793ns  (logic 9.381ns (59.399%)  route 6.412ns (40.601%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.708    -0.832    xvga1/clk_out1
    SLICE_X79Y79         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.844     0.431    xvga1/vcount_out[3]
    SLICE_X78Y80         LUT3 (Prop_lut3_I1_O)        0.328     0.759 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.689     1.449    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y80         LUT4 (Prop_lut4_I3_O)        0.331     1.780 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.780    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.156 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.479 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.689     3.168    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y81         LUT2 (Prop_lut2_I0_O)        0.300     3.468 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     3.937    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.326     4.263 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.263    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.813 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     4.813    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.970 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.426     5.396    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X77Y80         LUT3 (Prop_lut3_I0_O)        0.329     5.725 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.211     5.936    minesweeper/td/image_addr_i_12_n_0
    SLICE_X77Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.426     6.486    xvga1/image_addr_2
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.610 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.610    xvga1/td/image_addr_i_7_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.143 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.143    xvga1/image_addr_i_2_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.362 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.556     7.917    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    11.929 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.824    minesweeper/td/image_addr__0[5]
    SLICE_X71Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.948 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.948    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.498 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.498    minesweeper/td/image_addr_carry_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.754 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.207    14.962    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         1.615    13.979    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.664    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                 -1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.071 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    display/counter_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.058 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.058    display/counter_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.035 r  display/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    display/counter_reg[8]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.033 r  display/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.033    display/counter_reg[8]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.084    display/counter_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  display/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    display/counter_reg[12]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.581    -0.583    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X77Y127        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.078    -0.364    MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]
    SLICE_X76Y127        LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000    -0.319    MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X76Y127        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.851    -0.822    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X76Y127        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        FDRE (Hold_fdre_C_D)         0.120    -0.450    MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.584    -0.580    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X77Y131        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.087    -0.352    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]
    SLICE_X76Y131        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X76Y131        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.855    -0.818    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X76Y131        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.251    -0.567    
    SLICE_X76Y131        FDRE (Hold_fdre_C_D)         0.121    -0.446    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.084    display/counter_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  display/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    display/counter_reg[12]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.084    display/counter_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.005 r  display/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.005    display/counter_reg[12]_i_1_n_6
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.558    -0.606    minesweeper/td/clk_out1
    SLICE_X69Y114        FDRE                                         r  minesweeper/td/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  minesweeper/td/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.353    mouse_renderer/pixel_reg[11]_0[10]
    SLICE_X69Y115        FDRE                                         r  mouse_renderer/pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=525, routed)         0.828    -0.845    mouse_renderer/clk_out1
    SLICE_X69Y115        FDRE                                         r  mouse_renderer/pixel_reg[10]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.075    -0.517    mouse_renderer/pixel_reg[10]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y32     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y32     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y49     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y49     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y40     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y40     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y112    minesweeper/vcount_reg[1][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



