library IEEE;
use IEEE.std_logic_1164.all;

entity onehot is
  port(
	  clk : in std_logic;
	  reset : in std_logic;
	  count : out std_logic_vector(7 downto 0)
  );
end onehot;

architecture synth of onehot is
begin
  count <= "00000000";
end;

