Classic Timing Analyzer report for Multip_16bits
Mon Sep 07 23:35:59 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'start'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.903 ns                         ; Data_2[0]     ; b_input[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.247 ns                        ; mul[10]$latch ; mul[10]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.392 ns                         ; start         ; n_state    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 120.42 MHz ( period = 8.304 ns ) ; n_state       ; c_state    ; clk        ; clk      ; 0            ;
; Clock Setup: 'start'         ; N/A                                      ; None          ; 234.52 MHz ( period = 4.264 ns ) ; mul_s[2]      ; mul_s[11]  ; start      ; start    ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; c_state       ; mul_s[11]  ; clk        ; clk      ; 37           ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;            ;            ;          ; 37           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+-------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 120.42 MHz ( period = 8.304 ns )               ; n_state     ; c_state       ; clk        ; clk      ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; 162.65 MHz ( period = 6.148 ns )               ; mul_s[2]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; 163.56 MHz ( period = 6.114 ns )               ; mul_s[5]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 164.50 MHz ( period = 6.079 ns )               ; mul_s[2]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 165.43 MHz ( period = 6.045 ns )               ; mul_s[5]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 167.34 MHz ( period = 5.976 ns )               ; mul_s[1]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 167.93 MHz ( period = 5.955 ns )               ; mul_s[2]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 168.89 MHz ( period = 5.921 ns )               ; mul_s[5]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; mul_s[2]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; 169.29 MHz ( period = 5.907 ns )               ; mul_s[1]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 169.92 MHz ( period = 5.885 ns )               ; mul_s[0]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; 170.18 MHz ( period = 5.876 ns )               ; mul_s[5]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; 170.74 MHz ( period = 5.857 ns )               ; mul_s[2]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 170.85 MHz ( period = 5.853 ns )               ; mul_s[3]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 171.70 MHz ( period = 5.824 ns )               ; mul_s[4]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A   ; 171.73 MHz ( period = 5.823 ns )               ; mul_s[5]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 171.94 MHz ( period = 5.816 ns )               ; mul_s[0]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 172.35 MHz ( period = 5.802 ns )               ; mul_s[2]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 172.89 MHz ( period = 5.784 ns )               ; mul_s[3]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 2.991 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; mul_s[1]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 3.075 ns                ;
; N/A   ; 173.31 MHz ( period = 5.770 ns )               ; mul_s[7]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; mul_s[5]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.901 ns                ;
; N/A   ; 173.76 MHz ( period = 5.755 ns )               ; mul_s[4]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 174.28 MHz ( period = 5.738 ns )               ; mul_s[1]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 3.159 ns                ;
; N/A   ; 175.04 MHz ( period = 5.713 ns )               ; mul_s[8]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 175.10 MHz ( period = 5.711 ns )               ; mul_s[6]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 175.41 MHz ( period = 5.701 ns )               ; mul_s[7]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 175.69 MHz ( period = 5.692 ns )               ; mul_s[0]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.978 ns                ;
; N/A   ; 175.90 MHz ( period = 5.685 ns )               ; mul_s[1]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 176.68 MHz ( period = 5.660 ns )               ; mul_s[3]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.901 ns                ;
; N/A   ; 177.09 MHz ( period = 5.647 ns )               ; mul_s[0]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 177.24 MHz ( period = 5.642 ns )               ; mul_s[6]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 2.848 ns                ;
; N/A   ; 177.59 MHz ( period = 5.631 ns )               ; mul_s[4]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 177.62 MHz ( period = 5.630 ns )               ; mul_s[1]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.915 ns                ;
; N/A   ; 178.09 MHz ( period = 5.615 ns )               ; mul_s[3]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.985 ns                ;
; N/A   ; 178.76 MHz ( period = 5.594 ns )               ; mul_s[0]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 179.02 MHz ( period = 5.586 ns )               ; mul_s[4]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 179.31 MHz ( period = 5.577 ns )               ; mul_s[7]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A   ; 179.79 MHz ( period = 5.562 ns )               ; mul_s[3]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; mul_s[2]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; mul_s[0]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 180.73 MHz ( period = 5.533 ns )               ; mul_s[4]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.767 ns                ;
; N/A   ; 180.77 MHz ( period = 5.532 ns )               ; mul_s[7]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 181.16 MHz ( period = 5.520 ns )               ; mul_s[8]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 181.23 MHz ( period = 5.518 ns )               ; mul_s[6]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 181.59 MHz ( period = 5.507 ns )               ; mul_s[3]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.741 ns                ;
; N/A   ; 181.65 MHz ( period = 5.505 ns )               ; mul_s[5]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.825 ns                ;
; N/A   ; 182.52 MHz ( period = 5.479 ns )               ; mul_s[7]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; 182.55 MHz ( period = 5.478 ns )               ; mul_s[4]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 182.65 MHz ( period = 5.475 ns )               ; mul_s[8]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 182.72 MHz ( period = 5.473 ns )               ; mul_s[6]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 183.99 MHz ( period = 5.435 ns )               ; mul_s[2]    ; mul_s[3]      ; clk        ; clk      ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 184.43 MHz ( period = 5.422 ns )               ; mul_s[8]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 184.50 MHz ( period = 5.420 ns )               ; mul_s[6]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 185.77 MHz ( period = 5.383 ns )               ; mul_s[11]   ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 185.91 MHz ( period = 5.379 ns )               ; mul_s[9]    ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 186.32 MHz ( period = 5.367 ns )               ; mul_s[1]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.839 ns                ;
; N/A   ; 186.39 MHz ( period = 5.365 ns )               ; mul_s[6]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A   ; 186.60 MHz ( period = 5.359 ns )               ; mul_s[11]   ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 187.51 MHz ( period = 5.333 ns )               ; mul_s[2]    ; mul_s[4]      ; clk        ; clk      ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 187.55 MHz ( period = 5.332 ns )               ; mul_s[8]    ; mul_s[8]      ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.90 MHz ( period = 5.322 ns )               ; mul_s[2]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 188.93 MHz ( period = 5.293 ns )               ; mul_s[10]   ; mul_s[11]     ; clk        ; clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 189.54 MHz ( period = 5.276 ns )               ; mul_s[0]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 189.86 MHz ( period = 5.267 ns )               ; mul_s[1]    ; mul_s[2]      ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; 190.01 MHz ( period = 5.263 ns )               ; mul_s[1]    ; mul_s[3]      ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; 190.69 MHz ( period = 5.244 ns )               ; mul_s[3]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.665 ns                ;
; N/A   ; 191.75 MHz ( period = 5.215 ns )               ; mul_s[4]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.636 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns )               ; mul_s[0]    ; mul_s[2]      ; clk        ; clk      ; None                        ; None                      ; 2.439 ns                ;
; N/A   ; 193.35 MHz ( period = 5.172 ns )               ; mul_s[0]    ; mul_s[3]      ; clk        ; clk      ; None                        ; None                      ; 2.636 ns                ;
; N/A   ; 193.76 MHz ( period = 5.161 ns )               ; mul_s[1]    ; mul_s[4]      ; clk        ; clk      ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; 194.17 MHz ( period = 5.150 ns )               ; mul_s[1]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; mul_s[9]    ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 194.63 MHz ( period = 5.138 ns )               ; b_input[9]  ; n_state       ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; 195.16 MHz ( period = 5.124 ns )               ; mul_s[2]    ; mul_s[2]      ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 195.77 MHz ( period = 5.108 ns )               ; mul_s[7]    ; mul_s[7]      ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; 196.54 MHz ( period = 5.088 ns )               ; mul_s[9]    ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 197.24 MHz ( period = 5.070 ns )               ; mul_s[0]    ; mul_s[4]      ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 197.67 MHz ( period = 5.059 ns )               ; mul_s[0]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; mul_s[3]    ; mul_s[4]      ; clk        ; clk      ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 198.93 MHz ( period = 5.027 ns )               ; mul_s[3]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; 199.92 MHz ( period = 5.002 ns )               ; mul_s[10]   ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 200.08 MHz ( period = 4.998 ns )               ; mul_s[4]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; mul_s[5]    ; mul_s[5]      ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 203.00 MHz ( period = 4.926 ns )               ; mul_s[0]    ; mul_s[1]      ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns )               ; mul_s[9]    ; mul_s[9]      ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 206.48 MHz ( period = 4.843 ns )               ; mul_s[0]    ; mul_s[0]      ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; mul_s[3]    ; mul_s[3]      ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A   ; 208.68 MHz ( period = 4.792 ns )               ; b_input[0]  ; b_input[10]   ; clk        ; clk      ; None                        ; None                      ; 3.911 ns                ;
; N/A   ; 208.90 MHz ( period = 4.787 ns )               ; mul_s[6]    ; mul_s[6]      ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; 210.97 MHz ( period = 4.740 ns )               ; mul_s[10]   ; mul_s[10]     ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 212.72 MHz ( period = 4.701 ns )               ; mul_s[1]    ; mul_s[1]      ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns )               ; mul_s[4]    ; mul_s[4]      ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; 213.04 MHz ( period = 4.694 ns )               ; b_input[11] ; n_state       ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns )               ; b_input[0]  ; b_input[9]    ; clk        ; clk      ; None                        ; None                      ; 3.850 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns )               ; b_input[10] ; n_state       ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; 234.58 MHz ( period = 4.263 ns )               ; b_input[0]  ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 3.403 ns                ;
; N/A   ; 235.52 MHz ( period = 4.246 ns )               ; b_input[12] ; n_state       ; clk        ; clk      ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; mul_s[12]   ; mul_s[12]     ; clk        ; clk      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns )               ; b_input[0]  ; b_input[11]   ; clk        ; clk      ; None                        ; None                      ; 3.362 ns                ;
; N/A   ; 244.62 MHz ( period = 4.088 ns )               ; b_input[9]  ; b_input[10]   ; clk        ; clk      ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 261.51 MHz ( period = 3.824 ns )               ; b_input[0]  ; b_input[0]    ; clk        ; clk      ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; mul_s[12]   ; mul[12]$latch ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; b_input[10] ; b_input[10]   ; clk        ; clk      ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns )               ; b_input[9]  ; b_input[9]    ; clk        ; clk      ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 280.98 MHz ( period = 3.559 ns )               ; b_input[9]  ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 2.695 ns                ;
; N/A   ; 287.44 MHz ( period = 3.479 ns )               ; b_input[9]  ; b_input[11]   ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 291.97 MHz ( period = 3.425 ns )               ; b_input[10] ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; b_input[11] ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 298.95 MHz ( period = 3.345 ns )               ; b_input[10] ; b_input[11]   ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; mul_s[0]    ; mul[0]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; mul_s[7]    ; mul[7]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; mul_s[5]    ; mul[5]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; mul_s[9]    ; mul[9]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.899 ns                ;
; N/A   ; 333.56 MHz ( period = 2.998 ns )               ; mul_s[2]    ; mul[2]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; 333.67 MHz ( period = 2.997 ns )               ; mul_s[11]   ; mul[11]$latch ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; 334.90 MHz ( period = 2.986 ns )               ; b_input[11] ; b_input[11]   ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mul_s[6]    ; mul[6]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; mul_s[8]    ; mul[8]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; 351.99 MHz ( period = 2.841 ns )               ; mul_s[3]    ; mul[3]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; 352.24 MHz ( period = 2.839 ns )               ; mul_s[4]    ; mul[4]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; 368.46 MHz ( period = 2.714 ns )               ; b_input[12] ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 370.78 MHz ( period = 2.697 ns )               ; mul_s[1]    ; mul[1]$latch  ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; mul_s[10]   ; mul[10]$latch ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; 435.92 MHz ( period = 2.294 ns )               ; c_state     ; b_input[0]    ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; c_state     ; b_input[10]   ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; c_state     ; b_input[9]    ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; c_state     ; n_state       ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; c_state     ; b_input[12]   ; clk        ; clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; c_state     ; b_input[11]   ; clk        ; clk      ; None                        ; None                      ; 1.010 ns                ;
+-------+------------------------------------------------+-------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start'                                                                                                                                                         ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 234.52 MHz ( period = 4.264 ns ) ; mul_s[2]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; 236.41 MHz ( period = 4.230 ns ) ; mul_s[5]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns ) ; mul_s[2]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 240.33 MHz ( period = 4.161 ns ) ; mul_s[5]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 244.38 MHz ( period = 4.092 ns ) ; mul_s[1]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 245.64 MHz ( period = 4.071 ns ) ; mul_s[2]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 247.71 MHz ( period = 4.037 ns ) ; mul_s[5]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 248.39 MHz ( period = 4.026 ns ) ; mul_s[2]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; 248.57 MHz ( period = 4.023 ns ) ; mul_s[1]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 249.94 MHz ( period = 4.001 ns ) ; mul_s[0]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; 250.50 MHz ( period = 3.992 ns ) ; mul_s[5]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; 251.70 MHz ( period = 3.973 ns ) ; mul_s[2]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 251.95 MHz ( period = 3.969 ns ) ; mul_s[3]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 253.81 MHz ( period = 3.940 ns ) ; mul_s[4]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.042 ns                ;
; N/A   ; 253.87 MHz ( period = 3.939 ns ) ; mul_s[5]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns ) ; mul_s[0]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 255.23 MHz ( period = 3.918 ns ) ; mul_s[2]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 256.41 MHz ( period = 3.900 ns ) ; mul_s[3]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 2.991 ns                ;
; N/A   ; 256.48 MHz ( period = 3.899 ns ) ; mul_s[1]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 3.075 ns                ;
; N/A   ; 257.33 MHz ( period = 3.886 ns ) ; mul_s[7]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns ) ; mul_s[5]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.901 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns ) ; mul_s[4]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; mul_s[1]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 3.159 ns                ;
; N/A   ; 261.16 MHz ( period = 3.829 ns ) ; mul_s[8]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 261.30 MHz ( period = 3.827 ns ) ; mul_s[6]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns ) ; mul_s[7]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns ) ; mul_s[0]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.978 ns                ;
; N/A   ; 263.09 MHz ( period = 3.801 ns ) ; mul_s[1]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 264.83 MHz ( period = 3.776 ns ) ; mul_s[3]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.901 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns ) ; mul_s[0]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 266.10 MHz ( period = 3.758 ns ) ; mul_s[6]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 2.848 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; mul_s[4]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 266.95 MHz ( period = 3.746 ns ) ; mul_s[1]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.915 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns ) ; mul_s[3]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.985 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns ) ; mul_s[0]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 270.12 MHz ( period = 3.702 ns ) ; mul_s[4]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns ) ; mul_s[7]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.882 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns ) ; mul_s[3]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 273.60 MHz ( period = 3.655 ns ) ; mul_s[2]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 273.60 MHz ( period = 3.655 ns ) ; mul_s[0]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 274.05 MHz ( period = 3.649 ns ) ; mul_s[4]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.767 ns                ;
; N/A   ; 274.12 MHz ( period = 3.648 ns ) ; mul_s[7]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns ) ; mul_s[8]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; mul_s[6]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 276.01 MHz ( period = 3.623 ns ) ; mul_s[3]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.741 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns ) ; mul_s[5]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.825 ns                ;
; N/A   ; 278.16 MHz ( period = 3.595 ns ) ; mul_s[7]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; mul_s[4]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 278.47 MHz ( period = 3.591 ns ) ; mul_s[8]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 278.63 MHz ( period = 3.589 ns ) ; mul_s[6]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 281.61 MHz ( period = 3.551 ns ) ; mul_s[2]  ; mul_s[3]  ; start      ; start    ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns ) ; mul_s[8]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns ) ; mul_s[6]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; mul_s[11] ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 286.12 MHz ( period = 3.495 ns ) ; mul_s[9]  ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns ) ; mul_s[1]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.839 ns                ;
; N/A   ; 287.27 MHz ( period = 3.481 ns ) ; mul_s[6]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.598 ns                ;
; N/A   ; 287.77 MHz ( period = 3.475 ns ) ; mul_s[11] ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 289.94 MHz ( period = 3.449 ns ) ; mul_s[2]  ; mul_s[4]  ; start      ; start    ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns ) ; mul_s[8]  ; mul_s[8]  ; start      ; start    ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; mul_s[2]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns ) ; mul_s[10] ; mul_s[11] ; start      ; start    ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns ) ; mul_s[0]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 295.60 MHz ( period = 3.383 ns ) ; mul_s[1]  ; mul_s[2]  ; start      ; start    ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; 295.95 MHz ( period = 3.379 ns ) ; mul_s[1]  ; mul_s[3]  ; start      ; start    ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns ) ; mul_s[3]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.665 ns                ;
; N/A   ; 300.21 MHz ( period = 3.331 ns ) ; mul_s[4]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.636 ns                ;
; N/A   ; 303.77 MHz ( period = 3.292 ns ) ; mul_s[0]  ; mul_s[2]  ; start      ; start    ; None                        ; None                      ; 2.439 ns                ;
; N/A   ; 304.14 MHz ( period = 3.288 ns ) ; mul_s[0]  ; mul_s[3]  ; start      ; start    ; None                        ; None                      ; 2.636 ns                ;
; N/A   ; 305.16 MHz ( period = 3.277 ns ) ; mul_s[1]  ; mul_s[4]  ; start      ; start    ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; 306.18 MHz ( period = 3.266 ns ) ; mul_s[1]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 307.03 MHz ( period = 3.257 ns ) ; mul_s[9]  ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 308.64 MHz ( period = 3.240 ns ) ; mul_s[2]  ; mul_s[2]  ; start      ; start    ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 310.17 MHz ( period = 3.224 ns ) ; mul_s[7]  ; mul_s[7]  ; start      ; start    ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns ) ; mul_s[9]  ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 313.87 MHz ( period = 3.186 ns ) ; mul_s[0]  ; mul_s[4]  ; start      ; start    ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 314.96 MHz ( period = 3.175 ns ) ; mul_s[0]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; 317.06 MHz ( period = 3.154 ns ) ; mul_s[3]  ; mul_s[4]  ; start      ; start    ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 318.17 MHz ( period = 3.143 ns ) ; mul_s[3]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; mul_s[10] ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns ) ; mul_s[4]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 323.73 MHz ( period = 3.089 ns ) ; mul_s[5]  ; mul_s[5]  ; start      ; start    ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns ) ; mul_s[0]  ; mul_s[1]  ; start      ; start    ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 334.45 MHz ( period = 2.990 ns ) ; mul_s[9]  ; mul_s[9]  ; start      ; start    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 337.95 MHz ( period = 2.959 ns ) ; mul_s[0]  ; mul_s[0]  ; start      ; start    ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns ) ; mul_s[3]  ; mul_s[3]  ; start      ; start    ; None                        ; None                      ; 2.247 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns ) ; mul_s[6]  ; mul_s[6]  ; start      ; start    ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; 350.14 MHz ( period = 2.856 ns ) ; mul_s[10] ; mul_s[10] ; start      ; start    ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns ) ; mul_s[1]  ; mul_s[1]  ; start      ; start    ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 355.49 MHz ( period = 2.813 ns ) ; mul_s[4]  ; mul_s[4]  ; start      ; start    ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; 433.84 MHz ( period = 2.305 ns ) ; mul_s[12] ; mul_s[12] ; start      ; start    ; None                        ; None                      ; 1.344 ns                ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                   ;
+------------------------------------------+-------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From        ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[11]     ; clk        ; clk      ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[8]      ; clk        ; clk      ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[1]      ; clk        ; clk      ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[10]     ; clk        ; clk      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[2]      ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[5]      ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[9]      ; clk        ; clk      ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[4]      ; clk        ; clk      ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[12]     ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[0]      ; clk        ; clk      ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[6]      ; clk        ; clk      ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[7]      ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; mul_s[3]      ; clk        ; clk      ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[0]  ; rdy$latch     ; clk        ; clk      ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[12] ; rdy$latch     ; clk        ; clk      ; None                       ; None                       ; 1.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[10] ; rdy$latch     ; clk        ; clk      ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[11] ; rdy$latch     ; clk        ; clk      ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; c_state     ; n_state       ; clk        ; clk      ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[9]  ; rdy$latch     ; clk        ; clk      ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[8]    ; mul[8]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[4]    ; mul[4]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[3]    ; mul[3]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[6]    ; mul[6]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[10]   ; mul[10]$latch ; clk        ; clk      ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[1]    ; mul[1]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[2]    ; mul[2]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[11]   ; mul[11]$latch ; clk        ; clk      ; None                       ; None                       ; 0.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[9]    ; mul[9]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[7]    ; mul[7]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[0]    ; mul[0]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[5]    ; mul[5]$latch  ; clk        ; clk      ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[12]   ; mul[12]$latch ; clk        ; clk      ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[12] ; n_state       ; clk        ; clk      ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[10] ; n_state       ; clk        ; clk      ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; mul_s[12]   ; mul_s[12]     ; clk        ; clk      ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[11] ; n_state       ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_input[9]  ; n_state       ; clk        ; clk      ; None                       ; None                       ; 2.117 ns                 ;
+------------------------------------------+-------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To          ; To Clock ;
+-------+--------------+------------+------------+-------------+----------+
; N/A   ; None         ; 4.903 ns   ; Data_2[0]  ; b_input[0]  ; clk      ;
; N/A   ; None         ; 4.812 ns   ; Data_2[10] ; b_input[10] ; clk      ;
; N/A   ; None         ; 4.694 ns   ; Data_2[9]  ; b_input[9]  ; clk      ;
; N/A   ; None         ; 4.259 ns   ; Data_1[0]  ; mul_s[11]   ; start    ;
; N/A   ; None         ; 4.190 ns   ; Data_1[0]  ; mul_s[8]    ; start    ;
; N/A   ; None         ; 4.129 ns   ; Data_1[1]  ; mul_s[11]   ; start    ;
; N/A   ; None         ; 4.066 ns   ; Data_1[0]  ; mul_s[9]    ; start    ;
; N/A   ; None         ; 4.060 ns   ; Data_1[1]  ; mul_s[8]    ; start    ;
; N/A   ; None         ; 4.021 ns   ; Data_1[0]  ; mul_s[10]   ; start    ;
; N/A   ; None         ; 3.993 ns   ; Data_2[11] ; b_input[11] ; clk      ;
; N/A   ; None         ; 3.986 ns   ; Data_1[2]  ; mul_s[11]   ; start    ;
; N/A   ; None         ; 3.968 ns   ; Data_1[0]  ; mul_s[12]   ; start    ;
; N/A   ; None         ; 3.936 ns   ; Data_1[1]  ; mul_s[9]    ; start    ;
; N/A   ; None         ; 3.917 ns   ; Data_1[2]  ; mul_s[8]    ; start    ;
; N/A   ; None         ; 3.913 ns   ; Data_1[0]  ; mul_s[7]    ; start    ;
; N/A   ; None         ; 3.892 ns   ; Data_2[12] ; b_input[12] ; clk      ;
; N/A   ; None         ; 3.891 ns   ; Data_1[1]  ; mul_s[10]   ; start    ;
; N/A   ; None         ; 3.838 ns   ; Data_1[1]  ; mul_s[12]   ; start    ;
; N/A   ; None         ; 3.793 ns   ; Data_1[2]  ; mul_s[9]    ; start    ;
; N/A   ; None         ; 3.783 ns   ; Data_1[1]  ; mul_s[7]    ; start    ;
; N/A   ; None         ; 3.748 ns   ; Data_1[2]  ; mul_s[10]   ; start    ;
; N/A   ; None         ; 3.695 ns   ; Data_1[2]  ; mul_s[12]   ; start    ;
; N/A   ; None         ; 3.650 ns   ; Data_1[0]  ; mul_s[6]    ; start    ;
; N/A   ; None         ; 3.640 ns   ; Data_1[2]  ; mul_s[7]    ; start    ;
; N/A   ; None         ; 3.550 ns   ; Data_1[0]  ; mul_s[2]    ; start    ;
; N/A   ; None         ; 3.546 ns   ; Data_1[0]  ; mul_s[3]    ; start    ;
; N/A   ; None         ; 3.520 ns   ; Data_1[1]  ; mul_s[6]    ; start    ;
; N/A   ; None         ; 3.444 ns   ; Data_1[0]  ; mul_s[4]    ; start    ;
; N/A   ; None         ; 3.433 ns   ; Data_1[0]  ; mul_s[5]    ; start    ;
; N/A   ; None         ; 3.420 ns   ; Data_1[1]  ; mul_s[2]    ; start    ;
; N/A   ; None         ; 3.416 ns   ; Data_1[1]  ; mul_s[3]    ; start    ;
; N/A   ; None         ; 3.377 ns   ; Data_1[2]  ; mul_s[6]    ; start    ;
; N/A   ; None         ; 3.314 ns   ; Data_1[1]  ; mul_s[4]    ; start    ;
; N/A   ; None         ; 3.303 ns   ; Data_1[1]  ; mul_s[5]    ; start    ;
; N/A   ; None         ; 3.300 ns   ; Data_1[0]  ; mul_s[1]    ; start    ;
; N/A   ; None         ; 3.273 ns   ; Data_1[2]  ; mul_s[3]    ; start    ;
; N/A   ; None         ; 3.213 ns   ; Data_1[0]  ; mul_s[0]    ; start    ;
; N/A   ; None         ; 3.171 ns   ; Data_1[2]  ; mul_s[4]    ; start    ;
; N/A   ; None         ; 3.160 ns   ; Data_1[2]  ; mul_s[5]    ; start    ;
; N/A   ; None         ; 2.987 ns   ; Data_1[0]  ; mul_s[11]   ; clk      ;
; N/A   ; None         ; 2.965 ns   ; Data_1[2]  ; mul_s[2]    ; start    ;
; N/A   ; None         ; 2.918 ns   ; Data_1[0]  ; mul_s[8]    ; clk      ;
; N/A   ; None         ; 2.857 ns   ; Data_1[1]  ; mul_s[11]   ; clk      ;
; N/A   ; None         ; 2.855 ns   ; Data_1[1]  ; mul_s[1]    ; start    ;
; N/A   ; None         ; 2.794 ns   ; Data_1[0]  ; mul_s[9]    ; clk      ;
; N/A   ; None         ; 2.788 ns   ; Data_1[1]  ; mul_s[8]    ; clk      ;
; N/A   ; None         ; 2.749 ns   ; Data_1[0]  ; mul_s[10]   ; clk      ;
; N/A   ; None         ; 2.714 ns   ; Data_1[2]  ; mul_s[11]   ; clk      ;
; N/A   ; None         ; 2.696 ns   ; Data_1[0]  ; mul_s[12]   ; clk      ;
; N/A   ; None         ; 2.664 ns   ; Data_1[1]  ; mul_s[9]    ; clk      ;
; N/A   ; None         ; 2.645 ns   ; Data_1[2]  ; mul_s[8]    ; clk      ;
; N/A   ; None         ; 2.641 ns   ; Data_1[0]  ; mul_s[7]    ; clk      ;
; N/A   ; None         ; 2.619 ns   ; Data_1[1]  ; mul_s[10]   ; clk      ;
; N/A   ; None         ; 2.566 ns   ; Data_1[1]  ; mul_s[12]   ; clk      ;
; N/A   ; None         ; 2.521 ns   ; Data_1[2]  ; mul_s[9]    ; clk      ;
; N/A   ; None         ; 2.511 ns   ; Data_1[1]  ; mul_s[7]    ; clk      ;
; N/A   ; None         ; 2.476 ns   ; Data_1[2]  ; mul_s[10]   ; clk      ;
; N/A   ; None         ; 2.423 ns   ; Data_1[2]  ; mul_s[12]   ; clk      ;
; N/A   ; None         ; 2.378 ns   ; Data_1[0]  ; mul_s[6]    ; clk      ;
; N/A   ; None         ; 2.368 ns   ; Data_1[2]  ; mul_s[7]    ; clk      ;
; N/A   ; None         ; 2.278 ns   ; Data_1[0]  ; mul_s[2]    ; clk      ;
; N/A   ; None         ; 2.274 ns   ; Data_1[0]  ; mul_s[3]    ; clk      ;
; N/A   ; None         ; 2.248 ns   ; Data_1[1]  ; mul_s[6]    ; clk      ;
; N/A   ; None         ; 2.172 ns   ; Data_1[0]  ; mul_s[4]    ; clk      ;
; N/A   ; None         ; 2.161 ns   ; Data_1[0]  ; mul_s[5]    ; clk      ;
; N/A   ; None         ; 2.148 ns   ; Data_1[1]  ; mul_s[2]    ; clk      ;
; N/A   ; None         ; 2.144 ns   ; Data_1[1]  ; mul_s[3]    ; clk      ;
; N/A   ; None         ; 2.105 ns   ; Data_1[2]  ; mul_s[6]    ; clk      ;
; N/A   ; None         ; 2.042 ns   ; Data_1[1]  ; mul_s[4]    ; clk      ;
; N/A   ; None         ; 2.031 ns   ; Data_1[1]  ; mul_s[5]    ; clk      ;
; N/A   ; None         ; 2.028 ns   ; Data_1[0]  ; mul_s[1]    ; clk      ;
; N/A   ; None         ; 2.001 ns   ; Data_1[2]  ; mul_s[3]    ; clk      ;
; N/A   ; None         ; 1.941 ns   ; Data_1[0]  ; mul_s[0]    ; clk      ;
; N/A   ; None         ; 1.899 ns   ; Data_1[2]  ; mul_s[4]    ; clk      ;
; N/A   ; None         ; 1.888 ns   ; Data_1[2]  ; mul_s[5]    ; clk      ;
; N/A   ; None         ; 1.693 ns   ; Data_1[2]  ; mul_s[2]    ; clk      ;
; N/A   ; None         ; 1.583 ns   ; Data_1[1]  ; mul_s[1]    ; clk      ;
; N/A   ; None         ; -0.587 ns  ; start      ; n_state     ; clk      ;
+-------+--------------+------------+------------+-------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+---------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To      ; From Clock ;
+-------+--------------+------------+---------------+---------+------------+
; N/A   ; None         ; 13.247 ns  ; mul[10]$latch ; mul[10] ; clk        ;
; N/A   ; None         ; 13.180 ns  ; mul[6]$latch  ; mul[6]  ; clk        ;
; N/A   ; None         ; 13.110 ns  ; mul[3]$latch  ; mul[3]  ; clk        ;
; N/A   ; None         ; 13.060 ns  ; mul[1]$latch  ; mul[1]  ; clk        ;
; N/A   ; None         ; 12.955 ns  ; mul[9]$latch  ; mul[9]  ; clk        ;
; N/A   ; None         ; 12.947 ns  ; mul[5]$latch  ; mul[5]  ; clk        ;
; N/A   ; None         ; 12.895 ns  ; mul[2]$latch  ; mul[2]  ; clk        ;
; N/A   ; None         ; 12.774 ns  ; mul[4]$latch  ; mul[4]  ; clk        ;
; N/A   ; None         ; 12.715 ns  ; mul[0]$latch  ; mul[0]  ; clk        ;
; N/A   ; None         ; 12.625 ns  ; mul[7]$latch  ; mul[7]  ; clk        ;
; N/A   ; None         ; 12.406 ns  ; mul[12]$latch ; mul[12] ; clk        ;
; N/A   ; None         ; 12.401 ns  ; mul[11]$latch ; mul[11] ; clk        ;
; N/A   ; None         ; 12.350 ns  ; mul[8]$latch  ; mul[8]  ; clk        ;
; N/A   ; None         ; 10.903 ns  ; rdy$latch     ; rdy     ; clk        ;
+-------+--------------+------------+---------------+---------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To          ; To Clock ;
+---------------+-------------+-----------+------------+-------------+----------+
; N/A           ; None        ; 3.392 ns  ; start      ; n_state     ; clk      ;
; N/A           ; None        ; 1.809 ns  ; Data_1[0]  ; mul_s[0]    ; clk      ;
; N/A           ; None        ; 1.594 ns  ; Data_1[2]  ; mul_s[2]    ; clk      ;
; N/A           ; None        ; 1.259 ns  ; Data_1[1]  ; mul_s[1]    ; clk      ;
; N/A           ; None        ; 0.678 ns  ; Data_1[2]  ; mul_s[4]    ; clk      ;
; N/A           ; None        ; 0.671 ns  ; Data_1[2]  ; mul_s[5]    ; clk      ;
; N/A           ; None        ; 0.580 ns  ; Data_1[2]  ; mul_s[3]    ; clk      ;
; N/A           ; None        ; 0.562 ns  ; Data_1[1]  ; mul_s[2]    ; clk      ;
; N/A           ; None        ; 0.549 ns  ; Data_1[0]  ; mul_s[1]    ; clk      ;
; N/A           ; None        ; 0.535 ns  ; Data_1[1]  ; mul_s[4]    ; clk      ;
; N/A           ; None        ; 0.528 ns  ; Data_1[1]  ; mul_s[5]    ; clk      ;
; N/A           ; None        ; 0.475 ns  ; Data_1[2]  ; mul_s[6]    ; clk      ;
; N/A           ; None        ; 0.437 ns  ; Data_1[1]  ; mul_s[3]    ; clk      ;
; N/A           ; None        ; 0.432 ns  ; Data_1[0]  ; mul_s[2]    ; clk      ;
; N/A           ; None        ; 0.422 ns  ; Data_1[2]  ; mul_s[12]   ; clk      ;
; N/A           ; None        ; 0.405 ns  ; Data_1[0]  ; mul_s[4]    ; clk      ;
; N/A           ; None        ; 0.398 ns  ; Data_1[0]  ; mul_s[5]    ; clk      ;
; N/A           ; None        ; 0.334 ns  ; Data_1[2]  ; mul_s[7]    ; clk      ;
; N/A           ; None        ; 0.332 ns  ; Data_1[1]  ; mul_s[6]    ; clk      ;
; N/A           ; None        ; 0.307 ns  ; Data_1[0]  ; mul_s[3]    ; clk      ;
; N/A           ; None        ; 0.279 ns  ; Data_1[1]  ; mul_s[12]   ; clk      ;
; N/A           ; None        ; 0.238 ns  ; Data_1[2]  ; mul_s[9]    ; clk      ;
; N/A           ; None        ; 0.202 ns  ; Data_1[0]  ; mul_s[6]    ; clk      ;
; N/A           ; None        ; 0.191 ns  ; Data_1[1]  ; mul_s[7]    ; clk      ;
; N/A           ; None        ; 0.155 ns  ; Data_1[2]  ; mul_s[11]   ; clk      ;
; N/A           ; None        ; 0.149 ns  ; Data_1[0]  ; mul_s[12]   ; clk      ;
; N/A           ; None        ; 0.103 ns  ; Data_1[2]  ; mul_s[8]    ; clk      ;
; N/A           ; None        ; 0.102 ns  ; Data_1[2]  ; mul_s[10]   ; clk      ;
; N/A           ; None        ; 0.095 ns  ; Data_1[1]  ; mul_s[9]    ; clk      ;
; N/A           ; None        ; 0.061 ns  ; Data_1[0]  ; mul_s[7]    ; clk      ;
; N/A           ; None        ; 0.012 ns  ; Data_1[1]  ; mul_s[11]   ; clk      ;
; N/A           ; None        ; -0.035 ns ; Data_1[0]  ; mul_s[9]    ; clk      ;
; N/A           ; None        ; -0.040 ns ; Data_1[1]  ; mul_s[8]    ; clk      ;
; N/A           ; None        ; -0.041 ns ; Data_1[1]  ; mul_s[10]   ; clk      ;
; N/A           ; None        ; -0.118 ns ; Data_1[0]  ; mul_s[11]   ; clk      ;
; N/A           ; None        ; -0.170 ns ; Data_1[0]  ; mul_s[8]    ; clk      ;
; N/A           ; None        ; -0.171 ns ; Data_1[0]  ; mul_s[10]   ; clk      ;
; N/A           ; None        ; -1.347 ns ; Data_1[0]  ; mul_s[0]    ; start    ;
; N/A           ; None        ; -1.562 ns ; Data_1[2]  ; mul_s[2]    ; start    ;
; N/A           ; None        ; -1.897 ns ; Data_1[1]  ; mul_s[1]    ; start    ;
; N/A           ; None        ; -2.478 ns ; Data_1[2]  ; mul_s[4]    ; start    ;
; N/A           ; None        ; -2.485 ns ; Data_1[2]  ; mul_s[5]    ; start    ;
; N/A           ; None        ; -2.576 ns ; Data_1[2]  ; mul_s[3]    ; start    ;
; N/A           ; None        ; -2.594 ns ; Data_1[1]  ; mul_s[2]    ; start    ;
; N/A           ; None        ; -2.607 ns ; Data_1[0]  ; mul_s[1]    ; start    ;
; N/A           ; None        ; -2.621 ns ; Data_1[1]  ; mul_s[4]    ; start    ;
; N/A           ; None        ; -2.628 ns ; Data_1[1]  ; mul_s[5]    ; start    ;
; N/A           ; None        ; -2.681 ns ; Data_1[2]  ; mul_s[6]    ; start    ;
; N/A           ; None        ; -2.719 ns ; Data_1[1]  ; mul_s[3]    ; start    ;
; N/A           ; None        ; -2.724 ns ; Data_1[0]  ; mul_s[2]    ; start    ;
; N/A           ; None        ; -2.734 ns ; Data_1[2]  ; mul_s[12]   ; start    ;
; N/A           ; None        ; -2.751 ns ; Data_1[0]  ; mul_s[4]    ; start    ;
; N/A           ; None        ; -2.758 ns ; Data_1[0]  ; mul_s[5]    ; start    ;
; N/A           ; None        ; -2.822 ns ; Data_1[2]  ; mul_s[7]    ; start    ;
; N/A           ; None        ; -2.824 ns ; Data_1[1]  ; mul_s[6]    ; start    ;
; N/A           ; None        ; -2.849 ns ; Data_1[0]  ; mul_s[3]    ; start    ;
; N/A           ; None        ; -2.877 ns ; Data_1[1]  ; mul_s[12]   ; start    ;
; N/A           ; None        ; -2.918 ns ; Data_1[2]  ; mul_s[9]    ; start    ;
; N/A           ; None        ; -2.954 ns ; Data_1[0]  ; mul_s[6]    ; start    ;
; N/A           ; None        ; -2.965 ns ; Data_1[1]  ; mul_s[7]    ; start    ;
; N/A           ; None        ; -3.001 ns ; Data_1[2]  ; mul_s[11]   ; start    ;
; N/A           ; None        ; -3.007 ns ; Data_1[0]  ; mul_s[12]   ; start    ;
; N/A           ; None        ; -3.028 ns ; Data_2[12] ; b_input[12] ; clk      ;
; N/A           ; None        ; -3.053 ns ; Data_1[2]  ; mul_s[8]    ; start    ;
; N/A           ; None        ; -3.054 ns ; Data_1[2]  ; mul_s[10]   ; start    ;
; N/A           ; None        ; -3.061 ns ; Data_1[1]  ; mul_s[9]    ; start    ;
; N/A           ; None        ; -3.095 ns ; Data_1[0]  ; mul_s[7]    ; start    ;
; N/A           ; None        ; -3.144 ns ; Data_1[1]  ; mul_s[11]   ; start    ;
; N/A           ; None        ; -3.167 ns ; Data_2[11] ; b_input[11] ; clk      ;
; N/A           ; None        ; -3.191 ns ; Data_1[0]  ; mul_s[9]    ; start    ;
; N/A           ; None        ; -3.196 ns ; Data_1[1]  ; mul_s[8]    ; start    ;
; N/A           ; None        ; -3.197 ns ; Data_1[1]  ; mul_s[10]   ; start    ;
; N/A           ; None        ; -3.274 ns ; Data_1[0]  ; mul_s[11]   ; start    ;
; N/A           ; None        ; -3.326 ns ; Data_1[0]  ; mul_s[8]    ; start    ;
; N/A           ; None        ; -3.327 ns ; Data_1[0]  ; mul_s[10]   ; start    ;
; N/A           ; None        ; -3.862 ns ; Data_2[9]  ; b_input[9]  ; clk      ;
; N/A           ; None        ; -3.932 ns ; Data_2[10] ; b_input[10] ; clk      ;
; N/A           ; None        ; -4.017 ns ; Data_2[0]  ; b_input[0]  ; clk      ;
+---------------+-------------+-----------+------------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Sep 07 23:35:58 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multip_16bits -c Multip_16bits --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "b_input[0]" is a latch
    Warning: Node "n_state" is a latch
    Warning: Node "b_input[9]" is a latch
    Warning: Node "b_input[11]" is a latch
    Warning: Node "b_input[10]" is a latch
    Warning: Node "b_input[12]" is a latch
    Warning: Node "b_input[1]" is a latch
    Warning: Node "b_input[3]" is a latch
    Warning: Node "b_input[2]" is a latch
    Warning: Node "b_input[4]" is a latch
    Warning: Node "b_input[7]" is a latch
    Warning: Node "b_input[5]" is a latch
    Warning: Node "b_input[6]" is a latch
    Warning: Node "b_input[8]" is a latch
    Warning: Node "mul_s[0]" is a latch
    Warning: Node "mul_s[1]" is a latch
    Warning: Node "mul_s[2]" is a latch
    Warning: Node "mul_s[3]" is a latch
    Warning: Node "mul_s[4]" is a latch
    Warning: Node "mul_s[5]" is a latch
    Warning: Node "mul_s[6]" is a latch
    Warning: Node "mul_s[7]" is a latch
    Warning: Node "mul_s[8]" is a latch
    Warning: Node "mul_s[9]" is a latch
    Warning: Node "mul_s[10]" is a latch
    Warning: Node "mul_s[11]" is a latch
    Warning: Node "mul_s[12]" is a latch
    Warning: Node "rdy$latch" is a latch
    Warning: Node "mul[0]$latch" is a latch
    Warning: Node "mul[1]$latch" is a latch
    Warning: Node "mul[2]$latch" is a latch
    Warning: Node "mul[3]$latch" is a latch
    Warning: Node "mul[4]$latch" is a latch
    Warning: Node "mul[5]$latch" is a latch
    Warning: Node "mul[6]$latch" is a latch
    Warning: Node "mul[7]$latch" is a latch
    Warning: Node "mul[8]$latch" is a latch
    Warning: Node "mul[9]$latch" is a latch
    Warning: Node "mul[10]$latch" is a latch
    Warning: Node "mul[11]$latch" is a latch
    Warning: Node "mul[12]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "start" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "b_input[8]" as buffer
    Info: Detected ripple clock "b_input[6]" as buffer
    Info: Detected ripple clock "b_input[5]" as buffer
    Info: Detected ripple clock "b_input[7]" as buffer
    Info: Detected ripple clock "b_input[4]" as buffer
    Info: Detected ripple clock "b_input[2]" as buffer
    Info: Detected ripple clock "b_input[3]" as buffer
    Info: Detected ripple clock "b_input[1]" as buffer
    Info: Detected ripple clock "b_input[12]" as buffer
    Info: Detected ripple clock "b_input[10]" as buffer
    Info: Detected ripple clock "b_input[11]" as buffer
    Info: Detected ripple clock "b_input[9]" as buffer
    Info: Detected ripple clock "b_input[0]" as buffer
    Info: Detected gated clock "mul[12]~1" as buffer
    Info: Detected gated clock "Equal0~3" as buffer
    Info: Detected gated clock "n_state~3" as buffer
    Info: Detected gated clock "n_state~2" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "Equal0~2" as buffer
    Info: Detected ripple clock "c_state" as buffer
    Info: Detected gated clock "mul[12]~2" as buffer
Info: Clock "clk" has Internal fmax of 120.42 MHz between source register "n_state" and destination register "c_state" (period= 8.304 ns)
    Info: + Longest register to register delay is 0.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'
        Info: 2: + IC(0.263 ns) + CELL(0.366 ns) = 0.629 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
        Info: Total cell delay = 0.366 ns ( 58.19 % )
        Info: Total interconnect delay = 0.263 ns ( 41.81 % )
    Info: - Smallest clock skew is -3.559 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
            Info: Total cell delay = 1.387 ns ( 58.18 % )
            Info: Total interconnect delay = 0.997 ns ( 41.82 % )
        Info: - Longest clock path from clock "clk" to source register is 5.943 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
            Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul[12]~2'
            Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input[9]'
            Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'
            Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'
            Info: 7: + IC(0.260 ns) + CELL(0.150 ns) = 5.293 ns; Loc. = LCCOMB_X76_Y47_N22; Fanout = 1; COMB Node = 'n_state~2'
            Info: 8: + IC(0.257 ns) + CELL(0.393 ns) = 5.943 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'
            Info: Total cell delay = 3.028 ns ( 50.95 % )
            Info: Total interconnect delay = 2.915 ns ( 49.05 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "start" has Internal fmax of 234.52 MHz between source register "mul_s[2]" and destination register "mul_s[11]" (period= 4.264 ns)
    Info: + Longest register to register delay is 3.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X76_Y43_N2; Fanout = 3; REG Node = 'mul_s[2]'
        Info: 2: + IC(0.684 ns) + CELL(0.414 ns) = 1.098 ns; Loc. = LCCOMB_X78_Y43_N4; Fanout = 2; COMB Node = 'Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.169 ns; Loc. = LCCOMB_X78_Y43_N6; Fanout = 2; COMB Node = 'Add0~10'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.240 ns; Loc. = LCCOMB_X78_Y43_N8; Fanout = 2; COMB Node = 'Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.311 ns; Loc. = LCCOMB_X78_Y43_N10; Fanout = 2; COMB Node = 'Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.382 ns; Loc. = LCCOMB_X78_Y43_N12; Fanout = 2; COMB Node = 'Add0~19'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.541 ns; Loc. = LCCOMB_X78_Y43_N14; Fanout = 2; COMB Node = 'Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.612 ns; Loc. = LCCOMB_X78_Y43_N16; Fanout = 2; COMB Node = 'Add0~25'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.683 ns; Loc. = LCCOMB_X78_Y43_N18; Fanout = 2; COMB Node = 'Add0~28'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.754 ns; Loc. = LCCOMB_X78_Y43_N20; Fanout = 2; COMB Node = 'Add0~31'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.164 ns; Loc. = LCCOMB_X78_Y43_N22; Fanout = 1; COMB Node = 'Add0~33'
        Info: 12: + IC(0.730 ns) + CELL(0.150 ns) = 3.044 ns; Loc. = LCCOMB_X78_Y47_N30; Fanout = 1; COMB Node = 'Add0~35'
        Info: 13: + IC(0.244 ns) + CELL(0.150 ns) = 3.438 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s[11]'
        Info: Total cell delay = 1.780 ns ( 51.77 % )
        Info: Total interconnect delay = 1.658 ns ( 48.23 % )
    Info: - Smallest clock skew is 0.159 ns
        Info: + Shortest clock path from clock "start" to destination register is 5.722 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'
            Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'
            Info: 3: + IC(1.743 ns) + CELL(0.000 ns) = 3.885 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'
            Info: 4: + IC(1.566 ns) + CELL(0.271 ns) = 5.722 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s[11]'
            Info: Total cell delay = 1.406 ns ( 24.57 % )
            Info: Total interconnect delay = 4.316 ns ( 75.43 % )
        Info: - Longest clock path from clock "start" to source register is 5.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'
            Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'
            Info: 3: + IC(1.743 ns) + CELL(0.000 ns) = 3.885 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'
            Info: 4: + IC(1.528 ns) + CELL(0.150 ns) = 5.563 ns; Loc. = LCCOMB_X76_Y43_N2; Fanout = 3; REG Node = 'mul_s[2]'
            Info: Total cell delay = 1.285 ns ( 23.10 % )
            Info: Total interconnect delay = 4.278 ns ( 76.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.985 ns
Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "c_state" and destination pin or register "mul_s[11]" for clock "clk" (Hold time is 4.637 ns)
    Info: + Largest clock skew is 6.494 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.878 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
            Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul[12]~2'
            Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input[9]'
            Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'
            Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'
            Info: 7: + IC(0.265 ns) + CELL(0.150 ns) = 5.298 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'
            Info: 8: + IC(1.743 ns) + CELL(0.000 ns) = 7.041 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'
            Info: 9: + IC(1.566 ns) + CELL(0.271 ns) = 8.878 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s[11]'
            Info: Total cell delay = 2.906 ns ( 32.73 % )
            Info: Total interconnect delay = 5.972 ns ( 67.27 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
            Info: Total cell delay = 1.387 ns ( 58.18 % )
            Info: Total interconnect delay = 0.997 ns ( 41.82 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
        Info: 2: + IC(0.820 ns) + CELL(0.393 ns) = 1.213 ns; Loc. = LCCOMB_X78_Y47_N30; Fanout = 1; COMB Node = 'Add0~35'
        Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s[11]'
        Info: Total cell delay = 0.543 ns ( 33.79 % )
        Info: Total interconnect delay = 1.064 ns ( 66.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "b_input[0]" (data pin = "Data_2[0]", clock pin = "clk") is 4.903 ns
    Info: + Longest pin to register delay is 7.603 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E23; Fanout = 1; PIN Node = 'Data_2[0]'
        Info: 2: + IC(5.598 ns) + CELL(0.150 ns) = 6.578 ns; Loc. = LCCOMB_X77_Y43_N10; Fanout = 1; COMB Node = 'Add1~38'
        Info: 3: + IC(0.750 ns) + CELL(0.275 ns) = 7.603 ns; Loc. = LCCOMB_X76_Y47_N20; Fanout = 5; REG Node = 'b_input[0]'
        Info: Total cell delay = 1.255 ns ( 16.51 % )
        Info: Total interconnect delay = 6.348 ns ( 83.49 % )
    Info: + Micro setup delay of destination is 0.886 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.586 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
        Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul[12]~2'
        Info: 4: + IC(0.298 ns) + CELL(0.150 ns) = 3.586 ns; Loc. = LCCOMB_X76_Y47_N20; Fanout = 5; REG Node = 'b_input[0]'
        Info: Total cell delay = 1.937 ns ( 54.02 % )
        Info: Total interconnect delay = 1.649 ns ( 45.98 % )
Info: tco from clock "clk" to destination pin "mul[10]" through register "mul[10]$latch" is 13.247 ns
    Info: + Longest clock path from clock "clk" to source register is 9.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
        Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul[12]~2'
        Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input[9]'
        Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'
        Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'
        Info: 7: + IC(0.438 ns) + CELL(0.150 ns) = 5.471 ns; Loc. = LCCOMB_X76_Y47_N6; Fanout = 1; COMB Node = 'mul[12]~1'
        Info: 8: + IC(1.757 ns) + CELL(0.000 ns) = 7.228 ns; Loc. = CLKCTRL_G10; Fanout = 13; COMB Node = 'mul[12]~1clkctrl'
        Info: 9: + IC(1.554 ns) + CELL(0.275 ns) = 9.057 ns; Loc. = LCCOMB_X77_Y43_N30; Fanout = 1; REG Node = 'mul[10]$latch'
        Info: Total cell delay = 2.910 ns ( 32.13 % )
        Info: Total interconnect delay = 6.147 ns ( 67.87 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y43_N30; Fanout = 1; REG Node = 'mul[10]$latch'
        Info: 2: + IC(1.558 ns) + CELL(2.632 ns) = 4.190 ns; Loc. = PIN_H26; Fanout = 0; PIN Node = 'mul[10]'
        Info: Total cell delay = 2.632 ns ( 62.82 % )
        Info: Total interconnect delay = 1.558 ns ( 37.18 % )
Info: th for register "n_state" (data pin = "start", clock pin = "clk") is 3.392 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'
        Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul[12]~2'
        Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input[9]'
        Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'
        Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'
        Info: 7: + IC(0.260 ns) + CELL(0.150 ns) = 5.293 ns; Loc. = LCCOMB_X76_Y47_N22; Fanout = 1; COMB Node = 'n_state~2'
        Info: 8: + IC(0.257 ns) + CELL(0.393 ns) = 5.943 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'
        Info: Total cell delay = 3.028 ns ( 50.95 % )
        Info: Total interconnect delay = 2.915 ns ( 49.05 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.551 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'
        Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 2.551 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'
        Info: Total cell delay = 1.285 ns ( 50.37 % )
        Info: Total interconnect delay = 1.266 ns ( 49.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Mon Sep 07 23:35:59 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


