 Timing Path to OVF 
  
 Path Start Point : Res_reg[63] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D    DLH_X2  Fall  2.0830 0.0000 0.0100          1.10965                                    F             | 
|    Res_reg[63]/Q    DLH_X2  Fall  2.1540 0.0710 0.0150 0.927238 6.6952  7.62244           2       100      F             | 
|    sgo__c862/A1     NOR2_X2 Fall  2.1540 0.0000 0.0150          2.69887                                                  | 
|    sgo__c862/ZN     NOR2_X2 Rise  2.1800 0.0260 0.0160 0.31549  3.25089 3.56638           1       100                    | 
|    opt_ipo_c6085/A  INV_X2  Rise  2.1800 0.0000 0.0160          3.25089                                                  | 
|    opt_ipo_c6085/ZN INV_X2  Fall  2.2000 0.0200 0.0110 6.52589  10      16.5259           1       100                    | 
|    OVF                      Fall  2.2010 0.0010 0.0110          10                                         c             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.2010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.4010        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : Res_reg[57] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[57]/D DLH_X1 Rise  2.1290 0.0000 0.0290          0.914139                                    F             | 
|    Res_reg[57]/Q DLH_X1 Rise  2.1940 0.0650 0.0270 0.253421 10       10.2534           1       100      F             | 
|    Res[57]              Rise  2.1940 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3940        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : Res_reg[60] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[60]/D DLH_X1 Rise  2.1280 0.0000 0.0290          0.914139                                    F             | 
|    Res_reg[60]/Q DLH_X1 Rise  2.1930 0.0650 0.0280 0.411744 10       10.4117           1       100      F             | 
|    Res[60]              Rise  2.1930 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3930        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : Res_reg[62] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[62]/D DLH_X1 Rise  2.1270 0.0000 0.0290          0.914139                                    F             | 
|    Res_reg[62]/Q DLH_X1 Rise  2.1920 0.0650 0.0270 0.342252 10       10.3423           1       100      F             | 
|    Res[62]              Rise  2.1920 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[50] 
  
 Path Start Point : Res_reg[50] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[50]/D DLH_X1 Rise  2.1270 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[50]/Q DLH_X1 Rise  2.1920 0.0650 0.0280 0.629713 10       10.6297           1       100      F             | 
|    Res[50]              Rise  2.1920 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : Res_reg[56] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[56]/D DLH_X1 Rise  2.1280 0.0000 0.0280          0.914139                                    F             | 
|    Res_reg[56]/Q DLH_X1 Rise  2.1920 0.0640 0.0270 0.307852 10       10.3079           1       100      F             | 
|    Res[56]              Rise  2.1920 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3920        | 
-------------------------------------------------------------


 Timing Path to Res[61] 
  
 Path Start Point : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[61]/D DLH_X1 Rise  2.1260 0.0000 0.0270          0.914139                                    F             | 
|    Res_reg[61]/Q DLH_X1 Rise  2.1900 0.0640 0.0270 0.304041 10       10.304            1       100      F             | 
|    Res[61]              Rise  2.1900 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[49] 
  
 Path Start Point : Res_reg[49] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[49]/D DLH_X1 Rise  2.1230 0.0000 0.0240          0.914139                                    F             | 
|    Res_reg[49]/Q DLH_X1 Rise  2.1870 0.0640 0.0280 0.708262 10       10.7083           1       100      F             | 
|    Res[49]              Rise  2.1870 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3870        | 
-------------------------------------------------------------


 Timing Path to Res[24] 
  
 Path Start Point : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[24]/D DLH_X1 Rise  2.1240 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[24]/Q DLH_X1 Rise  2.1870 0.0630 0.0280 0.717624 10       10.7176           1       100      F             | 
|    Res[24]              Rise  2.1870 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3870        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : Res_reg[58] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[58]/D DLH_X2 Rise  2.1310 0.0000 0.0320          1.16101                                    F             | 
|    Res_reg[58]/Q DLH_X2 Rise  2.1870 0.0560 0.0170 0.347605 10      10.3476           1       100      F             | 
|    Res[58]              Rise  2.1870 0.0000 0.0170          10                                         c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3870        | 
-------------------------------------------------------------


 Timing Path to Res[27] 
  
 Path Start Point : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[27]/D DLH_X1 Rise  2.1230 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[27]/Q DLH_X1 Rise  2.1860 0.0630 0.0280 0.834277 10       10.8343           1       100      F             | 
|    Res[27]              Rise  2.1860 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3860        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : Res_reg[63] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin                Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D   DLH_X2 Fall  2.0830 0.0000 0.0100          1.10965                                    F             | 
|    Res_reg[63]/Q   DLH_X2 Fall  2.1540 0.0710 0.0150 0.927238 6.6952  7.62244           2       100      F             | 
|    opt_ipo_c5820/A BUF_X4 Fall  2.1540 0.0000 0.0150          3.0037                                                   | 
|    opt_ipo_c5820/Z BUF_X4 Fall  2.1840 0.0300 0.0060 0.749547 10      10.7495           1       100                    | 
|    Res[63]                Fall  2.1840 0.0000 0.0060          10                                         c             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[30] 
  
 Path Start Point : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[30]/D DLH_X1 Rise  2.1210 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[30]/Q DLH_X1 Rise  2.1840 0.0630 0.0290 1.08733  10       11.0873           1       100      F             | 
|    Res[30]              Rise  2.1840 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[26] 
  
 Path Start Point : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[26]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[26]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.641225 10       10.6412           1       100      F             | 
|    Res[26]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[25] 
  
 Path Start Point : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[25]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[25]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.605533 10       10.6055           1       100      F             | 
|    Res[25]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[22] 
  
 Path Start Point : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[22]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[22]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.812307 10       10.8123           1       100      F             | 
|    Res[22]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[21] 
  
 Path Start Point : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[21]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[21]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.437828 10       10.4378           1       100      F             | 
|    Res[21]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[16] 
  
 Path Start Point : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[16]/D DLH_X1 Rise  2.1220 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[16]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.409176 10       10.4092           1       100      F             | 
|    Res[16]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[7] 
  
 Path Start Point : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[7]/D DLH_X1 Rise  2.1220 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[7]/Q DLH_X1 Rise  2.1840 0.0620 0.0280 0.483446 10       10.4834           1       100      F             | 
|    Res[7]              Rise  2.1840 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[6] 
  
 Path Start Point : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[6]/D DLH_X1 Rise  2.1220 0.0000 0.0180          0.914139                                    F             | 
|    Res_reg[6]/Q DLH_X1 Rise  2.1840 0.0620 0.0270 0.281514 10       10.2815           1       100      F             | 
|    Res[6]              Rise  2.1840 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : Res_reg[54] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[54]/D DLH_X2 Rise  2.1290 0.0000 0.0200          1.16101                                    F             | 
|    Res_reg[54]/Q DLH_X2 Rise  2.1830 0.0540 0.0180 1.31402  10      11.314            1       100      F             | 
|    Res[54]              Rise  2.1840 0.0010 0.0180          10                                         c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3840        | 
-------------------------------------------------------------


 Timing Path to Res[20] 
  
 Path Start Point : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[20]/D DLH_X1 Rise  2.1210 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[20]/Q DLH_X1 Rise  2.1830 0.0620 0.0280 0.542824 10       10.5428           1       100      F             | 
|    Res[20]              Rise  2.1830 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[13] 
  
 Path Start Point : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[13]/D DLH_X1 Rise  2.1210 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[13]/Q DLH_X1 Rise  2.1830 0.0620 0.0270 0.358819 10       10.3588           1       100      F             | 
|    Res[13]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[10] 
  
 Path Start Point : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[10]/D DLH_X1 Rise  2.1210 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[10]/Q DLH_X1 Rise  2.1830 0.0620 0.0270 0.357613 10       10.3576           1       100      F             | 
|    Res[10]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[8] 
  
 Path Start Point : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[8]/D DLH_X1 Rise  2.1210 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[8]/Q DLH_X1 Rise  2.1830 0.0620 0.0270 0.339952 10       10.34             1       100      F             | 
|    Res[8]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[19] 
  
 Path Start Point : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[19]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[19]/Q DLH_X1 Rise  2.1830 0.0610 0.0270 0.368456 10       10.3685           1       100      F             | 
|    Res[19]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[18] 
  
 Path Start Point : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[18]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[18]/Q DLH_X1 Rise  2.1830 0.0610 0.0270 0.275119 10       10.2751           1       100      F             | 
|    Res[18]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[17] 
  
 Path Start Point : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[17]/D DLH_X1 Rise  2.1220 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[17]/Q DLH_X1 Rise  2.1830 0.0610 0.0270 0.306322 10       10.3063           1       100      F             | 
|    Res[17]              Rise  2.1830 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3830        | 
-------------------------------------------------------------


 Timing Path to Res[48] 
  
 Path Start Point : Res_reg[48] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[48]/D DLH_X1 Rise  2.1190 0.0000 0.0210          0.914139                                    F             | 
|    Res_reg[48]/Q DLH_X1 Rise  2.1820 0.0630 0.0280 0.588827 10       10.5888           1       100      F             | 
|    Res[48]              Rise  2.1820 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[3] 
  
 Path Start Point : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[3]/D DLH_X1 Rise  2.1190 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[3]/Q DLH_X1 Rise  2.1820 0.0630 0.0280 0.711511 10       10.7115           1       100      F             | 
|    Res[3]              Rise  2.1820 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[5] 
  
 Path Start Point : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[5]/D DLH_X1 Rise  2.1200 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[5]/Q DLH_X1 Rise  2.1820 0.0620 0.0280 0.62047  10       10.6205           1       100      F             | 
|    Res[5]              Rise  2.1820 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[55] 
  
 Path Start Point : Res_reg[55] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[55]/D DLH_X1 Rise  2.1210 0.0000 0.0130          0.914139                                    F             | 
|    Res_reg[55]/Q DLH_X1 Rise  2.1820 0.0610 0.0280 0.608743 10       10.6087           1       100      F             | 
|    Res[55]              Rise  2.1820 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[11] 
  
 Path Start Point : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[11]/D DLH_X1 Rise  2.1210 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[11]/Q DLH_X1 Rise  2.1820 0.0610 0.0270 0.326717 10       10.3267           1       100      F             | 
|    Res[11]              Rise  2.1820 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[9] 
  
 Path Start Point : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[9]/D DLH_X1 Rise  2.1210 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[9]/Q DLH_X1 Rise  2.1820 0.0610 0.0270 0.353589 10       10.3536           1       100      F             | 
|    Res[9]              Rise  2.1820 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3820        | 
-------------------------------------------------------------


 Timing Path to Res[29] 
  
 Path Start Point : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[29]/D DLH_X1 Rise  2.1190 0.0000 0.0140          0.914139                                    F             | 
|    Res_reg[29]/Q DLH_X1 Rise  2.1810 0.0620 0.0290 0.930693 10       10.9307           1       100      F             | 
|    Res[29]              Rise  2.1810 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3810        | 
-------------------------------------------------------------


 Timing Path to Res[4] 
  
 Path Start Point : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[4]/D DLH_X1 Rise  2.1190 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[4]/Q DLH_X1 Rise  2.1810 0.0620 0.0280 0.643117 10       10.6431           1       100      F             | 
|    Res[4]              Rise  2.1810 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3810        | 
-------------------------------------------------------------


 Timing Path to Res[23] 
  
 Path Start Point : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[23]/D DLH_X1 Rise  2.1200 0.0000 0.0140          0.914139                                    F             | 
|    Res_reg[23]/Q DLH_X1 Rise  2.1810 0.0610 0.0280 0.40132  10       10.4013           1       100      F             | 
|    Res[23]              Rise  2.1810 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3810        | 
-------------------------------------------------------------


 Timing Path to Res[12] 
  
 Path Start Point : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[12]/D DLH_X1 Rise  2.1200 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[12]/Q DLH_X1 Rise  2.1810 0.0610 0.0270 0.19737  10       10.1974           1       100      F             | 
|    Res[12]              Rise  2.1810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3810        | 
-------------------------------------------------------------


 Timing Path to Res[41] 
  
 Path Start Point : Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[41]/D DLH_X1 Rise  2.1160 0.0000 0.0180          0.914139                                    F             | 
|    Res_reg[41]/Q DLH_X1 Rise  2.1800 0.0640 0.0290 1.11945  10       11.1194           1       100      F             | 
|    Res[41]              Rise  2.1800 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3800        | 
-------------------------------------------------------------


 Timing Path to Res[43] 
  
 Path Start Point : Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[43]/D DLH_X1 Rise  2.1170 0.0000 0.0180          0.914139                                    F             | 
|    Res_reg[43]/Q DLH_X1 Rise  2.1800 0.0630 0.0280 0.767569 10       10.7676           1       100      F             | 
|    Res[43]              Rise  2.1800 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3800        | 
-------------------------------------------------------------


 Timing Path to Res[31] 
  
 Path Start Point : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[31]/D DLH_X1 Rise  2.1190 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[31]/Q DLH_X1 Rise  2.1800 0.0610 0.0270 0.239369 10       10.2394           1       100      F             | 
|    Res[31]              Rise  2.1800 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3800        | 
-------------------------------------------------------------


 Timing Path to Res[28] 
  
 Path Start Point : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[28]/D DLH_X1 Rise  2.1190 0.0000 0.0140          0.914139                                    F             | 
|    Res_reg[28]/Q DLH_X1 Rise  2.1800 0.0610 0.0280 0.579425 10       10.5794           1       100      F             | 
|    Res[28]              Rise  2.1800 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3800        | 
-------------------------------------------------------------


 Timing Path to Res[33] 
  
 Path Start Point : Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[33]/D DLH_X1 Rise  2.1140 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[33]/Q DLH_X1 Rise  2.1790 0.0650 0.0300 1.67343  10       11.6734           1       100      F             | 
|    Res[33]              Rise  2.1790 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3790        | 
-------------------------------------------------------------


 Timing Path to Res[15] 
  
 Path Start Point : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[15]/D DLH_X1 Rise  2.1180 0.0000 0.0140          0.914139                                    F             | 
|    Res_reg[15]/Q DLH_X1 Rise  2.1790 0.0610 0.0270 0.292442 10       10.2924           1       100      F             | 
|    Res[15]              Rise  2.1790 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3790        | 
-------------------------------------------------------------


 Timing Path to Res[14] 
  
 Path Start Point : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[14]/D DLH_X1 Rise  2.1180 0.0000 0.0150          0.914139                                    F             | 
|    Res_reg[14]/Q DLH_X1 Rise  2.1790 0.0610 0.0280 0.473391 10       10.4734           1       100      F             | 
|    Res[14]              Rise  2.1790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3790        | 
-------------------------------------------------------------


 Timing Path to Res[37] 
  
 Path Start Point : Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[37]/D DLH_X1 Rise  2.1140 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[37]/Q DLH_X1 Rise  2.1780 0.0640 0.0290 1.28318  10       11.2832           1       100      F             | 
|    Res[37]              Rise  2.1780 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3780        | 
-------------------------------------------------------------


 Timing Path to Res[34] 
  
 Path Start Point : Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[34]/D DLH_X1 Rise  2.1140 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[34]/Q DLH_X1 Rise  2.1780 0.0640 0.0290 1.25977  10       11.2598           1       100      F             | 
|    Res[34]              Rise  2.1780 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3780        | 
-------------------------------------------------------------


 Timing Path to Res[51] 
  
 Path Start Point : Res_reg[51] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[51]/D DLH_X1 Rise  2.1150 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[51]/Q DLH_X1 Rise  2.1770 0.0620 0.0290 1.29384  10       11.2938           1       100      F             | 
|    Res[51]              Rise  2.1780 0.0010 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3780        | 
-------------------------------------------------------------


 Timing Path to Res[44] 
  
 Path Start Point : Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[44]/D DLH_X1 Rise  2.1160 0.0000 0.0190          0.914139                                    F             | 
|    Res_reg[44]/Q DLH_X1 Rise  2.1780 0.0620 0.0270 0.317398 10       10.3174           1       100      F             | 
|    Res[44]              Rise  2.1780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3780        | 
-------------------------------------------------------------


 Timing Path to Res[32] 
  
 Path Start Point : Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[32]/D DLH_X1 Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[32]/Q DLH_X1 Rise  2.1780 0.0610 0.0270 0.318028 10       10.318            1       100      F             | 
|    Res[32]              Rise  2.1780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3780        | 
-------------------------------------------------------------


 Timing Path to Res[40] 
  
 Path Start Point : Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[40]/D DLH_X1 Rise  2.1140 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[40]/Q DLH_X1 Rise  2.1770 0.0630 0.0290 0.859525 10       10.8595           1       100      F             | 
|    Res[40]              Rise  2.1770 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3770        | 
-------------------------------------------------------------


 Timing Path to Res[35] 
  
 Path Start Point : Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[35]/D DLH_X1 Rise  2.1140 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[35]/Q DLH_X1 Rise  2.1770 0.0630 0.0290 1.22608  10       11.2261           1       100      F             | 
|    Res[35]              Rise  2.1770 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3770        | 
-------------------------------------------------------------


 Timing Path to Res[36] 
  
 Path Start Point : Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[36]/D DLH_X1 Rise  2.1120 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[36]/Q DLH_X1 Rise  2.1760 0.0640 0.0300 1.33171  10       11.3317           1       100      F             | 
|    Res[36]              Rise  2.1760 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3760        | 
-------------------------------------------------------------


 Timing Path to Res[38] 
  
 Path Start Point : Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[38]/D DLH_X1 Rise  2.1140 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[38]/Q DLH_X1 Rise  2.1760 0.0620 0.0280 0.481433 10       10.4814           1       100      F             | 
|    Res[38]              Rise  2.1760 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3760        | 
-------------------------------------------------------------


 Timing Path to Res[47] 
  
 Path Start Point : Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[47]/D DLH_X1 Rise  2.1120 0.0000 0.0150          0.914139                                    F             | 
|    Res_reg[47]/Q DLH_X1 Rise  2.1750 0.0630 0.0290 0.953668 10       10.9537           1       100      F             | 
|    Res[47]              Rise  2.1750 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3750        | 
-------------------------------------------------------------


 Timing Path to Res[45] 
  
 Path Start Point : Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[45]/D DLH_X1 Rise  2.1120 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[45]/Q DLH_X1 Rise  2.1750 0.0630 0.0290 1.04589  10       11.0459           1       100      F             | 
|    Res[45]              Rise  2.1750 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3750        | 
-------------------------------------------------------------


 Timing Path to Res[39] 
  
 Path Start Point : Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[39]/D DLH_X1 Rise  2.1130 0.0000 0.0160          0.914139                                    F             | 
|    Res_reg[39]/Q DLH_X1 Rise  2.1750 0.0620 0.0280 0.770766 10       10.7708           1       100      F             | 
|    Res[39]              Rise  2.1750 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3750        | 
-------------------------------------------------------------


 Timing Path to Res[46] 
  
 Path Start Point : Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[46]/D DLH_X1 Rise  2.1140 0.0000 0.0170          0.914139                                    F             | 
|    Res_reg[46]/Q DLH_X1 Rise  2.1750 0.0610 0.0270 0.284398 10       10.2844           1       100      F             | 
|    Res[46]              Rise  2.1750 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3750        | 
-------------------------------------------------------------


 Timing Path to Res[42] 
  
 Path Start Point : Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[42]/D DLH_X1 Rise  2.1110 0.0000 0.0150          0.914139                                    F             | 
|    Res_reg[42]/Q DLH_X1 Rise  2.1720 0.0610 0.0280 0.419291 10       10.4193           1       100      F             | 
|    Res[42]              Rise  2.1720 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3720        | 
-------------------------------------------------------------


 Timing Path to Res[53] 
  
 Path Start Point : Res_reg[53] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[53]/D DLH_X1 Fall  2.0920 0.0000 0.0100          0.869621                                    F             | 
|    Res_reg[53]/Q DLH_X1 Fall  2.1710 0.0790 0.0200 0.917474 10       10.9175           1       100      F             | 
|    Res[53]              Fall  2.1710 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3710        | 
-------------------------------------------------------------


 Timing Path to Res[52] 
  
 Path Start Point : Res_reg[52] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[52]/D DLH_X1 Fall  2.0910 0.0000 0.0100          0.869621                                    F             | 
|    Res_reg[52]/Q DLH_X1 Fall  2.1700 0.0790 0.0200 0.855775 10       10.8558           1       100      F             | 
|    Res[52]              Fall  2.1700 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3700        | 
-------------------------------------------------------------


 Timing Path to Res[2] 
  
 Path Start Point : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[2]/D DLH_X1 Fall  2.0820 0.0000 0.0100          0.869621                                    F             | 
|    Res_reg[2]/Q DLH_X1 Fall  2.1640 0.0820 0.0210 2.38013  10       12.3801           1       100      F             | 
|    Res[2]              Fall  2.1650 0.0010 0.0210          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3650        | 
-------------------------------------------------------------


 Timing Path to Res[1] 
  
 Path Start Point : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[1]/D DLH_X1 Fall  2.0830 0.0000 0.0100          0.869621                                    F             | 
|    Res_reg[1]/Q DLH_X1 Fall  2.1620 0.0790 0.0200 1.06464  10       11.0646           1       100      F             | 
|    Res[1]              Fall  2.1620 0.0000 0.0200          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3620        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : Res_reg[59] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[59]/D DLH_X1 Fall  2.0780 0.0000 0.0090          0.869621                                    F             | 
|    Res_reg[59]/Q DLH_X1 Fall  2.1570 0.0790 0.0200 0.859982 10       10.86             1       100      F             | 
|    Res[59]              Fall  2.1570 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.20148 8.06111           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3570        | 
-------------------------------------------------------------


 Timing Path to Res_reg[58]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[58] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                    F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891 13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                          | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                  | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112 5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                  | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977 8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                  | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294 14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                  | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062 12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                  | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956 11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                   | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016 5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                  | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724 5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                  | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006 8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                  | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658 3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                  | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017 4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                          | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                  | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015 8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                  | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056 11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                  | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096 12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                  | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737 54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                  | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072 2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                  | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198 3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                          | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                  | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208 3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                  | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198 4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                  | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208 3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                  | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208 3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                  | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717 7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                  | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779 4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                  | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234 5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                  | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536 5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                  | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116   9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                  | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843 6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                  | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466 8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                  | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497 6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                  | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836  9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                  | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336 6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                  | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799 15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                  | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465 14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                  | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604 11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                  | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155 6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                  | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843  9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                  | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065 7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                  | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331 3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                  | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023 2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                  | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378 5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                  | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444 11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                          | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                  | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417 11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                  | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495 6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                  | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638 4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                  | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337 7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                  | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661 7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                  | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306 6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                  | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048 24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                  | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217 26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                  | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038 51.5359           22      100                    | 
|    i_0_1_160/B1                 OAI22_X1  Fall  2.0860 0.0030 0.0080          1.40838                                                  | 
|    i_0_1_160/ZN                 OAI22_X1  Rise  2.1250 0.0390 0.0320 0.944931 1.16101 2.10594           1       100                    | 
|    Res_reg[58]/D                DLH_X2    Rise  2.1250 0.0000 0.0320          1.16101                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[58]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[58]/G        DLH_X2    Rise  1.1550 0.0060 0.0620          0.987008                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9700 2.1250 | 
| data required time                       |  2.1250        | 
|                                          |                | 
| data required time                       |  2.1250        | 
| data arrival time                        | -2.1250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          0.9810 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.9700 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9700 | 
--------------------------------------------


 Timing Path to Res_reg[57]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[57] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_158/B1                 OAI22_X1  Fall  2.0860 0.0030 0.0080          1.40838                                                   | 
|    i_0_1_158/ZN                 OAI22_X1  Rise  2.1230 0.0370 0.0290 0.650703 0.914139 1.56484           1       100                    | 
|    Res_reg[57]/D                DLH_X1    Rise  2.1230 0.0000 0.0290          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[57]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[57]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9680 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9680 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9680 | 
--------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap  Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100           1.10965                                    F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095   10.9891 13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180           5.80025                                                  | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104  4.95112 5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400           3.25089                                                  | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067  7.90977 8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130           5.70005                                                  | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292  13.5294 14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110           5.62704                                                  | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022   11.6062 12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210           2.94332                                                  | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386  10.6956 11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170           3.0531                                                   | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632  4.97016 5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110           2.69887                                                  | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586  4.87724 5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200           3.25089                                                  | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321   8.42006 8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090           5.59465                                                  | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029  3.32658 3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130           1.62635                                                  | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317  3.47017 4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140           1.47844                                                  | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837   6.55015 8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130           2.94332                                                  | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953  10.2056 11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160           4.00378                                                  | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919   10.4096 12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180           3.22374                                                  | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408   33.3737 54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210           1.39906                                                  | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494  1.67072 2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500           1.67072                                                  | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429  3.47198 3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200           3.39955                                                  | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953  2.76208 3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150           2.66475                                                  | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272   3.47198 4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170           3.47199                                                  | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541   2.76208 3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170           2.66475                                                  | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732  2.76208 3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150           2.66475                                                  | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209  6.53717 7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210           4.41904                                                  | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269  3.44779 4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120           3.34175                                                  | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244  4.89234 5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170           2.69887                                                  | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364  4.96536 5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200           3.25089                                                  | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514  8.116   9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090           3.09786                                                  | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097  6.25843 6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160           6.25843                                                  | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613   6.19466 8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060           5.62291                                                  | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312  5.95497 6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180           5.95497                                                  | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042   8.3836  9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090           6.33856                                                  | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014   6.42336 6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150           6.30408                                                  | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783   11.0799 15.8877           3       100                    | 
|    i_0_5/i_604/A                INV_X1    Fall  1.6210 0.0010 0.0210           1.54936                                                  | 
|    i_0_5/i_604/ZN               INV_X1    Rise  1.6580 0.0370 0.0240 0.661252  8.58369 9.24495           2       100                    | 
|    i_0_5/i_602/B1               OAI21_X4  Rise  1.6580 0.0000 0.0240           6.35155                                                  | 
|    i_0_5/i_602/ZN               OAI21_X4  Fall  1.6770 0.0190 0.0150 0.779154  8.58369 9.36285           2       100                    | 
|    i_0_5/i_35/A                 XOR2_X1   Fall  1.6770 0.0000 0.0150           2.18123                                                  | 
|    i_0_5/i_35/Z                 XOR2_X1   Fall  1.7330 0.0560 0.0140 0.399849  3.40189 3.80174           1       100                    | 
|    i_0_5/slo__c2295/A           BUF_X4    Fall  1.7330 0.0000 0.0140           3.0037                                                   | 
|    i_0_5/slo__c2295/Z           BUF_X4    Fall  1.7650 0.0320 0.0080 3.82489   12.893  16.7179           4       100                    | 
|    i_0_5/aggregated_res[14][35]           Fall  1.7650 0.0000                                                                           | 
|    i_0_6/aggregated_res[14][35]           Fall  1.7650 0.0000                                                                           | 
|    i_0_6/sgo__sro_c16/A2        NOR2_X2   Fall  1.7660 0.0010 0.0080           3.17833                                                  | 
|    i_0_6/sgo__sro_c16/ZN        NOR2_X2   Rise  1.7940 0.0280 0.0170 0.215614  3.19535 3.41097           1       100                    | 
|    i_0_6/sgo__sro_c17/A1        AND2_X4   Rise  1.7940 0.0000 0.0170           3.19535                                                  | 
|    i_0_6/sgo__sro_c17/ZN        AND2_X4   Rise  1.8300 0.0360 0.0110 2.22639   9.76712 11.9935           4       100                    | 
|    i_0_6/sgo__sro_c49/A1        NAND3_X2  Rise  1.8300 0.0000 0.0110           2.9778                                                   | 
|    i_0_6/sgo__sro_c49/ZN        NAND3_X2  Fall  1.8460 0.0160 0.0100 0.301455  1.70023 2.00169           1       100                    | 
|    i_0_6/sgo__sro_c50/A         INV_X1    Fall  1.8460 0.0000 0.0100           1.54936                                                  | 
|    i_0_6/sgo__sro_c50/ZN        INV_X1    Rise  1.8600 0.0140 0.0080 0.450344  1.65652 2.10686           1       100                    | 
|    i_0_6/sgo__sro_c51/A1        AND2_X2   Rise  1.8600 0.0000 0.0080           1.65652                                                  | 
|    i_0_6/sgo__sro_c51/ZN        AND2_X2   Rise  1.8960 0.0360 0.0140 0.810043  7.77312 8.58316           2       100                    | 
|    i_0_6/i_194/A1               NAND4_X1  Rise  1.8960 0.0000 0.0140           1.52136                                                  | 
|    i_0_6/i_194/ZN               NAND4_X1  Fall  1.9300 0.0340 0.0240 2.34525   1.72315 4.06839           1       100                    | 
|    i_0_6/i_196/A1               OR4_X2    Fall  1.9300 0.0000 0.0240           1.33923                                                  | 
|    i_0_6/i_196/ZN               OR4_X2    Fall  2.0200 0.0900 0.0190 0.528789  7.25467 7.78346           2       100                    | 
|    i_0_6/i_201/A                INV_X2    Fall  2.0200 0.0000 0.0190           2.94332                                                  | 
|    i_0_6/i_201/ZN               INV_X2    Rise  2.0380 0.0180 0.0100 0.807955  3.30321 4.11116           2       100                    | 
|    i_0_6/i_199/B2               AOI21_X1  Rise  2.0380 0.0000 0.0100           1.67685                                                  | 
|    i_0_6/i_199/ZN               AOI21_X1  Fall  2.0530 0.0150 0.0100 0.0435394 1.65135 1.69488           1       100                    | 
|    i_0_6/i_198/A2               NOR2_X1   Fall  2.0530 0.0000 0.0100           1.56385                                                  | 
|    i_0_6/i_198/ZN               NOR2_X1   Rise  2.0820 0.0290 0.0170 0.165174  1.70023 1.8654            1       100                    | 
|    i_0_6/p_0[54]                          Rise  2.0820 0.0000                                                                           | 
|    i_0_1_152/A                  INV_X1    Rise  2.0820 0.0000 0.0170           1.70023                                                  | 
|    i_0_1_152/ZN                 INV_X1    Fall  2.0910 0.0090 0.0060 0.141461  1.57189 1.71335           1       100                    | 
|    i_0_1_150/B2                 OAI21_X1  Fall  2.0910 0.0000 0.0060           1.55833                                                  | 
|    i_0_1_150/ZN                 OAI21_X1  Rise  2.1230 0.0320 0.0200 0.921168  1.16101 2.08218           1       100                    | 
|    Res_reg[54]/D                DLH_X2    Rise  2.1230 0.0000 0.0200           1.16101                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[54]/G        DLH_X2    Rise  1.1550 0.0060 0.0620          0.987008                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9680 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9680 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9680 | 
--------------------------------------------


 Timing Path to Res_reg[56]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[56] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_156/B1                 OAI22_X1  Fall  2.0860 0.0030 0.0080          1.40838                                                   | 
|    i_0_1_156/ZN                 OAI22_X1  Rise  2.1220 0.0360 0.0280 0.519454 0.914139 1.43359           1       100                    | 
|    Res_reg[56]/D                DLH_X1    Rise  2.1220 0.0000 0.0280          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[56]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[56]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9670 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9670 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9670 | 
--------------------------------------------


 Timing Path to Res_reg[60]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[60] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_165/B1                 OAI22_X1  Fall  2.0860 0.0030 0.0080          1.40838                                                   | 
|    i_0_1_165/ZN                 OAI22_X1  Rise  2.1220 0.0360 0.0290 0.590141 0.914139 1.50428           1       100                    | 
|    Res_reg[60]/D                DLH_X1    Rise  2.1220 0.0000 0.0290          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[60]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[60]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9670 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9670 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9670 | 
--------------------------------------------


 Timing Path to Res_reg[62]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[62] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_169/B1                 OAI22_X1  Fall  2.0850 0.0020 0.0080          1.40838                                                   | 
|    i_0_1_169/ZN                 OAI22_X1  Rise  2.1220 0.0370 0.0290 0.736282 0.914139 1.65042           1       100                    | 
|    Res_reg[62]/D                DLH_X1    Rise  2.1220 0.0000 0.0290          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[62]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[62]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9670 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0000 | 
| computed max time borrow          0.9840 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9670 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9670 | 
--------------------------------------------


 Timing Path to Res_reg[50]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[50] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_131/B1                 OAI22_X1  Fall  2.0860 0.0030 0.0080          1.40838                                                   | 
|    i_0_1_131/ZN                 OAI22_X1  Rise  2.1210 0.0350 0.0270 0.294485 0.914139 1.20862           1       100                    | 
|    Res_reg[50]/D                DLH_X1    Rise  2.1210 0.0000 0.0270          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[50]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[50]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9660 2.1210 | 
| data required time                       |  2.1210        | 
|                                          |                | 
| data required time                       |  2.1210        | 
| data arrival time                        | -2.1210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9660 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9660 | 
--------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_167/B1                 OAI22_X1  Fall  2.0850 0.0020 0.0080          1.40838                                                   | 
|    i_0_1_167/ZN                 OAI22_X1  Rise  2.1200 0.0350 0.0270 0.373436 0.914139 1.28757           1       100                    | 
|    Res_reg[61]/D                DLH_X1    Rise  2.1200 0.0000 0.0270          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[61]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9650 2.1200 | 
| data required time                       |  2.1200        | 
|                                          |                | 
| data required time                       |  2.1200        | 
| data arrival time                        | -2.1200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9650 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9650 | 
--------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_58/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_58/ZN                  OAI21_X1  Rise  2.1180 0.0260 0.0170 0.408022 0.914139 1.32216           1       100                    | 
|    Res_reg[24]/D                DLH_X1    Rise  2.1180 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[24]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9650 2.1180 | 
| data required time                       |  2.1180        | 
|                                          |                | 
| data required time                       |  2.1180        | 
| data arrival time                        | -2.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9650 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9650 | 
--------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_67/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_67/ZN                  OAI21_X1  Rise  2.1180 0.0260 0.0170 0.409634 0.914139 1.32377           1       100                    | 
|    Res_reg[27]/D                DLH_X1    Rise  2.1180 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[27]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9650 2.1180 | 
| data required time                       |  2.1180        | 
|                                          |                | 
| data required time                       |  2.1180        | 
| data arrival time                        | -2.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9650 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9650 | 
--------------------------------------------


 Timing Path to Res_reg[49]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[49] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c43/A                BUF_X16   Fall  2.0520 0.0000 0.0130          10.9969                                                   | 
|    hfn_ipo_c43/Z                BUF_X16   Fall  2.0830 0.0310 0.0070 9.13216  42.4038  51.5359           22      100                    | 
|    i_0_1_129/B1                 OAI22_X2  Fall  2.0860 0.0030 0.0080          2.64524                                                   | 
|    i_0_1_129/ZN                 OAI22_X2  Rise  2.1180 0.0320 0.0240 0.182382 0.914139 1.09652           1       100                    | 
|    Res_reg[49]/D                DLH_X1    Rise  2.1180 0.0000 0.0240          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[49]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[49]/G        DLH_X1    Rise  1.1540 0.0050 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.9640 2.1180 | 
| data required time                       |  2.1180        | 
|                                          |                | 
| data required time                       |  2.1180        | 
| data arrival time                        | -2.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0020 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_14/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_14/ZN                  OAI21_X1  Rise  2.1170 0.0260 0.0180 0.626539 0.914139 1.54068           1       100                    | 
|    Res_reg[6]/D                 DLH_X1    Rise  2.1170 0.0000 0.0180          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[6]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0030 | 
| computed max time borrow          0.9870 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_16/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_16/ZN                  OAI21_X1  Rise  2.1170 0.0260 0.0170 0.569458 0.914139 1.4836            1       100                    | 
|    Res_reg[7]/D                 DLH_X1    Rise  2.1170 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[7]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_34/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_34/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0170 0.378252 0.914139 1.29239           1       100                    | 
|    Res_reg[16]/D                DLH_X1    Rise  2.1170 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[16]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_37/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_37/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.296891 0.914139 1.21103           1       100                    | 
|    Res_reg[17]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[17]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_40/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_40/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.240758 0.914139 1.1549            1       100                    | 
|    Res_reg[18]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[18]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_43/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_43/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.235503 0.914139 1.14964           1       100                    | 
|    Res_reg[19]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[19]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_49/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_49/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.354378 0.914139 1.26852           1       100                    | 
|    Res_reg[21]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[21]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_52/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_52/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.248511 0.914139 1.16265           1       100                    | 
|    Res_reg[22]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[22]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_61/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_61/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.329163 0.914139 1.2433            1       100                    | 
|    Res_reg[25]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[25]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_64/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_64/ZN                  OAI21_X1  Rise  2.1170 0.0250 0.0160 0.281254 0.914139 1.19539           1       100                    | 
|    Res_reg[26]/D                DLH_X1    Rise  2.1170 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[26]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9640 2.1170 | 
| data required time                       |  2.1170        | 
|                                          |                | 
| data required time                       |  2.1170        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9640 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9640 | 
--------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_18/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_18/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0170 0.415386 0.914139 1.32953           1       100                    | 
|    Res_reg[8]/D                 DLH_X1    Rise  2.1160 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[8]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_20/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_20/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0160 0.293602 0.914139 1.20774           1       100                    | 
|    Res_reg[9]/D                 DLH_X1    Rise  2.1160 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[9]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_22/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_22/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0170 0.402656 0.914139 1.3168            1       100                    | 
|    Res_reg[10]/D                DLH_X1    Rise  2.1160 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[10]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_24/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_24/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0160 0.314878 0.914139 1.22902           1       100                    | 
|    Res_reg[11]/D                DLH_X1    Rise  2.1160 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[11]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_28/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_28/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0170 0.441947 0.914139 1.35609           1       100                    | 
|    Res_reg[13]/D                DLH_X1    Rise  2.1160 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[13]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_46/B1                  OAI21_X1  Fall  2.0920 0.0060 0.0110          1.45983                                                   | 
|    i_0_1_46/ZN                  OAI21_X1  Rise  2.1160 0.0240 0.0160 0.171046 0.914139 1.08518           1       100                    | 
|    Res_reg[20]/D                DLH_X1    Rise  2.1160 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[20]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[30]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_76/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_76/ZN                  OAI21_X1  Rise  2.1160 0.0250 0.0160 0.325732 0.914139 1.23987           1       100                    | 
|    Res_reg[30]/D                DLH_X1    Rise  2.1160 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[30]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9630 2.1160 | 
| data required time                       |  2.1160        | 
|                                          |                | 
| data required time                       |  2.1160        | 
| data arrival time                        | -2.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9630 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9630 | 
--------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_12/B1                  OAI21_X1  Fall  2.0900 0.0040 0.0090          1.45983                                                   | 
|    i_0_1_12/ZN                  OAI21_X1  Rise  2.1150 0.0250 0.0160 0.378834 0.914139 1.29297           1       100                    | 
|    Res_reg[5]/D                 DLH_X1    Rise  2.1150 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[5]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9620 2.1150 | 
| data required time                       |  2.1150        | 
|                                          |                | 
| data required time                       |  2.1150        | 
| data arrival time                        | -2.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9620 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9620 | 
--------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_26/B1                  OAI21_X1  Fall  2.0910 0.0050 0.0100          1.45983                                                   | 
|    i_0_1_26/ZN                  OAI21_X1  Rise  2.1150 0.0240 0.0160 0.217665 0.914139 1.1318            1       100                    | 
|    Res_reg[12]/D                DLH_X1    Rise  2.1150 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[12]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9620 2.1150 | 
| data required time                       |  2.1150        | 
|                                          |                | 
| data required time                       |  2.1150        | 
| data arrival time                        | -2.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9620 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9620 | 
--------------------------------------------


 Timing Path to Res_reg[55]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[55] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180             2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                                       | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180                      5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400             0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400                      3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130             0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130                      5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110             0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110                      5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210             0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210                      2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170             0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170                      3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110             0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110                      2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200             0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200                      3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090             0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090                      5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130             0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130                      1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140             0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                                       | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140                      1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130             2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130                      2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160             0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160                      4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180             1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180                      3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170             20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210                      1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500             0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500                      1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200             0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                                       | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200                      3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150             0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150                      2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170             0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170                      3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170             0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170                      2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150             0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150                      2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210             0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210                      4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120             0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120                      3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170             0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170                      2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200             0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200                      3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090             0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090                      3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160             0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160                      6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060             2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060                      5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180             0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180                      5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090             1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090                      6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150             0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150                      6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210             4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_604/A                INV_X1    Fall  1.6210 0.0010 0.0210                      1.54936                                                   | 
|    i_0_5/i_604/ZN               INV_X1    Rise  1.6580 0.0370 0.0240             0.661252 8.58369  9.24495           2       100                    | 
|    i_0_5/i_602/B1               OAI21_X4  Rise  1.6580 0.0000 0.0240                      6.35155                                                   | 
|    i_0_5/i_602/ZN               OAI21_X4  Fall  1.6770 0.0190 0.0150             0.779154 8.58369  9.36285           2       100                    | 
|    i_0_5/i_35/A                 XOR2_X1   Fall  1.6770 0.0000 0.0150                      2.18123                                                   | 
|    i_0_5/i_35/Z                 XOR2_X1   Fall  1.7330 0.0560 0.0140             0.399849 3.40189  3.80174           1       100                    | 
|    i_0_5/slo__c2295/A           BUF_X4    Fall  1.7330 0.0000 0.0140                      3.0037                                                    | 
|    i_0_5/slo__c2295/Z           BUF_X4    Fall  1.7650 0.0320 0.0080             3.82489  12.893   16.7179           4       100                    | 
|    i_0_5/aggregated_res[14][35]           Fall  1.7650 0.0000                                                                                       | 
|    i_0_6/aggregated_res[14][35]           Fall  1.7650 0.0000                                                                                       | 
|    i_0_6/sgo__sro_c16/A2        NOR2_X2   Fall  1.7660 0.0010 0.0080                      3.17833                                                   | 
|    i_0_6/sgo__sro_c16/ZN        NOR2_X2   Rise  1.7940 0.0280 0.0170             0.215614 3.19535  3.41097           1       100                    | 
|    i_0_6/sgo__sro_c17/A1        AND2_X4   Rise  1.7940 0.0000 0.0170                      3.19535                                                   | 
|    i_0_6/sgo__sro_c17/ZN        AND2_X4   Rise  1.8300 0.0360 0.0110             2.22639  9.76712  11.9935           4       100                    | 
|    i_0_6/sgo__sro_c49/A1        NAND3_X2  Rise  1.8300 0.0000 0.0110                      2.9778                                                    | 
|    i_0_6/sgo__sro_c49/ZN        NAND3_X2  Fall  1.8460 0.0160 0.0100             0.301455 1.70023  2.00169           1       100                    | 
|    i_0_6/sgo__sro_c50/A         INV_X1    Fall  1.8460 0.0000 0.0100                      1.54936                                                   | 
|    i_0_6/sgo__sro_c50/ZN        INV_X1    Rise  1.8600 0.0140 0.0080             0.450344 1.65652  2.10686           1       100                    | 
|    i_0_6/sgo__sro_c51/A1        AND2_X2   Rise  1.8600 0.0000 0.0080                      1.65652                                                   | 
|    i_0_6/sgo__sro_c51/ZN        AND2_X2   Rise  1.8960 0.0360 0.0140             0.810043 7.77312  8.58316           2       100                    | 
|    i_0_6/i_161/A1               NAND3_X4  Rise  1.8960 0.0000 0.0140                      6.25103                                                   | 
|    i_0_6/i_161/ZN               NAND3_X4  Fall  1.9190 0.0230 0.0150             1.59423  10.008   11.6023           5       100                    | 
|    i_0_6/slo__c374/A1           NOR2_X1   Fall  1.9190 0.0000 0.0150                      1.41309                                                   | 
|    i_0_6/slo__c374/ZN           NOR2_X1   Rise  1.9580 0.0390 0.0270             1.15326  3.0531   4.20636           1       100                    | 
|    i_0_6/i_189/A1               NAND2_X2  Rise  1.9580 0.0000 0.0270                      3.0531                                                    | 
|    i_0_6/i_189/ZN               NAND2_X2  Fall  1.9800 0.0220 0.0130             1.28771  5.98567  7.27338           3       100                    | 
|    i_0_6/i_200/A1               NOR4_X2   Fall  1.9800 0.0000 0.0130                      2.59991                                                   | 
|    i_0_6/i_200/ZN               NOR4_X2   Rise  2.0300 0.0500 0.0450             0.527203 3.37652  3.90372           2       100                    | 
|    i_0_6/slo__sro_c379/B1       OAI21_X1  Rise  2.0300 0.0000 0.0450                      1.66205                                                   | 
|    i_0_6/slo__sro_c379/ZN       OAI21_X1  Fall  2.0530 0.0230 0.0160             0.900759 1.70023  2.60099           1       100                    | 
|    i_0_6/i_205/A                INV_X1    Fall  2.0530 0.0000 0.0160                      1.54936                                                   | 
|    i_0_6/i_205/ZN               INV_X1    Rise  2.0830 0.0300 0.0190             1.20509  6.20185  7.40694           1       100                    | 
|    i_0_6/p_0[55]                          Rise  2.0830 0.0000                                                                                       | 
|    i_0_1_154/A2                 NAND2_X4  Rise  2.0840 0.0010 0.0190    0.0010            6.20185                                                   | 
|    i_0_1_154/ZN                 NAND2_X4  Fall  2.0980 0.0140 0.0090             1.16169  3.18072  4.34241           1       100                    | 
|    i_0_1_153/A                  OAI21_X2  Fall  2.0980 0.0000 0.0090                      2.88084                                                   | 
|    i_0_1_153/ZN                 OAI21_X2  Rise  2.1150 0.0170 0.0130             0.292768 0.914139 1.20691           1       100                    | 
|    Res_reg[55]/D                DLH_X1    Rise  2.1150 0.0000 0.0130                      0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[55]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[55]/G        DLH_X1    Rise  1.1550 0.0060 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.9600 2.1150 | 
| data required time                       |  2.1150        | 
|                                          |                | 
| data required time                       |  2.1150        | 
| data arrival time                        | -2.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0050 | 
| computed max time borrow          0.9890 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9600 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9600 | 
--------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_8/B1                   OAI21_X1  Fall  2.0890 0.0030 0.0090          1.45983                                                   | 
|    i_0_1_8/ZN                   OAI21_X1  Rise  2.1140 0.0250 0.0170 0.425878 0.914139 1.34002           1       100                    | 
|    Res_reg[3]/D                 DLH_X1    Rise  2.1140 0.0000 0.0170          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[3]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9610 2.1140 | 
| data required time                       |  2.1140        | 
|                                          |                | 
| data required time                       |  2.1140        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9610 | 
--------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_10/B1                  OAI21_X1  Fall  2.0900 0.0040 0.0090          1.45983                                                   | 
|    i_0_1_10/ZN                  OAI21_X1  Rise  2.1140 0.0240 0.0160 0.264109 0.914139 1.17825           1       100                    | 
|    Res_reg[4]/D                 DLH_X1    Rise  2.1140 0.0000 0.0160          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[4]/G         DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9610 2.1140 | 
| data required time                       |  2.1140        | 
|                                          |                | 
| data required time                       |  2.1140        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9610 | 
--------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_55/B1                  OAI21_X2  Fall  2.0920 0.0060 0.0110          2.69964                                                   | 
|    i_0_1_55/ZN                  OAI21_X2  Rise  2.1140 0.0220 0.0140 0.39208  0.914139 1.30622           1       100                    | 
|    Res_reg[23]/D                DLH_X1    Rise  2.1140 0.0000 0.0140          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[23]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9610 2.1140 | 
| data required time                       |  2.1140        | 
|                                          |                | 
| data required time                       |  2.1140        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9610 | 
--------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180             2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                                       | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180                      5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400             0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400                      3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130             0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130                      5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110             0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110                      5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210             0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210                      2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170             0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170                      3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110             0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110                      2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200             0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200                      3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090             0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090                      5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130             0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130                      1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140             0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                                       | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140                      1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130             2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130                      2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160             0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160                      4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180             1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180                      3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170             20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210                      1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500             0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500                      1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200             0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                                       | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200                      3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150             0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150                      2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170             0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170                      3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170             0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170                      2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150             0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150                      2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210             0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210                      4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120             0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120                      3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170             0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170                      2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200             0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200                      3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090             0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090                      3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160             0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160                      6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060             2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060                      5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180             0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180                      5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090             1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090                      6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150             0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150                      6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210             4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210                      5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310             1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310                      6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140             1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140                      2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110             0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110                      6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110             0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110                      5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190             0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190                      3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110             0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110                      2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130             0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130                      1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080             1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080                      3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170             1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                                       | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170                      5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110             1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110                      6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110             0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110                      5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240             1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240                      3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170             0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170                      6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160             0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160                      3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120             0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120                      5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440             2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440                      11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130             1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130                      10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080             13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_70/B1                  OAI21_X2  Fall  2.0910 0.0050 0.0100                      2.69964                                                   | 
|    i_0_1_70/ZN                  OAI21_X2  Rise  2.1130 0.0220 0.0140             0.675991 0.914139 1.59013           1       100                    | 
|    Res_reg[28]/D                DLH_X1    Rise  2.1140 0.0010 0.0140    0.0010            0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[28]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9610 2.1140 | 
| data required time                       |  2.1140        | 
|                                          |                | 
| data required time                       |  2.1140        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9610 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : B_in_reg[1] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[1]/D                DLH_X2    Fall  0.2690 0.0000 0.0100          1.10965                                     F             | 
|    B_in_reg[1]/Q                DLH_X2    Fall  0.3470 0.0780 0.0180 2.47095  10.9891  13.4601           4       100      F             | 
|    i_0_3/B_in[1]                          Fall  0.3470 0.0000                                                                           | 
|    i_0_3/sgo__c13/A4            NOR4_X4   Fall  0.3470 0.0000 0.0180          5.80025                                                   | 
|    i_0_3/sgo__c13/ZN            NOR4_X4   Rise  0.4280 0.0810 0.0400 0.425104 4.95112  5.37622           2       100                    | 
|    i_0_3/slo__c334/A            INV_X2    Rise  0.4280 0.0000 0.0400          3.25089                                                   | 
|    i_0_3/slo__c334/ZN           INV_X2    Fall  0.4450 0.0170 0.0130 0.471067 7.90977  8.38084           2       100                    | 
|    i_0_3/i_62/A                 INV_X4    Fall  0.4450 0.0000 0.0130          5.70005                                                   | 
|    i_0_3/i_62/ZN                INV_X4    Rise  0.4650 0.0200 0.0110 0.949292 13.5294  14.4787           3       100                    | 
|    i_0_3/i_74/A1                NAND4_X4  Rise  0.4650 0.0000 0.0110          5.62704                                                   | 
|    i_0_3/i_74/ZN                NAND4_X4  Fall  0.4940 0.0290 0.0210 0.91022  11.6062  12.5165           5       100                    | 
|    i_0_3/i_73/A                 INV_X2    Fall  0.4940 0.0000 0.0210          2.94332                                                   | 
|    i_0_3/i_73/ZN                INV_X2    Rise  0.5230 0.0290 0.0170 0.909386 10.6956  11.605            3       100                    | 
|    i_0_3/i_80/A1                NAND2_X2  Rise  0.5230 0.0000 0.0170          3.0531                                                    | 
|    i_0_3/i_80/ZN                NAND2_X2  Fall  0.5410 0.0180 0.0110 0.478632 4.97016  5.44879           2       100                    | 
|    i_0_3/i_86/A1                NOR2_X2   Fall  0.5410 0.0000 0.0110          2.69887                                                   | 
|    i_0_3/i_86/ZN                NOR2_X2   Rise  0.5700 0.0290 0.0200 0.455586 4.87724  5.33283           2       100                    | 
|    i_0_3/i_85/A                 INV_X2    Rise  0.5700 0.0000 0.0200          3.25089                                                   | 
|    i_0_3/i_85/ZN                INV_X2    Fall  0.5850 0.0150 0.0090 0.57321  8.42006  8.99327           2       100                    | 
|    i_0_3/i_84/A1                NOR2_X4   Fall  0.5850 0.0000 0.0090          5.59465                                                   | 
|    i_0_3/i_84/ZN                NOR2_X4   Rise  0.6040 0.0190 0.0130 0.639029 3.32658  3.96561           2       100                    | 
|    i_0_3/slo__sro_c715/A        AOI21_X1  Rise  0.6040 0.0000 0.0130          1.62635                                                   | 
|    i_0_3/slo__sro_c715/ZN       AOI21_X1  Fall  0.6210 0.0170 0.0140 0.533317 3.47017  4.00348           2       100                    | 
|    i_0_3/p_0[21]                          Fall  0.6210 0.0000                                                                           | 
|    slo__c3518/B                 MUX2_X2   Fall  0.6210 0.0000 0.0140          1.47844                                                   | 
|    slo__c3518/Z                 MUX2_X2   Fall  0.6860 0.0650 0.0130 2.22837  6.55015  8.77852           3       100                    | 
|    i_0_1_676/A                  INV_X2    Fall  0.6860 0.0000 0.0130          2.94332                                                   | 
|    i_0_1_676/ZN                 INV_X2    Rise  0.7100 0.0240 0.0160 0.853953 10.2056  11.0596           2       100                    | 
|    i_0_1_596/A                  XNOR2_X2  Rise  0.7100 0.0000 0.0160          4.00378                                                   | 
|    i_0_1_596/ZN                 XNOR2_X2  Fall  0.7360 0.0260 0.0180 1.92919  10.4096  12.3388           3       100                    | 
|    i_0_1_595/A2                 AND2_X4   Fall  0.7360 0.0000 0.0180          3.22374                                                   | 
|    i_0_1_595/ZN                 AND2_X4   Fall  0.7810 0.0450 0.0170 20.7408  33.3737  54.1146           19      100                    | 
|    i_0_1_535/A2                 AOI222_X1 Fall  0.7860 0.0050 0.0210          1.39906                                                   | 
|    i_0_1_535/ZN                 AOI222_X1 Rise  0.8530 0.0670 0.0500 0.406494 1.67072  2.07721           1       100                    | 
|    i_0_1_534/A                  OAI21_X1  Rise  0.8530 0.0000 0.0500          1.67072                                                   | 
|    i_0_1_534/ZN                 OAI21_X1  Fall  0.8860 0.0330 0.0200 0.319429 3.47198  3.79141           1       100                    | 
|    i_0_5/p_10[25]                         Fall  0.8860 0.0000                                                                           | 
|    i_0_5/i_371/B                FA_X1     Fall  0.8860 0.0000 0.0200          3.39955                                                   | 
|    i_0_5/i_371/CO               FA_X1     Fall  0.9700 0.0840 0.0150 0.470953 2.76208  3.23303           1       100                    | 
|    i_0_5/i_372/CI               FA_X1     Fall  0.9700 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_372/S                FA_X1     Rise  1.0880 0.1180 0.0170 0.79272  3.47198  4.2647            1       100                    | 
|    i_0_5/i_374/B                FA_X1     Rise  1.0880 0.0000 0.0170          3.47199                                                   | 
|    i_0_5/i_374/S                FA_X1     Fall  1.1850 0.0970 0.0170 0.42541  2.76208  3.18749           1       100                    | 
|    i_0_5/i_375/CI               FA_X1     Fall  1.1850 0.0000 0.0170          2.66475                                                   | 
|    i_0_5/i_375/CO               FA_X1     Fall  1.2580 0.0730 0.0150 0.378732 2.76208  3.14081           1       100                    | 
|    i_0_5/i_406/CI               FA_X1     Fall  1.2580 0.0000 0.0150          2.66475                                                   | 
|    i_0_5/i_406/CO               FA_X1     Fall  1.3410 0.0830 0.0210 0.903209 6.53717  7.44037           2       100                    | 
|    i_0_5/slo__sro_c2078/B       XNOR2_X2  Fall  1.3410 0.0000 0.0210          4.41904                                                   | 
|    i_0_5/slo__sro_c2078/ZN      XNOR2_X2  Fall  1.3840 0.0430 0.0120 0.630269 3.44779  4.07806           1       100                    | 
|    i_0_5/i_414/B                HA_X1     Fall  1.3840 0.0000 0.0120          3.34175                                                   | 
|    i_0_5/i_414/S                HA_X1     Fall  1.4470 0.0630 0.0170 0.471244 4.89234  5.36358           2       100                    | 
|    i_0_5/i_468/A1               NOR2_X2   Fall  1.4470 0.0000 0.0170          2.69887                                                   | 
|    i_0_5/i_468/ZN               NOR2_X2   Rise  1.4780 0.0310 0.0200 0.270364 4.96536  5.23573           2       100                    | 
|    i_0_5/i_467/A                INV_X2    Rise  1.4780 0.0000 0.0200          3.25089                                                   | 
|    i_0_5/i_467/ZN               INV_X2    Fall  1.4930 0.0150 0.0090 0.923514 8.116    9.03951           3       100                    | 
|    i_0_5/CLOCK_sgo__c3551/A2    NAND3_X2  Fall  1.4930 0.0000 0.0090          3.09786                                                   | 
|    i_0_5/CLOCK_sgo__c3551/ZN    NAND3_X2  Rise  1.5150 0.0220 0.0160 0.323097 6.25843  6.58152           1       100                    | 
|    i_0_5/CLOCK_sgo__c3553/A     INV_X4    Rise  1.5150 0.0000 0.0160          6.25843                                                   | 
|    i_0_5/CLOCK_sgo__c3553/ZN    INV_X4    Fall  1.5250 0.0100 0.0060 2.02613  6.19466  8.22079           1       100                    | 
|    i_0_5/i_459/A                OAI21_X4  Fall  1.5250 0.0000 0.0060          5.62291                                                   | 
|    i_0_5/i_459/ZN               OAI21_X4  Rise  1.5430 0.0180 0.0180 0.499312 5.95497  6.45428           1       100                    | 
|    i_0_5/sgo__sro_c255/A1       NAND2_X4  Rise  1.5430 0.0000 0.0180          5.95497                                                   | 
|    i_0_5/sgo__sro_c255/ZN       NAND2_X4  Fall  1.5600 0.0170 0.0090 1.12042  8.3836   9.50402           2       100                    | 
|    i_0_5/i_609/A2               NOR2_X4   Fall  1.5600 0.0000 0.0090          6.33856                                                   | 
|    i_0_5/i_609/ZN               NOR2_X4   Rise  1.5880 0.0280 0.0150 0.46014  6.42336  6.8835            1       100                    | 
|    i_0_5/i_605/C2               OAI211_X4 Rise  1.5880 0.0000 0.0150          6.30408                                                   | 
|    i_0_5/i_605/ZN               OAI211_X4 Fall  1.6200 0.0320 0.0210 4.80783  11.0799  15.8877           3       100                    | 
|    i_0_5/i_739/B1               AOI21_X4  Fall  1.6210 0.0010 0.0210          5.61309                                                   | 
|    i_0_5/i_739/ZN               AOI21_X4  Rise  1.6620 0.0410 0.0310 1.04101  13.3465  14.3875           4       100                    | 
|    i_0_5/i_741/B1               OAI21_X4  Rise  1.6620 0.0000 0.0310          6.35155                                                   | 
|    i_0_5/i_741/ZN               OAI21_X4  Fall  1.6840 0.0220 0.0140 1.24588  10.2604  11.5063           4       100                    | 
|    i_0_5/i_822/A                INV_X2    Fall  1.6840 0.0000 0.0140          2.94332                                                   | 
|    i_0_5/i_822/ZN               INV_X2    Rise  1.7040 0.0200 0.0110 0.323415 6.35155  6.67496           1       100                    | 
|    i_0_5/i_812/B1               OAI21_X4  Rise  1.7040 0.0000 0.0110          6.35155                                                   | 
|    i_0_5/i_812/ZN               OAI21_X4  Fall  1.7200 0.0160 0.0110 0.841985 8.5843   9.42629           2       100                    | 
|    i_0_5/sgo__sro_c173/B1       OAI21_X4  Fall  1.7200 0.0000 0.0110          5.55605                                                   | 
|    i_0_5/sgo__sro_c173/ZN       OAI21_X4  Rise  1.7480 0.0280 0.0190 0.663542 6.38065  7.04419           2       100                    | 
|    i_0_5/sgo__sro_c475/B1       AOI21_X2  Rise  1.7480 0.0000 0.0190          3.12976                                                   | 
|    i_0_5/sgo__sro_c475/ZN       AOI21_X2  Fall  1.7650 0.0170 0.0110 0.450293 3.29331  3.7436            1       100                    | 
|    i_0_5/sgo__c494/A1           NOR2_X2   Fall  1.7650 0.0000 0.0110          2.69887                                                   | 
|    i_0_5/sgo__c494/ZN           NOR2_X2   Rise  1.7860 0.0210 0.0130 0.324842 1.70023  2.02507           1       100                    | 
|    i_0_5/sgo__c496/A            INV_X1    Rise  1.7860 0.0000 0.0130          1.70023                                                   | 
|    i_0_5/sgo__c496/ZN           INV_X1    Fall  1.8000 0.0140 0.0080 1.44213  4.00378  5.44592           1       100                    | 
|    i_0_5/slo__sro_c755/A        XNOR2_X2  Fall  1.8000 0.0000 0.0080          3.80206                                                   | 
|    i_0_5/slo__sro_c755/ZN       XNOR2_X2  Fall  1.8440 0.0440 0.0170 1.43338  10.5444  11.9778           4       100                    | 
|    i_0_5/aggregated_res[14][49]           Fall  1.8440 0.0000                                                                           | 
|    i_0_1_204/A                  INV_X4    Fall  1.8440 0.0000 0.0170          5.70005                                                   | 
|    i_0_1_204/ZN                 INV_X4    Rise  1.8640 0.0200 0.0110 1.61561  9.58417  11.1998           2       100                    | 
|    sgo__sro_c1385/A1            NAND3_X4  Rise  1.8640 0.0000 0.0110          6.25103                                                   | 
|    sgo__sro_c1385/ZN            NAND3_X4  Fall  1.8830 0.0190 0.0110 0.431916 6.51495  6.94686           1       100                    | 
|    i_0_1_195/A1                 NOR3_X4   Fall  1.8830 0.0000 0.0110          5.11236                                                   | 
|    i_0_1_195/ZN                 NOR3_X4   Rise  1.9130 0.0300 0.0240 1.03109  3.28638  4.31746           1       100                    | 
|    sgo__sro_c1391/A2            NAND3_X2  Rise  1.9130 0.0000 0.0240          3.28638                                                   | 
|    sgo__sro_c1391/ZN            NAND3_X2  Fall  1.9440 0.0310 0.0170 0.816741 6.68337  7.50011           1       100                    | 
|    sgo__sro_c1392/A2            NOR2_X4   Fall  1.9440 0.0000 0.0170          6.33856                                                   | 
|    sgo__sro_c1392/ZN            NOR2_X4   Rise  1.9760 0.0320 0.0160 0.61542  6.58661  7.20203           2       100                    | 
|    i_0_1_176/A1                 NOR2_X2   Rise  1.9760 0.0000 0.0160          3.29331                                                   | 
|    i_0_1_176/ZN                 NOR2_X2   Fall  1.9890 0.0130 0.0120 0.144251 6.77306  6.91731           1       100                    | 
|    i_0_1_174/A1                 NOR2_X4   Fall  1.9890 0.0000 0.0120          5.59465                                                   | 
|    i_0_1_174/ZN                 NOR2_X4   Rise  2.0360 0.0470 0.0440 2.93707  21.4048  24.3419           7       100                    | 
|    i_0_1_170/A                  INV_X8    Rise  2.0360 0.0000 0.0440          11.8107                                                   | 
|    i_0_1_170/ZN                 INV_X8    Fall  2.0520 0.0160 0.0130 1.66163  24.8217  26.4833           2       100                    | 
|    hfn_ipo_c44/A                BUF_X16   Fall  2.0530 0.0010 0.0130          10.9969                                                   | 
|    hfn_ipo_c44/Z                BUF_X16   Fall  2.0860 0.0330 0.0080 13.512   62.0413  75.5533           33      100                    | 
|    i_0_1_73/B1                  OAI21_X2  Fall  2.0920 0.0060 0.0100          2.69964                                                   | 
|    i_0_1_73/ZN                  OAI21_X2  Rise  2.1140 0.0220 0.0140 0.479869 0.914139 1.39401           1       100                    | 
|    Res_reg[29]/D                DLH_X1    Rise  2.1140 0.0000 0.0140          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Fall  1.0760 0.0760 0.0240 2.65815  5.69802  8.35617           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Fall  1.0760 0.0000 0.0240          5.69802                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Rise  1.1490 0.0730 0.0620 39.0865  57.2109  96.2973           64      100      F    K        | 
|    Res_reg[29]/G        DLH_X1    Rise  1.1530 0.0040 0.0620          0.985498                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1530 1.1530 | 
| time borrowed from endpoint              |  0.9610 2.1140 | 
| data required time                       |  2.1140        | 
|                                          |                | 
| data required time                       |  2.1140        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9880 | 
| user max time borrow              0.9840 | 
| allowed time borrow               0.9840 | 
| actual time borrow                0.9610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9610 | 
--------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2170M, PVMEM - 2467M)
