# system info system on 2025.03.18.15:00:33
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1742284806
#
#
# Files generated for system on 2025.03.18.15:00:33
files:
filepath,kind,attributes,module,is_top
simulation/system.v,VERILOG,,system,true
simulation/submodules/CONTROL_SLAVE.v,VERILOG,,DMAController,false
simulation/submodules/DMAController.v,VERILOG,,DMAController,false
simulation/submodules/READ_MASTER.v,VERILOG,,DMAController,false
simulation/submodules/WRITE_MASTER.v,VERILOG,,DMAController,false
simulation/submodules/FIFO_IP.qip,OTHER,,DMAController,false
simulation/submodules/FIFO_IP.v,VERILOG,,DMAController,false
simulation/submodules/system_jtag_uart_0.v,VERILOG,,system_jtag_uart_0,false
simulation/submodules/system_nios2_gen2_0.v,VERILOG,,system_nios2_gen2_0,false
simulation/submodules/system_onchip_memory2_0.hex,HEX,,system_onchip_memory2_0,false
simulation/submodules/system_onchip_memory2_0.v,VERILOG,,system_onchip_memory2_0,false
simulation/submodules/system_onchip_memory2_1.hex,HEX,,system_onchip_memory2_1,false
simulation/submodules/system_onchip_memory2_1.v,VERILOG,,system_onchip_memory2_1,false
simulation/submodules/system_mm_interconnect_0.v,VERILOG,,system_mm_interconnect_0,false
simulation/submodules/system_irq_mapper.sv,SYSTEM_VERILOG,,system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/system_nios2_gen2_0_cpu.sdc,SDC,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu.v,VERILOG,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,system_nios2_gen2_0_cpu,false
simulation/submodules/system_nios2_gen2_0_cpu_test_bench.v,VERILOG,,system_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router,false
simulation/submodules/system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_002,false
simulation/submodules/system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_003,false
simulation/submodules/system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_004,false
simulation/submodules/system_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_005,false
simulation/submodules/system_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_006,false
simulation/submodules/system_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux,false
simulation/submodules/system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/system_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
simulation/submodules/system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/system_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/system_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/system_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
simulation/submodules/system_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/system_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system.DMA_Controller,DMAController
system.jtag_uart_0,system_jtag_uart_0
system.nios2_gen2_0,system_nios2_gen2_0
system.nios2_gen2_0.cpu,system_nios2_gen2_0_cpu
system.onchip_memory2_0,system_onchip_memory2_0
system.onchip_memory2_1,system_onchip_memory2_1
system.mm_interconnect_0,system_mm_interconnect_0
system.mm_interconnect_0.DMA_Controller_avalon_master_translator,altera_merlin_master_translator
system.mm_interconnect_0.DMA_Controller_avalon_master_1_translator,altera_merlin_master_translator
system.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
system.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
system.mm_interconnect_0.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
system.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system.mm_interconnect_0.DMA_Controller_avalon_slave_0_translator,altera_merlin_slave_translator
system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
system.mm_interconnect_0.DMA_Controller_avalon_master_agent,altera_merlin_master_agent
system.mm_interconnect_0.DMA_Controller_avalon_master_1_agent,altera_merlin_master_agent
system.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
system.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
system.mm_interconnect_0.onchip_memory2_1_s1_agent,altera_merlin_slave_agent
system.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
system.mm_interconnect_0.DMA_Controller_avalon_slave_0_agent,altera_merlin_slave_agent
system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
system.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system.mm_interconnect_0.DMA_Controller_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system.mm_interconnect_0.router,system_mm_interconnect_0_router
system.mm_interconnect_0.router_001,system_mm_interconnect_0_router
system.mm_interconnect_0.router_002,system_mm_interconnect_0_router_002
system.mm_interconnect_0.router_003,system_mm_interconnect_0_router_003
system.mm_interconnect_0.router_004,system_mm_interconnect_0_router_004
system.mm_interconnect_0.router_005,system_mm_interconnect_0_router_005
system.mm_interconnect_0.router_006,system_mm_interconnect_0_router_006
system.mm_interconnect_0.router_008,system_mm_interconnect_0_router_006
system.mm_interconnect_0.router_007,system_mm_interconnect_0_router_007
system.mm_interconnect_0.DMA_Controller_avalon_master_limiter,altera_merlin_traffic_limiter
system.mm_interconnect_0.cmd_demux,system_mm_interconnect_0_cmd_demux
system.mm_interconnect_0.cmd_demux_001,system_mm_interconnect_0_cmd_demux_001
system.mm_interconnect_0.rsp_demux_002,system_mm_interconnect_0_cmd_demux_001
system.mm_interconnect_0.rsp_demux_004,system_mm_interconnect_0_cmd_demux_001
system.mm_interconnect_0.cmd_demux_002,system_mm_interconnect_0_cmd_demux_002
system.mm_interconnect_0.cmd_demux_003,system_mm_interconnect_0_cmd_demux_003
system.mm_interconnect_0.rsp_demux,system_mm_interconnect_0_cmd_demux_003
system.mm_interconnect_0.cmd_mux,system_mm_interconnect_0_cmd_mux
system.mm_interconnect_0.cmd_mux_001,system_mm_interconnect_0_cmd_mux_001
system.mm_interconnect_0.cmd_mux_002,system_mm_interconnect_0_cmd_mux_002
system.mm_interconnect_0.cmd_mux_004,system_mm_interconnect_0_cmd_mux_002
system.mm_interconnect_0.cmd_mux_003,system_mm_interconnect_0_cmd_mux_003
system.mm_interconnect_0.rsp_demux_001,system_mm_interconnect_0_rsp_demux_001
system.mm_interconnect_0.rsp_demux_003,system_mm_interconnect_0_rsp_demux_003
system.mm_interconnect_0.rsp_mux,system_mm_interconnect_0_rsp_mux
system.mm_interconnect_0.rsp_mux_001,system_mm_interconnect_0_rsp_mux
system.mm_interconnect_0.rsp_mux_002,system_mm_interconnect_0_rsp_mux_002
system.mm_interconnect_0.rsp_mux_003,system_mm_interconnect_0_rsp_mux_003
system.mm_interconnect_0.avalon_st_adapter,system_mm_interconnect_0_avalon_st_adapter
system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system.mm_interconnect_0.avalon_st_adapter_001,system_mm_interconnect_0_avalon_st_adapter
system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system.mm_interconnect_0.avalon_st_adapter_002,system_mm_interconnect_0_avalon_st_adapter
system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system.mm_interconnect_0.avalon_st_adapter_003,system_mm_interconnect_0_avalon_st_adapter
system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system.mm_interconnect_0.avalon_st_adapter_004,system_mm_interconnect_0_avalon_st_adapter
system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system.irq_mapper,system_irq_mapper
system.rst_controller,altera_reset_controller
system.rst_controller_001,altera_reset_controller
