{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582412239330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582412239331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 23 01:57:17 2020 " "Processing started: Sun Feb 23 01:57:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582412239331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582412239331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qlab3 -c qlab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off qlab3 -c qlab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582412239331 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1582412240026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "struct_l6.sv 2 2 " "Found 2 design units, including 2 entities, in source file struct_l6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sh_reg " "Found entity 1: sh_reg" {  } { { "struct_l6.sv" "" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240066 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "struct_l6.sv" "" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412240066 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" Ind.sv(4) " "Verilog HDL syntax error at Ind.sv(4) near text \"input\";  expecting \";\"" {  } { { "Ind.sv" "" { Text "E:/study/Labs/Verify/qlab3/Ind.sv" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1582412240068 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Ind Ind.sv(1) " "Ignored design unit \"Ind\" at Ind.sv(1) due to previous errors" {  } { { "Ind.sv" "" { Text "E:/study/Labs/Verify/qlab3/Ind.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1582412240068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ind.sv 0 0 " "Found 0 design units, including 0 entities, in source file ind.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412240068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412240070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components.v(33) " "Verilog HDL information at components.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1582412240071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components.v(76) " "Verilog HDL information at components.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1582412240071 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "latch " "Entity \"latch\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 143 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1582412240072 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux components.v " "Entity \"mux\" obtained from \"components.v\" instead of from Quartus II megafunction library" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 175 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1582412240072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 6 6 " "Found 6 design units, including 6 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240073 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240073 ""} { "Info" "ISGN_ENTITY_NAME" "3 acc_sm " "Found entity 3: acc_sm" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240073 ""} { "Info" "ISGN_ENTITY_NAME" "4 decod " "Found entity 4: decod" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240073 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412240073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qlab3.sv 1 1 " "Found 1 design units, including 1 entities, in source file qlab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qlab3 " "Found entity 1: qlab3" {  } { { "qlab3.sv" "" { Text "E:/study/Labs/Verify/qlab3/qlab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412240074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412240074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg " "Generated suppressed messages file E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1582412240096 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582412240143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 23 01:57:20 2020 " "Processing ended: Sun Feb 23 01:57:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582412240143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582412240143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582412240143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582412240143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582412240714 ""}
