-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity phasm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    period_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    period_V_empty_n : IN STD_LOGIC;
    period_V_read : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of phasm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal count_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tmp : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal period_V_blk_n : STD_LOGIC;
    signal xor_ln48_fu_91_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_flag_write_assign_phi_fu_53_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln879_fu_73_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_62_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln700_fu_84_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_preg <= ap_phi_mux_flag_write_assign_phi_fu_53_p4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                count_V <= ap_phi_mux_storemerge_i_phi_fu_62_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (icmp_ln879_fu_73_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp <= xor_ln48_fu_91_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, period_V_empty_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_fu_84_p2 <= std_logic_vector(unsigned(count_V) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, period_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, period_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_flag_write_assign_phi_fu_53_p4_assign_proc : process(ap_CS_fsm_state1, tmp, xor_ln48_fu_91_p2, icmp_ln879_fu_73_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((icmp_ln879_fu_73_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_flag_write_assign_phi_fu_53_p4 <= tmp;
            elsif ((icmp_ln879_fu_73_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_flag_write_assign_phi_fu_53_p4 <= xor_ln48_fu_91_p2;
            else 
                ap_phi_mux_flag_write_assign_phi_fu_53_p4 <= "X";
            end if;
        else 
            ap_phi_mux_flag_write_assign_phi_fu_53_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_62_p4_assign_proc : process(ap_CS_fsm_state1, icmp_ln879_fu_73_p2, add_ln700_fu_84_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((icmp_ln879_fu_73_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_i_phi_fu_62_p4 <= add_ln700_fu_84_p2;
            elsif ((icmp_ln879_fu_73_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_i_phi_fu_62_p4 <= ap_const_lv8_0;
            else 
                ap_phi_mux_storemerge_i_phi_fu_62_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_storemerge_i_phi_fu_62_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, period_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, period_V_empty_n, ap_phi_mux_flag_write_assign_phi_fu_53_p4, ap_return_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return <= ap_phi_mux_flag_write_assign_phi_fu_53_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    icmp_ln879_fu_73_p2 <= "1" when (count_V = period_V_dout) else "0";

    period_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, period_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            period_V_blk_n <= period_V_empty_n;
        else 
            period_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    period_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, period_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (period_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            period_V_read <= ap_const_logic_1;
        else 
            period_V_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln48_fu_91_p2 <= (tmp xor ap_const_lv1_1);
end behav;
