{"vcs1":{"timestamp_begin":1719330440.418952031, "rt":1.98, "ut":0.18, "st":0.18}}
{"vcselab":{"timestamp_begin":1719330442.475526894, "rt":1.88, "ut":0.20, "st":0.17}}
{"link":{"timestamp_begin":1719330444.420114597, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719330440.111025560}
{"VCS_COMP_START_TIME": 1719330440.111025560}
{"VCS_COMP_END_TIME": 1719330444.690755481}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384532}}
{"vcselab": {"peak_mem": 245432}}
