Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri May 27 21:17:53 2022
| Host         : ravi running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file master_timing_summary_routed.rpt -rpx master_timing_summary_routed.rpx
| Design       : master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.986        0.000                      0                  927        0.120        0.000                      0                  927        4.500        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.986        0.000                      0                  927        0.120        0.000                      0                  927        4.500        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.272ns (22.427%)  route 4.400ns (77.573%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.116     9.427 r  get_data/stored_data[7]_i_3/O
                         net (fo=4, routed)           0.527     9.953    get_data/stored_data[7]_i_3_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.328    10.281 r  get_data/stored_data[7]_i_2/O
                         net (fo=1, routed)           0.529    10.810    get_data/stored_data[7]_i_2_n_0
    SLICE_X9Y23          FDRE                                         r  get_data/stored_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.435    14.776    get_data/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  get_data/stored_data_reg[7]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.796    get_data/stored_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.272ns (22.600%)  route 4.356ns (77.400%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.116     9.427 r  get_data/stored_data[7]_i_3/O
                         net (fo=4, routed)           0.483     9.910    get_data/stored_data[7]_i_3_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I3_O)        0.328    10.238 r  get_data/stored_data[1]_i_1/O
                         net (fo=1, routed)           0.529    10.767    get_data/stored_data[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  get_data/stored_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438    14.779    get_data/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  get_data/stored_data_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.799    get_data/stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.272ns (22.999%)  route 4.259ns (77.001%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.116     9.427 r  get_data/stored_data[7]_i_3/O
                         net (fo=4, routed)           0.386     9.812    get_data/stored_data[7]_i_3_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I3_O)        0.328    10.140 r  get_data/stored_data[3]_i_1/O
                         net (fo=1, routed)           0.529    10.669    get_data/stored_data[3]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  get_data/stored_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.436    14.777    get_data/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  get_data/stored_data_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.797    get_data/stored_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.076ns (19.643%)  route 4.402ns (80.357%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.124     9.435 r  get_data/stored_data[6]_i_2/O
                         net (fo=4, routed)           0.462     9.896    get_data/stored_data[6]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.020 r  get_data/stored_data[6]_i_1/O
                         net (fo=1, routed)           0.596    10.616    get_data/stored_data[6]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  get_data/stored_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.435    14.776    get_data/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  get_data/stored_data_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    14.832    get_data/stored_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.272ns (22.976%)  route 4.264ns (77.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.116     9.427 r  get_data/stored_data[7]_i_3/O
                         net (fo=4, routed)           0.355     9.781    get_data/stored_data[7]_i_3_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.328    10.109 r  get_data/stored_data[5]_i_1/O
                         net (fo=1, routed)           0.565    10.675    get_data/stored_data[5]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  get_data/stored_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.500    14.841    get_data/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  get_data/stored_data_reg[5]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y24          FDRE (Setup_fdre_C_CE)      -0.169    14.910    get_data/stored_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/stored_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.076ns (19.583%)  route 4.419ns (80.417%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 f  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 f  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.673     9.311    get_data/p_0_out_i_2_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.124     9.435 r  get_data/stored_data[6]_i_2/O
                         net (fo=4, routed)           0.516     9.950    get_data/stored_data[6]_i_2_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    10.074 r  get_data/stored_data[4]_i_1/O
                         net (fo=1, routed)           0.559    10.633    get_data/stored_data[4]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  get_data/stored_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.505    14.846    get_data/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  get_data/stored_data_reg[4]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.879    get_data/stored_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 get_bram/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.474ns (28.008%)  route 3.789ns (71.992%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.621     5.142    get_bram/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  get_bram/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  get_bram/head_reg[0]/Q
                         net (fo=12, routed)          1.232     6.830    get_bram/head_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124     6.954 r  get_bram/head[9]_i_3/O
                         net (fo=7, routed)           0.423     7.377    get_bram/head[9]_i_3_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.501 r  get_bram/state0_carry_i_5/O
                         net (fo=1, routed)           0.479     7.980    get_bram/state0_carry_i_5_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.104 r  get_bram/state0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.104    get_bram/state0_carry_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.502 r  get_bram/state0_carry/CO[3]
                         net (fo=1, routed)           0.765     9.267    get_bram/state0_carry_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.391 f  get_bram/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.313     9.704    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.124     9.828 r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.577    10.405    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.476    14.817    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.077    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.681    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/bits_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.076ns (19.742%)  route 4.374ns (80.258%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 r  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.692     9.330    get_data/p_0_out_i_2_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  get_data/p_0_out_i_1/O
                         net (fo=1, routed)           0.303     9.757    get_data/p_0_out_i_1_n_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.124     9.881 r  get_data/p_0_out/O
                         net (fo=32, routed)          0.707    10.589    get_data/p_0_out_n_0
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.509    14.850    get_data/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[4]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.883    get_data/bits_reg[4]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/bits_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.076ns (19.742%)  route 4.374ns (80.258%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 r  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.692     9.330    get_data/p_0_out_i_2_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  get_data/p_0_out_i_1/O
                         net (fo=1, routed)           0.303     9.757    get_data/p_0_out_i_1_n_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.124     9.881 r  get_data/p_0_out/O
                         net (fo=32, routed)          0.707    10.589    get_data/p_0_out_n_0
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.509    14.850    get_data/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[5]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.883    get_data/bits_reg[5]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 get_data/bits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/bits_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.076ns (19.742%)  route 4.374ns (80.258%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.617     5.138    get_data/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  get_data/bits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  get_data/bits_reg[30]/Q
                         net (fo=2, routed)           1.176     6.770    get_data/bits_reg[30]
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  get_data/p_0_out_i_9/O
                         net (fo=1, routed)           0.693     7.587    get_data/p_0_out_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  get_data/p_0_out_i_5/O
                         net (fo=1, routed)           0.803     8.514    get_data/p_0_out_i_5_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.638 r  get_data/p_0_out_i_2/O
                         net (fo=4, routed)           0.692     9.330    get_data/p_0_out_i_2_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  get_data/p_0_out_i_1/O
                         net (fo=1, routed)           0.303     9.757    get_data/p_0_out_i_1_n_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.124     9.881 r  get_data/p_0_out/O
                         net (fo=32, routed)          0.707    10.589    get_data/p_0_out_n_0
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.509    14.850    get_data/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  get_data/bits_reg[6]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.883    get_data/bits_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 get_bram/bram_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.822%)  route 0.265ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.581     1.464    get_bram/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.148     1.612 r  get_bram/bram_din_reg[5]/Q
                         net (fo=1, routed)           0.265     1.877    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     1.994    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.242     1.758    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_bram/tail_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.583     1.466    get_bram/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  get_bram/tail_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  get_bram/tail_reg[8]/Q
                         net (fo=6, routed)           0.076     1.683    get_bram/tail_reg_n_0_[8]
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  get_bram/bram_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.728    get_bram/bram_addr[8]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  get_bram/bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.851     1.978    get_bram/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  get_bram/bram_addr_reg[8]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.092     1.571    get_bram/bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 get_bram/bram_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.603%)  route 0.320ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.581     1.464    get_bram/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.148     1.612 r  get_bram/bram_din_reg[4]/Q
                         net (fo=1, routed)           0.320     1.932    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     1.994    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.759    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bram_read_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/bram_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.702%)  route 0.106ns (39.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  bram_read_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  bram_read_value_reg[3]/Q
                         net (fo=1, routed)           0.106     1.733    get_bram/bram_read_value_reg[7][3]
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.849     1.976    get_bram/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.076     1.553    get_bram/bram_din_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 get_data/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_data/bit_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.553     1.436    get_data/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  get_data/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  get_data/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.132     1.709    get_data/state[1]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  get_data/bit_ctr[27]_i_1/O
                         net (fo=1, routed)           0.000     1.754    get_data/bit_ctr[27]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  get_data/bit_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.820     1.947    get_data/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  get_data/bit_ctr_reg[27]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.120     1.569    get_data/bit_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 get_bram/bram_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.575%)  route 0.372ns (69.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.581     1.464    get_bram/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  get_bram/bram_din_reg[0]/Q
                         net (fo=1, routed)           0.372     2.001    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     1.994    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.812    get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 get_bram/write_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.579%)  route 0.162ns (53.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.580     1.463    get_bram/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  get_bram/write_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  get_bram/write_value_reg[3]/Q
                         net (fo=2, routed)           0.162     1.766    bram_write_value[3]
    SLICE_X4Y23          FDRE                                         r  send_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  send_data_in_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072     1.570    send_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 get_bram/write_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.580     1.463    get_bram/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  get_bram/write_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  get_bram/write_value_reg[2]/Q
                         net (fo=2, routed)           0.160     1.764    bram_write_value[2]
    SLICE_X4Y23          FDRE                                         r  send_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  send_data_in_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.070     1.568    send_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_write_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.121     1.726    get_btnR/out[1]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  get_btnR/bram_write_flag_i_1/O
                         net (fo=1, routed)           0.000     1.771    get_btnR_n_2
    SLICE_X4Y26          FDRE                                         r  bram_write_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  bram_write_flag_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.091     1.568    bram_write_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bram_read_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_bram/bram_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  bram_read_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  bram_read_value_reg[0]/Q
                         net (fo=1, routed)           0.143     1.770    get_bram/bram_read_value_reg[7][0]
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.849     1.976    get_bram/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  get_bram/bram_din_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.085     1.562    get_bram/bram_din_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   get_bram/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y27    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y26    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y26    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y26    bram_read_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y25    bram_read_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y25    bram_read_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y25    bram_read_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    bram_read_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    bram_read_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    bram_read_value_reg[5]/C



