{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669787663039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669787663043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:54:22 2022 " "Processing started: Wed Nov 30 00:54:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669787663043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787663043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787663043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669787663289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669787663289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Blackjack.v(123) " "Verilog HDL information at Blackjack.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669787669559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START Blackjack.v(4) " "Verilog HDL Declaration information at Blackjack.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bet BET Blackjack.v(20) " "Verilog HDL Declaration information at Blackjack.v(20): object \"bet\" differs only in case from object \"BET\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tie TIE Blackjack.v(36) " "Verilog HDL Declaration information at Blackjack.v(36): object \"tie\" differs only in case from object \"TIE\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN Blackjack.v(35) " "Verilog HDL Declaration information at Blackjack.v(35): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.v 1 1 " "Found 1 design units, including 1 entities, in source file blackjack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Blackjack " "Found entity 1: Blackjack" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669561 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module seven_segment_negative.v " "Can't analyze file -- file module seven_segment_negative.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669787669564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_decimal_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file two_decimal_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_decimal_vals " "Found entity 1: two_decimal_vals" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deck.v 1 1 " "Found 1 design units, including 1 entities, in source file deck.v" { { "Info" "ISGN_ENTITY_NAME" "1 card " "Found entity 1: card" {  } { { "deck.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/deck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669569 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "card.v " "Can't analyze file -- file card.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669787669572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hand.v 1 1 " "Found 1 design units, including 1 entities, in source file hand.v" { { "Info" "ISGN_ENTITY_NAME" "1 hand " "Found entity 1: hand" {  } { { "hand.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/hand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.v 1 1 " "Found 1 design units, including 1 entities, in source file draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcard1 DCARD1 round.v(16) " "Verilog HDL Declaration information at round.v(16): object \"dcard1\" differs only in case from object \"DCARD1\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/round.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcard2 DCARD2 round.v(17) " "Verilog HDL Declaration information at round.v(17): object \"dcard2\" differs only in case from object \"DCARD2\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/round.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard1 PCARD1 round.v(22) " "Verilog HDL Declaration information at round.v(22): object \"pcard1\" differs only in case from object \"PCARD1\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/round.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard2 PCARD2 round.v(23) " "Verilog HDL Declaration information at round.v(23): object \"pcard2\" differs only in case from object \"PCARD2\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/round.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669787669577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.v 1 1 " "Found 1 design units, including 1 entities, in source file round.v" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "round.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealer.v 1 1 " "Found 1 design units, including 1 entities, in source file dealer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealer " "Found entity 1: dealer" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit.v 1 1 " "Found 1 design units, including 1 entities, in source file hit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hit " "Found entity 1: hit" {  } { { "hit.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/hit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669787669580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Blackjack " "Elaborating entity \"Blackjack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669787669617 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "value Blackjack.v(24) " "Verilog HDL warning at Blackjack.v(24): object value used but never assigned" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669787669624 "|Blackjack"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val2 Blackjack.v(25) " "Verilog HDL warning at Blackjack.v(25): object val2 used but never assigned" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669787669624 "|Blackjack"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dvalue Blackjack.v(31) " "Verilog HDL warning at Blackjack.v(31): object dvalue used but never assigned" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669787669624 "|Blackjack"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dcardsnum Blackjack.v(32) " "Verilog HDL warning at Blackjack.v(32): object dcardsnum used but never assigned" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1669787669624 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Blackjack.v(64) " "Verilog HDL Always Construct warning at Blackjack.v(64): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669787669627 "|Blackjack"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Blackjack.v(150) " "Verilog HDL Case Statement information at Blackjack.v(150): all case item expressions in this case statement are onehot" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669787669627 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win Blackjack.v(150) " "Verilog HDL Always Construct warning at Blackjack.v(150): inferring latch(es) for variable \"win\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669787669627 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tie Blackjack.v(150) " "Verilog HDL Always Construct warning at Blackjack.v(150): inferring latch(es) for variable \"tie\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669787669627 "|Blackjack"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "value 0 Blackjack.v(24) " "Net \"value\" at Blackjack.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val2 0 Blackjack.v(25) " "Net \"val2\" at Blackjack.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dvalue 0 Blackjack.v(31) " "Net \"dvalue\" at Blackjack.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dcardsnum.00000010 0 Blackjack.v(32) " "Net \"dcardsnum.00000010\" at Blackjack.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_neg_sign Blackjack.v(11) " "Output port \"seg7_neg_sign\" at Blackjack.v(11) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_dig0 Blackjack.v(12) " "Output port \"seg7_dig0\" at Blackjack.v(12) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_dig1 Blackjack.v(13) " "Output port \"seg7_dig1\" at Blackjack.v(13) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_dig2 Blackjack.v(14) " "Output port \"seg7_dig2\" at Blackjack.v(14) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_dig3 Blackjack.v(15) " "Output port \"seg7_dig3\" at Blackjack.v(15) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg7_dig4 Blackjack.v(17) " "Output port \"seg7_dig4\" at Blackjack.v(17) has no driver" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669787669629 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WIN Blackjack.v(64) " "Inferred latch for \"NS.WIN\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669630 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.TIE Blackjack.v(64) " "Inferred latch for \"NS.TIE\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669630 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.LOST Blackjack.v(64) " "Inferred latch for \"NS.LOST\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669630 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL_LOW Blackjack.v(64) " "Inferred latch for \"NS.DEAL_LOW\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669630 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL_HIGH Blackjack.v(64) " "Inferred latch for \"NS.DEAL_HIGH\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669631 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL_TIE Blackjack.v(64) " "Inferred latch for \"NS.DEAL_TIE\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL_BUST Blackjack.v(64) " "Inferred latch for \"NS.DEAL_BUST\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL_BJ Blackjack.v(64) " "Inferred latch for \"NS.DEAL_BJ\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DEAL Blackjack.v(64) " "Inferred latch for \"NS.DEAL\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.BUST Blackjack.v(64) " "Inferred latch for \"NS.BUST\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.BJ_5 Blackjack.v(64) " "Inferred latch for \"NS.BJ_5\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C_5 Blackjack.v(64) " "Inferred latch for \"NS.C_5\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C_4 Blackjack.v(64) " "Inferred latch for \"NS.C_4\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C_3 Blackjack.v(64) " "Inferred latch for \"NS.C_3\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669632 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C_2 Blackjack.v(64) " "Inferred latch for \"NS.C_2\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669633 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.BET Blackjack.v(64) " "Inferred latch for \"NS.BET\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669633 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.START Blackjack.v(64) " "Inferred latch for \"NS.START\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669633 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.INITS Blackjack.v(64) " "Inferred latch for \"NS.INITS\" at Blackjack.v(64)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787669633 "|Blackjack"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[0\] GND " "Pin \"seg7_neg_sign\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[1\] GND " "Pin \"seg7_neg_sign\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[2\] GND " "Pin \"seg7_neg_sign\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[3\] GND " "Pin \"seg7_neg_sign\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[4\] GND " "Pin \"seg7_neg_sign\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[5\] GND " "Pin \"seg7_neg_sign\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_neg_sign\[6\] GND " "Pin \"seg7_neg_sign\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_neg_sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[0\] GND " "Pin \"seg7_dig0\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[1\] GND " "Pin \"seg7_dig0\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[2\] GND " "Pin \"seg7_dig0\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[3\] GND " "Pin \"seg7_dig0\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[4\] GND " "Pin \"seg7_dig0\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[5\] GND " "Pin \"seg7_dig0\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig0\[6\] GND " "Pin \"seg7_dig0\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[0\] GND " "Pin \"seg7_dig1\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[1\] GND " "Pin \"seg7_dig1\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[2\] GND " "Pin \"seg7_dig1\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[3\] GND " "Pin \"seg7_dig1\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[4\] GND " "Pin \"seg7_dig1\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[5\] GND " "Pin \"seg7_dig1\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[6\] GND " "Pin \"seg7_dig1\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[0\] GND " "Pin \"seg7_dig2\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[1\] GND " "Pin \"seg7_dig2\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[2\] GND " "Pin \"seg7_dig2\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[3\] GND " "Pin \"seg7_dig2\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[4\] GND " "Pin \"seg7_dig2\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[5\] GND " "Pin \"seg7_dig2\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[6\] GND " "Pin \"seg7_dig2\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[0\] GND " "Pin \"seg7_dig3\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[1\] GND " "Pin \"seg7_dig3\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[2\] GND " "Pin \"seg7_dig3\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[3\] GND " "Pin \"seg7_dig3\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[4\] GND " "Pin \"seg7_dig3\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[5\] GND " "Pin \"seg7_dig3\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[6\] GND " "Pin \"seg7_dig3\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[0\] GND " "Pin \"seg7_dig4\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[1\] GND " "Pin \"seg7_dig4\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[2\] GND " "Pin \"seg7_dig4\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[3\] GND " "Pin \"seg7_dig4\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[4\] GND " "Pin \"seg7_dig4\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[5\] GND " "Pin \"seg7_dig4\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[6\] GND " "Pin \"seg7_dig4\[6\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669787670064 "|Blackjack|seg7_dig4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669787670064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669787670091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/output_files/Blackjack.map.smsg " "Generated suppressed messages file C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/output_files/Blackjack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787670150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669787670283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669787670283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increment_1 " "No output dependent on input pin \"increment_1\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|increment_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increment_5 " "No output dependent on input pin \"increment_5\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|increment_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increment_10 " "No output dependent on input pin \"increment_10\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|increment_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increment_25 " "No output dependent on input pin \"increment_25\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|increment_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hit " "No output dependent on input pin \"hit\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|hit"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stand " "No output dependent on input pin \"stand\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669787670397 "|Blackjack|stand"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669787670397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669787670398 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669787670398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669787670398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669787670414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:54:30 2022 " "Processing ended: Wed Nov 30 00:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669787670414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669787670414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669787670414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669787670414 ""}
