$date
  Fri Feb  3 23:31:43 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # g $end
$scope module dut_instance $end
$var reg 1 $ x1 $end
$var reg 1 % x2 $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#1
1"
1%
#2
1!
0"
1$
0%
#3
1"
1#
1%
1&
#4
0!
0"
0#
0$
0%
0&
#5
1"
1%
#6
1!
0"
1$
0%
#7
1"
1#
1%
1&
#8
0!
0"
0#
0$
0%
0&
#9
1"
1%
#10
1!
0"
1$
0%
