#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Aug 16 14:57:00 2016
# Process ID: 13517
# Log file: /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto2_wrapper.vdi
# Journal file: /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source uub_proto2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/uub_proto_wrapper.xdc]
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/uub_proto_wrapper.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/vivado_uub.xdc]
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/vivado_uub.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc:17]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2151.504 ; gain = 602.523 ; free physical = 8120 ; free virtual = 44822
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'uub_proto2_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  (Flop,Flop) => IDDR: 60 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 257 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2151.508 ; gain = 1159.395 ; free physical = 8159 ; free virtual = 44821
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -382 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2168.535 ; gain = 7.027 ; free physical = 8159 ; free virtual = 44821
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16144680d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.535 ; gain = 0.000 ; free physical = 8146 ; free virtual = 44808

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 2789 cells.
Phase 2 Constant Propagation | Checksum: efb7b9fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2177.535 ; gain = 0.000 ; free physical = 8146 ; free virtual = 44808

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9155 unconnected nets.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 7272 unconnected cells.
Phase 3 Sweep | Checksum: 107e3a84f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.535 ; gain = 0.000 ; free physical = 8146 ; free virtual = 44808

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2177.535 ; gain = 0.000 ; free physical = 8146 ; free virtual = 44808
Ending Logic Optimization Task | Checksum: 107e3a84f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2177.535 ; gain = 0.000 ; free physical = 8146 ; free virtual = 44808
Implement Debug Cores | Checksum: 116cb6843
Logic Optimization | Checksum: 116cb6843

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 104 BRAM(s) out of a total of 104 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 208
Ending PowerOpt Patch Enables Task | Checksum: 107e3a84f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2369.535 ; gain = 0.000 ; free physical = 7993 ; free virtual = 44655
Ending Power Optimization Task | Checksum: 107e3a84f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.535 ; gain = 192.000 ; free physical = 7993 ; free virtual = 44655
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 2369.535 ; gain = 218.027 ; free physical = 7993 ; free virtual = 44655
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2409.551 ; gain = 0.000 ; free physical = 7989 ; free virtual = 44655
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2409.551 ; gain = 40.016 ; free physical = 7958 ; free virtual = 44655
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto2_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -382 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f26afd86

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2409.551 ; gain = 0.000 ; free physical = 7956 ; free virtual = 44655

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2409.551 ; gain = 0.000 ; free physical = 7956 ; free virtual = 44655
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2409.551 ; gain = 0.000 ; free physical = 7956 ; free virtual = 44655

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 19be561c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2409.551 ; gain = 0.000 ; free physical = 7956 ; free virtual = 44655
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus P6X with more than one IO standard is found. Components associated with this bus are: 
	P6X[5] of IOStandard LVCMOS25
	P6X[4] of IOStandard LVCMOS25
	P6X[3] of IOStandard LVCMOS25
	P6X[2] of IOStandard LVCMOS25
	P6X[1] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 19be561c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.574 ; gain = 60.023 ; free physical = 7956 ; free virtual = 44654

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 19be561c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.574 ; gain = 60.023 ; free physical = 7956 ; free virtual = 44654

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 390a4e34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.574 ; gain = 60.023 ; free physical = 7956 ; free virtual = 44654
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 39f202e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.574 ; gain = 60.023 ; free physical = 7956 ; free virtual = 44654

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 165cffd54

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.574 ; gain = 60.023 ; free physical = 7948 ; free virtual = 44647
Phase 2.2.1 Place Init Design | Checksum: 207cb5919

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.461 ; gain = 146.910 ; free physical = 7744 ; free virtual = 44443
Phase 2.2 Build Placer Netlist Model | Checksum: 207cb5919

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.461 ; gain = 146.910 ; free physical = 7744 ; free virtual = 44443

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 207cb5919

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.461 ; gain = 146.910 ; free physical = 7744 ; free virtual = 44443
Phase 2.3 Constrain Clocks/Macros | Checksum: 207cb5919

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.461 ; gain = 146.910 ; free physical = 7744 ; free virtual = 44443
Phase 2 Placer Initialization | Checksum: 207cb5919

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.461 ; gain = 146.910 ; free physical = 7744 ; free virtual = 44443

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 22020fcf2

Time (s): cpu = 00:02:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7657 ; free virtual = 44355

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 22020fcf2

Time (s): cpu = 00:02:35 ; elapsed = 00:01:11 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7657 ; free virtual = 44355

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 241b36e8d

Time (s): cpu = 00:03:13 ; elapsed = 00:01:21 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44355

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1fc981ce8

Time (s): cpu = 00:03:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44355

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1fc981ce8

Time (s): cpu = 00:03:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44355

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 23d1c6187

Time (s): cpu = 00:03:28 ; elapsed = 00:01:24 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44355

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1828fc0f4

Time (s): cpu = 00:03:28 ; elapsed = 00:01:24 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44355

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1accef669

Time (s): cpu = 00:03:49 ; elapsed = 00:01:41 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1accef669

Time (s): cpu = 00:03:49 ; elapsed = 00:01:41 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1accef669

Time (s): cpu = 00:03:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1accef669

Time (s): cpu = 00:03:50 ; elapsed = 00:01:42 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 4.6 Small Shape Detail Placement | Checksum: 1accef669

Time (s): cpu = 00:03:50 ; elapsed = 00:01:42 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1accef669

Time (s): cpu = 00:03:52 ; elapsed = 00:01:44 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 4 Detail Placement | Checksum: 1accef669

Time (s): cpu = 00:03:53 ; elapsed = 00:01:44 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 21eec4e7f

Time (s): cpu = 00:03:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 21eec4e7f

Time (s): cpu = 00:03:54 ; elapsed = 00:01:45 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 12dad637b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.294. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 12dad637b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 5.2.2 Post Placement Optimization | Checksum: 12dad637b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 5.2 Post Commit Optimization | Checksum: 12dad637b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 12dad637b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 12dad637b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 12dad637b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 5.5 Placer Reporting | Checksum: 12dad637b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 153898d7f

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 153898d7f

Time (s): cpu = 00:04:25 ; elapsed = 00:01:53 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Ending Placer Task | Checksum: 14fcab0fe

Time (s): cpu = 00:04:25 ; elapsed = 00:01:54 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:32 ; elapsed = 00:01:57 . Memory (MB): peak = 2761.152 ; gain = 351.602 ; free physical = 7656 ; free virtual = 44354
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7495 ; free virtual = 44357
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7607 ; free virtual = 44355
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7606 ; free virtual = 44353
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7606 ; free virtual = 44354
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7604 ; free virtual = 44355
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -382 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus P6X[5:1] with more than one IO standard is found. Components associated with this bus are:  P6X[5] of IOStandard LVCMOS25; P6X[4] of IOStandard LVCMOS25; P6X[3] of IOStandard LVCMOS25; P6X[2] of IOStandard LVCMOS25; P6X[1] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10de787db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7601 ; free virtual = 44351

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10de787db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7601 ; free virtual = 44351

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10de787db

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7601 ; free virtual = 44351
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 9cd434ff

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7597 ; free virtual = 44348
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.578  | TNS=0.000  | WHS=-0.354 | THS=-1560.665|

Phase 2 Router Initialization | Checksum: 14bc36f75

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7583 ; free virtual = 44334

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c2443e4d

Time (s): cpu = 00:02:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7583 ; free virtual = 44334

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7049
 Number of Nodes with overlaps = 571
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d1fd32d1

Time (s): cpu = 00:03:21 ; elapsed = 00:01:01 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.908  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 255464e8e

Time (s): cpu = 00:03:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a4bf5dbe

Time (s): cpu = 00:03:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.908  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f692d56e

Time (s): cpu = 00:03:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332
Phase 4 Rip-up And Reroute | Checksum: f692d56e

Time (s): cpu = 00:03:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1099be9c3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.908  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1099be9c3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1099be9c3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332
Phase 5 Delay and Skew Optimization | Checksum: 1099be9c3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1e377a91e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d1276560

Time (s): cpu = 00:03:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.7198 %
  Global Horizontal Routing Utilization  = 17.179 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f000bcd8

Time (s): cpu = 00:03:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f000bcd8

Time (s): cpu = 00:03:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7581 ; free virtual = 44332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 163dfb235

Time (s): cpu = 00:03:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 163dfb235

Time (s): cpu = 00:03:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:05 ; elapsed = 00:01:21 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7582 ; free virtual = 44332
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7366 ; free virtual = 44333
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7521 ; free virtual = 44332
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto2_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7521 ; free virtual = 44332
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:57 ; elapsed = 00:00:12 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7519 ; free virtual = 44333
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2761.152 ; gain = 0.000 ; free physical = 7449 ; free virtual = 44264
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 15:03:01 2016...
