Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 20 16:08:03 2022
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file babbage_synth_timing_summary_routed.rpt -pb babbage_synth_timing_summary_routed.pb -rpx babbage_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : babbage_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.140        0.000                      0                  159        0.178        0.000                      0                  159        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.140        0.000                      0                  159        0.178        0.000                      0                  159        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.655ns (54.122%)  route 2.251ns (45.878%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605     5.126    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_g_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.518     5.644 r  babbage/s_g_reg_reg[6]/Q
                         net (fo=1, routed)           0.629     6.273    babbage/s_g_reg[6]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.947 r  babbage/s_f_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    babbage/s_f_next3_carry__0_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.186 r  babbage/s_f_next3_carry__1/O[2]
                         net (fo=2, routed)           0.831     8.017    babbage/data0[11]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.302     8.319 r  babbage/s_f_next1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.319    babbage/s_f_next1_carry__1_i_1_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.720 r  babbage/s_f_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.720    babbage/s_f_next1_carry__1_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.942 r  babbage/s_f_next1_carry__2/O[0]
                         net (fo=1, routed)           0.790     9.732    babbage/s_f_next1_carry__2_n_7
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.299    10.031 r  babbage/s_f_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.031    babbage/s_f_reg[12]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[12]/C
                         clock pessimism              0.294    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.081    15.172    babbage/s_f_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.586ns (52.826%)  route 2.309ns (47.174%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     5.129    babbage/CLK
    SLICE_X59Y72         FDCE                                         r  babbage/s_g_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  babbage/s_g_reg_reg[4]/Q
                         net (fo=1, routed)           0.635     6.220    babbage/s_g_reg[4]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.745 r  babbage/s_f_next3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.754    babbage/s_f_next3_carry_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.993 r  babbage/s_f_next3_carry__0/O[2]
                         net (fo=2, routed)           0.859     7.851    babbage/data0[7]
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.302     8.153 r  babbage/s_f_next1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.153    babbage/s_f_next1_carry__0_i_1_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.554 r  babbage/s_f_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.563    babbage/s_f_next1_carry__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.897 r  babbage/s_f_next1_carry__1/O[1]
                         net (fo=1, routed)           0.798     9.695    babbage/s_f_next1_carry__1_n_6
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.329    10.024 r  babbage/s_f_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.024    babbage/s_f_reg[9]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[9]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.118    15.173    babbage/s_f_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.566ns (53.896%)  route 2.195ns (46.104%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     5.129    babbage/CLK
    SLICE_X59Y72         FDCE                                         r  babbage/s_g_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  babbage/s_g_reg_reg[4]/Q
                         net (fo=1, routed)           0.635     6.220    babbage/s_g_reg[4]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.745 r  babbage/s_f_next3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.754    babbage/s_f_next3_carry_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.993 r  babbage/s_f_next3_carry__0/O[2]
                         net (fo=2, routed)           0.859     7.851    babbage/data0[7]
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.302     8.153 r  babbage/s_f_next1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.153    babbage/s_f_next1_carry__0_i_1_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.554 r  babbage/s_f_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.563    babbage/s_f_next1_carry__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.876 r  babbage/s_f_next1_carry__1/O[3]
                         net (fo=1, routed)           0.683     9.560    babbage/s_f_next1_carry__1_n_4
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.330     9.890 r  babbage/s_f_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.890    babbage/s_f_reg[11]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[11]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.118    15.173    babbage/s_f_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.464ns (53.975%)  route 2.101ns (46.025%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     5.129    babbage/CLK
    SLICE_X59Y72         FDCE                                         r  babbage/s_g_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  babbage/s_g_reg_reg[4]/Q
                         net (fo=1, routed)           0.635     6.220    babbage/s_g_reg[4]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.745 r  babbage/s_f_next3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.754    babbage/s_f_next3_carry_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.993 r  babbage/s_f_next3_carry__0/O[2]
                         net (fo=2, routed)           0.859     7.851    babbage/data0[7]
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.302     8.153 r  babbage/s_f_next1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.153    babbage/s_f_next1_carry__0_i_1_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.554 r  babbage/s_f_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.563    babbage/s_f_next1_carry__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.802 r  babbage/s_f_next1_carry__1/O[2]
                         net (fo=1, routed)           0.590     9.392    babbage/s_f_next1_carry__1_n_5
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.302     9.694 r  babbage/s_f_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.694    babbage/s_f_reg[10]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[10]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.077    15.132    babbage/s_f_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 2.315ns (51.587%)  route 2.173ns (48.413%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  babbage/s_g_reg_reg[2]/Q
                         net (fo=2, routed)           0.532     6.116    babbage/s_g_reg[2]
    SLICE_X58Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.653 r  babbage/s_f_next3_carry/O[2]
                         net (fo=2, routed)           0.825     7.478    babbage/data0[3]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.302     7.780 r  babbage/s_f_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.780    babbage/s_f_next1_carry_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.181 r  babbage/s_f_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.181    babbage/s_f_next1_carry_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.494 r  babbage/s_f_next1_carry__0/O[3]
                         net (fo=1, routed)           0.816     9.309    babbage/s_f_next1_carry__0_n_4
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.306     9.615 r  babbage/s_f_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.615    babbage/s_f_reg[7]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[7]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.079    15.134    babbage/s_f_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 2.247ns (50.930%)  route 2.165ns (49.070%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  babbage/s_g_reg_reg[2]/Q
                         net (fo=2, routed)           0.532     6.116    babbage/s_g_reg[2]
    SLICE_X58Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.653 r  babbage/s_f_next3_carry/O[2]
                         net (fo=2, routed)           0.825     7.478    babbage/data0[3]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.302     7.780 r  babbage/s_f_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.780    babbage/s_f_next1_carry_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.181 r  babbage/s_f_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.181    babbage/s_f_next1_carry_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.403 r  babbage/s_f_next1_carry__0/O[0]
                         net (fo=1, routed)           0.808     9.211    babbage/s_f_next1_carry__0_n_7
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.329     9.540 r  babbage/s_f_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.540    babbage/s_f_reg[4]_i_1_n_0
    SLICE_X58Y73         FDCE                                         r  babbage/s_f_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493    14.834    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_f_reg_reg[4]/C
                         clock pessimism              0.294    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.075    15.168    babbage/s_f_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 2.266ns (51.333%)  route 2.148ns (48.667%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  babbage/s_g_reg_reg[2]/Q
                         net (fo=2, routed)           0.532     6.116    babbage/s_g_reg[2]
    SLICE_X58Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.653 r  babbage/s_f_next3_carry/O[2]
                         net (fo=2, routed)           0.825     7.478    babbage/data0[3]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.302     7.780 r  babbage/s_f_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.780    babbage/s_f_next1_carry_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.181 r  babbage/s_f_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.181    babbage/s_f_next1_carry_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.420 r  babbage/s_f_next1_carry__0/O[2]
                         net (fo=1, routed)           0.792     9.211    babbage/s_f_next1_carry__0_n_5
    SLICE_X60Y73         LUT3 (Prop_lut3_I2_O)        0.331     9.542 r  babbage/s_f_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.542    babbage/s_f_reg[6]_i_1_n_0
    SLICE_X60Y73         FDCE                                         r  babbage/s_f_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493    14.834    babbage/CLK
    SLICE_X60Y73         FDCE                                         r  babbage/s_f_reg_reg[6]/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)        0.118    15.189    babbage/s_f_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 2.437ns (55.813%)  route 1.929ns (44.187%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     5.129    babbage/CLK
    SLICE_X59Y72         FDCE                                         r  babbage/s_g_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  babbage/s_g_reg_reg[4]/Q
                         net (fo=1, routed)           0.635     6.220    babbage/s_g_reg[4]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.745 r  babbage/s_f_next3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.754    babbage/s_f_next3_carry_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.993 r  babbage/s_f_next3_carry__0/O[2]
                         net (fo=2, routed)           0.859     7.851    babbage/data0[7]
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.302     8.153 r  babbage/s_f_next1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.153    babbage/s_f_next1_carry__0_i_1_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.554 r  babbage/s_f_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.563    babbage/s_f_next1_carry__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.785 r  babbage/s_f_next1_carry__1/O[0]
                         net (fo=1, routed)           0.418     9.203    babbage/s_f_next1_carry__1_n_7
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.292     9.495 r  babbage/s_f_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.495    babbage/s_f_reg[8]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491    14.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[8]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.118    15.173    babbage/s_f_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 2.333ns (56.572%)  route 1.791ns (43.428%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  babbage/s_g_reg_reg[2]/Q
                         net (fo=2, routed)           0.532     6.116    babbage/s_g_reg[2]
    SLICE_X58Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.653 r  babbage/s_f_next3_carry/O[2]
                         net (fo=2, routed)           0.825     7.478    babbage/data0[3]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.302     7.780 r  babbage/s_f_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.780    babbage/s_f_next1_carry_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.181 r  babbage/s_f_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.181    babbage/s_f_next1_carry_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.515 r  babbage/s_f_next1_carry__0/O[1]
                         net (fo=1, routed)           0.434     8.949    babbage/s_f_next1_carry__0_n_6
    SLICE_X60Y73         LUT3 (Prop_lut3_I2_O)        0.303     9.252 r  babbage/s_f_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.252    babbage/s_f_reg[5]_i_1_n_0
    SLICE_X60Y73         FDCE                                         r  babbage/s_f_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493    14.834    babbage/CLK
    SLICE_X60Y73         FDCE                                         r  babbage/s_f_reg_reg[5]/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)        0.079    15.150    babbage/s_f_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 babbage/s_g_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_f_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.849ns (50.952%)  route 1.780ns (49.048%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_g_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  babbage/s_g_reg_reg[2]/Q
                         net (fo=2, routed)           0.532     6.116    babbage/s_g_reg[2]
    SLICE_X58Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.653 r  babbage/s_f_next3_carry/O[2]
                         net (fo=2, routed)           0.825     7.478    babbage/data0[3]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.302     7.780 r  babbage/s_f_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.780    babbage/s_f_next1_carry_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.028 r  babbage/s_f_next1_carry/O[3]
                         net (fo=1, routed)           0.423     8.451    babbage/s_f_next1_carry_n_4
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.306     8.757 r  babbage/s_f_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.757    babbage/s_f_reg[3]_i_1_n_0
    SLICE_X58Y73         FDCE                                         r  babbage/s_f_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493    14.834    babbage/CLK
    SLICE_X58Y73         FDCE                                         r  babbage/s_f_reg_reg[3]/C
                         clock pessimism              0.294    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.031    15.124    babbage/s_f_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bin_to_BCD/bin_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bin_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.579     1.462    bin_to_BCD/CLK
    SLICE_X61Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  bin_to_BCD/bin_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     1.722    bin_to_BCD/in5[3]
    SLICE_X62Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.767 r  bin_to_BCD/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    bin_to_BCD/bin_reg[3]_i_1_n_0
    SLICE_X62Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.975    bin_to_BCD/CLK
    SLICE_X62Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[3]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X62Y74         FDCE (Hold_fdce_C_D)         0.092     1.589    bin_to_BCD/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 babbage/s_f_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.579     1.462    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  babbage/s_f_reg_reg[10]/Q
                         net (fo=3, routed)           0.095     1.721    bin_to_BCD/Q[10]
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.049     1.770 r  bin_to_BCD/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.770    bin_to_BCD/bin_reg[10]_i_1_n_0
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.845     1.973    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[10]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.107     1.582    bin_to_BCD/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bin_to_BCD/bin_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.579     1.462    bin_to_BCD/CLK
    SLICE_X61Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  bin_to_BCD/bin_reg_reg[4]/Q
                         net (fo=1, routed)           0.140     1.743    bin_to_BCD/in5[5]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  bin_to_BCD/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.788    bin_to_BCD/bin_reg[5]_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.845     1.973    bin_to_BCD/CLK
    SLICE_X60Y74         FDCE                                         r  bin_to_BCD/bin_reg_reg[5]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDCE (Hold_fdce_C_D)         0.120     1.595    bin_to_BCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 babbage/FSM_onehot_s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    babbage/CLK
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  babbage/FSM_onehot_s_state_reg_reg[2]/Q
                         net (fo=7, routed)           0.120     1.727    babbage/FSM_onehot_s_state_reg_reg[0]_0[0]
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  babbage/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    babbage/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X58Y70         FDPE (Hold_fdpe_C_D)         0.091     1.570    babbage/FSM_onehot_s_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 babbage/FSM_onehot_s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    babbage/CLK
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  babbage/FSM_onehot_s_state_reg_reg[2]/Q
                         net (fo=7, routed)           0.121     1.728    babbage/FSM_onehot_s_state_reg_reg[0]_0[0]
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  babbage/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    babbage/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.092     1.571    babbage/FSM_onehot_s_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 babbage/s_n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            babbage/s_n_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.582     1.465    babbage/CLK
    SLICE_X58Y71         FDCE                                         r  babbage/s_n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  babbage/s_n_reg_reg[0]/Q
                         net (fo=9, routed)           0.122     1.728    babbage/s_n_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  babbage/s_n_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    babbage/s_n_next[4]
    SLICE_X59Y71         FDCE                                         r  babbage/s_n_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X59Y71         FDCE                                         r  babbage/s_n_reg_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X59Y71         FDCE (Hold_fdce_C_D)         0.092     1.570    babbage/s_n_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 bin_to_BCD/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    bin_to_BCD/CLK
    SLICE_X62Y73         FDCE                                         r  bin_to_BCD/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  bin_to_BCD/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.077     1.669    bin_to_BCD/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X62Y73         LUT4 (Prop_lut4_I3_O)        0.099     1.768 r  bin_to_BCD/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    bin_to_BCD/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X62Y73         FDPE                                         r  bin_to_BCD/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.848     1.976    bin_to_BCD/CLK
    SLICE_X62Y73         FDPE                                         r  bin_to_BCD/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X62Y73         FDPE (Hold_fdpe_C_D)         0.092     1.556    bin_to_BCD/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bin_to_BCD/bcd3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bcd3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    bin_to_BCD/CLK
    SLICE_X64Y73         FDCE                                         r  bin_to_BCD/bcd3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.148     1.612 r  bin_to_BCD/bcd3_reg_reg[0]/Q
                         net (fo=10, routed)          0.088     1.701    bin_to_BCD/bcd3[0]
    SLICE_X64Y73         LUT5 (Prop_lut5_I2_O)        0.098     1.799 r  bin_to_BCD/bcd3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    bin_to_BCD/bcd3_next[3]
    SLICE_X64Y73         FDCE                                         r  bin_to_BCD/bcd3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.848     1.976    bin_to_BCD/CLK
    SLICE_X64Y73         FDCE                                         r  bin_to_BCD/bcd3_reg_reg[3]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X64Y73         FDCE (Hold_fdce_C_D)         0.121     1.585    bin_to_BCD/bcd3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bin_to_BCD/bin_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.579     1.462    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.128     1.590 r  bin_to_BCD/bin_reg_reg[10]/Q
                         net (fo=1, routed)           0.086     1.676    bin_to_BCD/in5[11]
    SLICE_X61Y75         LUT4 (Prop_lut4_I0_O)        0.098     1.774 r  bin_to_BCD/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.774    bin_to_BCD/bin_reg[11]_i_1_n_0
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.845     1.973    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[11]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.092     1.554    bin_to_BCD/bin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bin_to_BCD/bin_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_BCD/bcd0_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.579     1.462    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bin_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.128     1.590 r  bin_to_BCD/bin_reg_reg[13]/Q
                         net (fo=1, routed)           0.085     1.675    bin_to_BCD/bin_reg[13]
    SLICE_X61Y75         LUT2 (Prop_lut2_I1_O)        0.098     1.773 r  bin_to_BCD/bcd0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    bin_to_BCD/bcd0_next[0]
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.845     1.973    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[0]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.091     1.553    bin_to_BCD/bcd0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y70   babbage/FSM_onehot_s_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73   babbage/s_f_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   babbage/s_f_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   babbage/s_f_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   babbage/s_f_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73   babbage/s_f_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73   babbage/s_f_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   babbage/FSM_onehot_s_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   babbage/FSM_onehot_s_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   babbage/s_f_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   babbage/s_f_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   babbage/s_f_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   babbage/s_f_reg_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   babbage/FSM_onehot_s_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   babbage/FSM_onehot_s_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   babbage/FSM_onehot_s_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   babbage/s_f_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   babbage/s_f_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   babbage/s_f_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   babbage/s_f_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.345%)  route 2.195ns (30.655%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.195     3.659    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.959ns (69.274%)  route 2.200ns (30.726%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           2.200     3.650    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.159 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.159    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.958ns (69.314%)  route 2.195ns (30.686%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.195     3.643    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.152 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.152    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 4.981ns (70.442%)  route 2.090ns (29.558%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.090     3.556    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.070 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.070    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.440     0.674    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.687    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.487     0.703    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.434ns (74.659%)  route 0.487ns (25.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.487     0.719    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.429ns (74.277%)  route 0.495ns (25.723%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.495     0.714    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.923 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.923    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.822     1.051    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_to_BCD/bcd1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 5.022ns (48.332%)  route 5.369ns (51.668%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    bin_to_BCD/CLK
    SLICE_X61Y73         FDCE                                         r  bin_to_BCD/bcd1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.419     5.547 r  bin_to_BCD/bcd1_reg_reg[0]/Q
                         net (fo=11, routed)          1.044     6.590    bin_to_BCD/bcd1[0]
    SLICE_X62Y71         LUT4 (Prop_lut4_I1_O)        0.327     6.917 r  bin_to_BCD/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.582     7.500    bin_to_BCD/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.326     7.826 r  bin_to_BCD/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.826    bin_to_BCD/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y72         MUXF7 (Prop_muxf7_I1_O)      0.245     8.071 r  bin_to_BCD/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.743    11.814    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    15.519 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.519    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.839ns (46.697%)  route 5.523ns (53.303%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    bin_to_BCD/CLK
    SLICE_X61Y73         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 f  bin_to_BCD/bcd0_reg_reg[3]/Q
                         net (fo=11, routed)          0.852     6.436    bin_to_BCD/bcd0[3]
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.154     6.590 r  bin_to_BCD/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.955     7.545    bin_to_BCD/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.327     7.872 r  bin_to_BCD/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.872    bin_to_BCD/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     8.081 r  bin_to_BCD/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.716    11.797    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.693    15.490 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.490    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.254ns  (logic 4.792ns (46.734%)  route 5.462ns (53.266%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    bin_to_BCD/CLK
    SLICE_X61Y73         FDCE                                         r  bin_to_BCD/bcd1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.419     5.547 r  bin_to_BCD/bcd1_reg_reg[0]/Q
                         net (fo=11, routed)          1.036     6.583    bin_to_BCD/bcd1[0]
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.299     6.882 r  bin_to_BCD/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.946     7.828    bin_to_BCD/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.952 r  bin_to_BCD/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.952    bin_to_BCD/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y72         MUXF7 (Prop_muxf7_I1_O)      0.247     8.199 r  bin_to_BCD/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.480    11.679    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.703    15.382 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.382    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 4.860ns (48.207%)  route 5.221ns (51.793%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605     5.126    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.582 r  bin_to_BCD/bcd0_reg_reg[0]/Q
                         net (fo=11, routed)          1.035     6.617    bin_to_BCD/bcd0[0]
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.149     6.766 f  bin_to_BCD/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.647     7.413    bin_to_BCD/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.745 r  bin_to_BCD/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.745    bin_to_BCD/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     7.957 r  bin_to_BCD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.539    11.496    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711    15.207 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.207    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.208ns (42.349%)  route 5.729ns (57.651%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.127    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.583 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.340     6.922    bin_to_BCD/p_1_in[1]
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.046 r  bin_to_BCD/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.807     7.854    bin_to_BCD/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.978 r  bin_to_BCD/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.582    11.560    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.064 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.064    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 4.833ns (49.079%)  route 5.014ns (50.921%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605     5.126    bin_to_BCD/CLK
    SLICE_X61Y75         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.456     5.582 r  bin_to_BCD/bcd0_reg_reg[0]/Q
                         net (fo=11, routed)          0.862     6.444    bin_to_BCD/bcd0[0]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.152     6.596 r  bin_to_BCD/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.818     7.414    bin_to_BCD/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.332     7.746 r  bin_to_BCD/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.746    bin_to_BCD/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y72         MUXF7 (Prop_muxf7_I0_O)      0.209     7.955 r  bin_to_BCD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.334    11.289    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.684    14.973 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.973    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 4.621ns (48.052%)  route 4.996ns (51.948%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     5.128    bin_to_BCD/CLK
    SLICE_X61Y73         FDCE                                         r  bin_to_BCD/bcd0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  bin_to_BCD/bcd0_reg_reg[3]/Q
                         net (fo=11, routed)          0.852     6.436    bin_to_BCD/bcd0[3]
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  bin_to_BCD/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.758     7.318    bin_to_BCD/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.442 r  bin_to_BCD/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.442    bin_to_BCD/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y72         MUXF7 (Prop_muxf7_I0_O)      0.209     7.651 r  bin_to_BCD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.386    11.037    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708    14.745 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.745    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 4.320ns (47.998%)  route 4.681ns (52.002%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.127    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.583 f  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.526     7.109    segment/pwm_4b/S[1]
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.152     7.261 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.155    10.416    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.128 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.128    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 4.079ns (46.111%)  route 4.767ns (53.889%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.127    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.583 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.526     7.109    segment/pwm_4b/S[1]
    SLICE_X65Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.233 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.241    10.474    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.973 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.973    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 4.319ns (49.070%)  route 4.483ns (50.930%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.127    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.583 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.528     7.111    segment/pwm_4b/S[1]
    SLICE_X65Y71         LUT3 (Prop_lut3_I1_O)        0.152     7.263 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.955    10.218    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.928 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.928    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_to_BCD/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.349ns (75.442%)  route 0.439ns (24.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    bin_to_BCD/CLK
    SLICE_X62Y73         FDPE                                         r  bin_to_BCD/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  bin_to_BCD/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=21, routed)          0.439     2.045    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.253 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.253    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 babbage/FSM_onehot_s_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.357ns (70.355%)  route 0.572ns (29.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    babbage/CLK
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  babbage/FSM_onehot_s_state_reg_reg[2]/Q
                         net (fo=7, routed)           0.572     2.179    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.396 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.396    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 babbage/FSM_onehot_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.363ns (67.750%)  route 0.649ns (32.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    babbage/CLK
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  babbage/FSM_onehot_s_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.649     2.256    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.479 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.479    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.501ns (55.318%)  route 1.212ns (44.682%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X62Y78         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.323     1.917    segment/pwm_4b/pwm
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.102     2.019 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.909    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     4.180 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.180    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.450ns (53.374%)  route 1.267ns (46.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X62Y78         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.323     1.917    segment/pwm_4b/pwm
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.098     2.015 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.959    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.183 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.183    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.386ns (50.358%)  route 1.367ns (49.642%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.463    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.378     1.983    segment/pwm_4b/S[0]
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.988     3.016    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.216 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.216    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.506ns (54.107%)  route 1.277ns (45.893%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.463    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.216     1.821    bin_to_BCD/p_1_in[0]
    SLICE_X64Y72         MUXF7 (Prop_muxf7_S_O)       0.090     1.911 r  bin_to_BCD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.061     2.971    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.246 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.246    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.456ns (51.951%)  route 1.347ns (48.050%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.463    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.378     1.983    segment/pwm_4b/S[0]
    SLICE_X65Y71         LUT3 (Prop_lut3_I1_O)        0.042     2.025 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.993    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.267 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.267    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_to_BCD/bcd2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.607ns (57.035%)  route 1.211ns (42.965%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.582     1.465    bin_to_BCD/CLK
    SLICE_X60Y72         FDCE                                         r  bin_to_BCD/bcd2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  bin_to_BCD/bcd2_reg_reg[0]/Q
                         net (fo=11, routed)          0.125     1.739    bin_to_BCD/bcd2[0]
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.098     1.837 r  bin_to_BCD/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.837    bin_to_BCD/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.899 r  bin_to_BCD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.085     2.984    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     4.283 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.283    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.525ns (52.673%)  route 1.371ns (47.327%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.463    segment/CLK
    SLICE_X63Y74         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.223     1.827    bin_to_BCD/p_1_in[0]
    SLICE_X62Y72         MUXF7 (Prop_muxf7_S_O)       0.085     1.912 r  bin_to_BCD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.060    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.359 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.359    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.757ns  (logic 1.696ns (21.871%)  route 6.060ns (78.129%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           5.031     6.479    babbage/LED_OBUF[3]
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.603 f  babbage/FSM_onehot_s_state_reg[2]_i_2/O
                         net (fo=3, routed)           1.030     7.633    babbage/FSM_onehot_s_state_reg[2]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.757 r  babbage/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.757    babbage/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497     4.838    babbage/CLK
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.754ns  (logic 1.696ns (21.878%)  route 6.058ns (78.122%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           5.031     6.479    babbage/LED_OBUF[3]
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.603 f  babbage/FSM_onehot_s_state_reg[2]_i_2/O
                         net (fo=3, routed)           1.027     7.630    babbage/FSM_onehot_s_state_reg[2]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  babbage/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.754    babbage/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497     4.838    babbage/CLK
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.424ns  (logic 1.709ns (23.024%)  route 5.715ns (76.976%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.991     6.452    babbage/LED_OBUF[1]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.576 f  babbage/FSM_onehot_s_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.724     7.300    babbage/FSM_onehot_s_state_reg[2]_i_3_n_0
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  babbage/FSM_onehot_s_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.424    babbage/FSM_onehot_s_state_reg[2]_i_1_n_0
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497     4.838    babbage/CLK
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_g_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.575ns (21.401%)  route 5.785ns (78.599%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.202     7.360    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493     4.834    babbage/CLK
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_g_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.575ns (21.401%)  route 5.785ns (78.599%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.202     7.360    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493     4.834    babbage/CLK
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_g_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.575ns (21.401%)  route 5.785ns (78.599%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.202     7.360    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493     4.834    babbage/CLK
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[12]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_g_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.575ns (21.401%)  route 5.785ns (78.599%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.202     7.360    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493     4.834    babbage/CLK
    SLICE_X60Y76         FDCE                                         r  babbage/s_g_reg_reg[9]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_f_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.575ns (21.437%)  route 5.773ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.189     7.348    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491     4.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_f_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.575ns (21.437%)  route 5.773ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.189     7.348    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491     4.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/s_f_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.575ns (21.437%)  route 5.773ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           4.583     6.034    babbage/btnR_IBUF
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  babbage/s_n_reg[5]_i_1/O
                         net (fo=31, routed)          1.189     7.348    babbage/s_n_reg[5]_i_1_n_0
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.491     4.832    babbage/CLK
    SLICE_X60Y75         FDCE                                         r  babbage/s_f_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.210ns (9.029%)  route 2.111ns (90.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.111     2.321    babbage/AR[0]
    SLICE_X59Y70         FDCE                                         f  babbage/FSM_onehot_s_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X59Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.325ns  (logic 0.210ns (9.012%)  route 2.115ns (90.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.115     2.325    babbage/AR[0]
    SLICE_X58Y70         FDPE                                         f  babbage/FSM_onehot_s_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.325ns  (logic 0.210ns (9.012%)  route 2.115ns (90.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.115     2.325    babbage/AR[0]
    SLICE_X58Y70         FDCE                                         f  babbage/FSM_onehot_s_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.264ns (11.310%)  route 2.072ns (88.690%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           2.072     2.291    babbage/btnR_IBUF
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.336 r  babbage/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.336    babbage/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDCE                                         r  babbage/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            babbage/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.347ns  (logic 0.264ns (11.258%)  route 2.083ns (88.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           2.083     2.302    babbage/btnR_IBUF
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.347 r  babbage/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.347    babbage/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.978    babbage/CLK
    SLICE_X58Y70         FDPE                                         r  babbage/FSM_onehot_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/s_n_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.210ns (8.726%)  route 2.192ns (91.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.192     2.401    babbage/AR[0]
    SLICE_X59Y71         FDCE                                         f  babbage/s_n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X59Y71         FDCE                                         r  babbage/s_n_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/s_n_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.210ns (8.726%)  route 2.192ns (91.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.192     2.401    babbage/AR[0]
    SLICE_X59Y71         FDCE                                         f  babbage/s_n_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X59Y71         FDCE                                         r  babbage/s_n_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/s_n_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.210ns (8.726%)  route 2.192ns (91.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.192     2.401    babbage/AR[0]
    SLICE_X59Y71         FDCE                                         f  babbage/s_n_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X59Y71         FDCE                                         r  babbage/s_n_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/s_n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.406ns  (logic 0.210ns (8.710%)  route 2.196ns (91.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.196     2.406    babbage/AR[0]
    SLICE_X58Y71         FDCE                                         f  babbage/s_n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X58Y71         FDCE                                         r  babbage/s_n_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            babbage/s_n_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.406ns  (logic 0.210ns (8.710%)  route 2.196ns (91.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=94, routed)          2.196     2.406    babbage/AR[0]
    SLICE_X58Y71         FDCE                                         f  babbage/s_n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     1.977    babbage/CLK
    SLICE_X58Y71         FDCE                                         r  babbage/s_n_reg_reg[1]/C





