// Seed: 1791618288
module module_0 ();
  always @(1 or posedge id_0) begin
    if (id_1) begin
      id_0 <= 1;
      id_1 = id_1;
    end
  end
  type_5(
      1, (1'b0), 1
  );
  assign #1 id_0 = id_2 * id_2 ? 1 : 1'b0 % id_2;
  logic id_3;
  wor   id_4;
  assign id_4[1] = 1;
endmodule
