DESIGN=PROC_SUBSYSTEM
DESDIR=C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\designer\PROC_SUBSYSTEM
FAM=IGLOO2
DIE=PA4MGL2500_N
PACKAGE=vf256
SPEED=STD
VOLTAGE=1.2
TEMPR=COM
VOLTR=COM
VCCI_1.2_VOLTR=COM
VCCI_1.5_VOLTR=COM
VCCI_1.8_VOLTR=COM
VCCI_2.5_VOLTR=COM
VCCI_3.3_VOLTR=COM
PDC_IMPORT_HARDERROR=1
RGB_COUNT=0
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
MINDELAYG4_REPAIR=1
RANDOM_SEED=0
NETLIST_TYPE=EDIF
LAYOUT_STATE=NOT_VALID
PDC_FILE=C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\constraint\io\user.pdc,,C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\constraint\fp\PROC_SUBSYSTEM_derived_constraints.pdc,,
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA4MGL2500_N '
RESTRICTPROBEPINS=1
RESTRICTSPIPINS=0
