{"Kewal K. Saluja": [["Fast test generation for sequential circuits", ["Todd P. Kelsey", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1989.76889", "iccad", 1989]], "Chak-Kuen Wong": [["A powerful global router: based on Steiner min-max trees", ["Charles C. Chiang", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76892", "iccad", 1989], ["Constructing the optimal rectilinear Steiner tree derivable from a minimum spanning tree", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76893", "iccad", 1989]], "Andranik Mirzaian": [["A minimum separation algorithm for river routing with bounded number of jogs", ["Andranik Mirzaian"], "https://doi.org/10.1109/ICCAD.1989.76894", "iccad", 1989]], "Fadi J. Kurdahi": [["Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths", ["Nohbyung Park", "Fadi J. Kurdahi"], "https://doi.org/10.1109/ICCAD.1989.76895", "iccad", 1989]], "Youn-Long Lin": [["A new integer linear programming formulation for the scheduling problem in data path synthesis", ["Jiahn-Humg Lee", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1989.76896", "iccad", 1989]], "Manuel A. dAbreu": [["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", "iccad", 1989]], "Jean-Paul Billon": [["Automating the diagnosis and the rectification of design errors with PRIAM", ["Jean Christophe Madre", "Olivier Coudert", "Jean-Paul Billon"], "https://doi.org/10.1109/ICCAD.1989.76898", "iccad", 1989]], "Janak H. Patel": [["Accurate logic simulation in the presence of unknowns", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1989.76899", "iccad", 1989]], "Vijay Pitchumani": [["Restricted symbolic evaluation is fast and useful", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", "iccad", 1989]], "Otto E. Herrmann": [["CRACKER: a general area router based on stepwise reshaping", ["Sabih H. Gerez", "Otto E. Herrmann"], "https://doi.org/10.1109/ICCAD.1989.76901", "iccad", 1989]], "Mark A. Mostow": [["AGAR: a single-layer router for gate array cell generation", ["Mark A. Mostow"], "https://doi.org/10.1109/ICCAD.1989.76902", "iccad", 1989]], "Ren-Song Tsay": [["A new approach to sea-of-gates global routing", ["Tai-Ming Parng", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1989.76903", "iccad", 1989]], "David W. Knapp": [["Manual rescheduling and incremental repair of register-level datapaths", ["David W. Knapp"], "https://doi.org/10.1109/ICCAD.1989.76904", "iccad", 1989]], "Takeshi Yoshimura": [["A resource sharing and control synthesis method for conditional branches", ["Kazutoshi Wakabayashi", "Takeshi Yoshimura"], "https://doi.org/10.1109/ICCAD.1989.76905", "iccad", 1989]], "Randall A. Schmidt": [["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", "iccad", 1989]], "Santanu Dutta": [["A timing model for static CMOS gates", ["Hau-Yung Chen", "Santanu Dutta"], "https://doi.org/10.1109/ICCAD.1989.76907", "iccad", 1989]], "Prithviraj Banerjee": [["An accurate timing model for fault simulation in MOS circuits", ["Sungho Kim", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.76908", "iccad", 1989], ["PACE2: an improved parallel VLSI extractor with parameter extraction", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.77005", "iccad", 1989]], "Robert A. Clark": [["Event-EMU: an event driven timing simulator for MOS VLSI circuits", ["Bryan D. Ackland", "Robert A. Clark"], "https://doi.org/10.1109/ICCAD.1989.76909", "iccad", 1989]], "Yi-Fan Hsu": [["Automatic mixed-mode timing simulation", ["David Overhauser", "Ibrahim N. Hajj", "Yi-Fan Hsu"], "https://doi.org/10.1109/ICCAD.1989.76910", "iccad", 1989]], "Pushan Tang": [["Global refinement for building block layout", ["Ying-Meng Li", "Pushan Tang"], "https://doi.org/10.1109/ICCAD.1989.76911", "iccad", 1989]], "Shen Lin": [["Timing driven placement", ["Malgorzata Marek-Sadowska", "Shen Lin"], "https://doi.org/10.1109/ICCAD.1989.76912", "iccad", 1989]], "Angelika Steger": [["Combining partitioning and global routing in sea-of-cells design", ["Bernhard Korte", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1989.76913", "iccad", 1989]], "Miles Murdocca": [["Layout methods for digital optical computing", ["Miles Murdocca"], "https://doi.org/10.1109/ICCAD.1989.76914", "iccad", 1989]], "Hugo De Man": [["Definition and assignment of complex data-paths suited for high throughput applications", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", "iccad", 1989]], "Albert E. Casavant": [["Tree-height minimization in pipelined architectures", ["Richard I. Hartley", "Albert E. Casavant"], "https://doi.org/10.1109/ICCAD.1989.76916", "iccad", 1989]], "I. Finlay": [["Synthesis of address generators", ["Douglas M. Grant", "Peter B. Denyer", "I. Finlay"], "https://doi.org/10.1109/ICCAD.1989.76917", "iccad", 1989]], "Larry M. Augustin": [["Timing models in VAL/VHDL", ["Larry M. Augustin"], "https://doi.org/10.1109/ICCAD.1989.76918", "iccad", 1989]], "Sudhakar M. Reddy": [["On the computation of the ranges of detected delay fault sizes", ["Ankan K. Pramanick", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1989.76919", "iccad", 1989]], "Carl-Johan H. Seger": [["A bounded delay race model", ["Carl-Johan H. Seger"], "https://doi.org/10.1109/ICCAD.1989.76920", "iccad", 1989]], "Xiao-Ming Xiong": [["Two-dimensional compaction for placement refinement", ["Xiao-Ming Xiong"], "https://doi.org/10.1109/ICCAD.1989.76921", "iccad", 1989]], "Sung-Mo Kang": [["A custom cell generation system for double-metal CMOS technology", ["P. Gee", "Ibrahim N. Hajj", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1989.76922", "iccad", 1989]], "Martine D. F. Schlag": [["An O(n log n) algorithm for 1-D tile compaction", ["Richard Anderson", "Simon Kahan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1989.76923", "iccad", 1989]], "K. Tamariu": [["An efficient algorithm for layout compaction problem with symmetry constraints", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", "iccad", 1989]], "Wojciech Maly": [["Layout-driven test generation", ["Phil Nigh", "Wojciech Maly"], "https://doi.org/10.1109/ICCAD.1989.76925", "iccad", 1989]], "Tomoo Inoue": [["Optimal granularity of test generation in a distributed system", ["Hideo Fujiwara", "Tomoo Inoue"], "https://doi.org/10.1109/ICCAD.1989.76926", "iccad", 1989]], "Edward J. McCluskey": [["The critical path for multiple faults", ["Samy Makar", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.76927", "iccad", 1989], ["Arithmetic and galois checksums", ["Nirmal R. Saxena", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.77015", "iccad", 1989]], "David J. Wharton": [["High performance test generation for accurate defect models in CMOS gate array technology", ["Hector R. Sucar", "Susheel J. Chandra", "David J. Wharton"], "https://doi.org/10.1109/ICCAD.1989.76928", "iccad", 1989]], "Ronald Waxman": [["Uninterpreted modeling using the VHSIC hardware description language (VHDL)", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", "iccad", 1989]], "J. Larson": [["Mixed-mode simulation of compiled VHDL programs", ["Ramon D. Acosta", "Steven P. Smith", "J. Larson"], "https://doi.org/10.1109/ICCAD.1989.76930", "iccad", 1989]], "D. L. Perry": [["Switch-level VHDL descriptions", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", "iccad", 1989]], "Mark W. Brown": [["VHDL modeling for analog-digital hardware designs (VHSIS hardware description language)", ["Balsha R. Stanisic", "Mark W. Brown"], "https://doi.org/10.1109/ICCAD.1989.76932", "iccad", 1989]], "William J. Welch": [["An efficient method for parametric yield optimization of MOS integrated circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", "iccad", 1989]], "Stephen W. Director": [["A new methodology for the design centering of IC fabrication processes", ["K. K. Low", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76934", "iccad", 1989], ["Yoda: a framework for the conceptual design VLSI systems", ["Allen M. Dewey", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76974", "iccad", 1989]], "Mark R. Rencher": [["Statistical bipolar circuit design using MSTAT", ["Nicolas Salamina", "Mark R. Rencher"], "https://doi.org/10.1109/ICCAD.1989.76935", "iccad", 1989]], "Ping Yang": [["Computation of bus current variance for reliability estimation of VLSI circuits", ["Farid N. Najm", "Ibrahim N. Hajj", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1989.76936", "iccad", 1989]], "Kurt Keutzer": [["Boolean minimization and algebraic factorization procedures for fully testable sequential machines", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1989.76937", "iccad", 1989]], "Vishwani D. Agrawal": [["State assignment for initializable synthesis (gate level analysis)", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76938", "iccad", 1989], ["Design of sequential machines for efficient test generation", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76969", "iccad", 1989]], "A. Richard Newton": [["Optimum and heuristic algorithms for finite state machine decomposition and partitioning", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76939", "iccad", 1989], ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", "iccad", 1989], ["Test generation for highly sequential circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76970", "iccad", 1989]], "Rod Barman": [["State assignment for multilevel logic using dynamic literal estimation", ["Michael Bolotski", "Daniel Camporese", "Rod Barman"], "https://doi.org/10.1109/ICCAD.1989.76940", "iccad", 1989]], "Patrick Juola": [["An approach for the yield enhancement of programmable gate arrays", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", "iccad", 1989]], "H. Y. Youn": [["A novel reconfiguration scheme for 2-D processor arrays", ["Phill K. Rhee", "Jung Hwan Kim", "H. Y. Youn"], "https://doi.org/10.1109/ICCAD.1989.76942", "iccad", 1989]], "Sy-Yen Kuo": [["Fault detection and location in reconfigurable VLSI arrays", ["Kuochen Wang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.1989.76943", "iccad", 1989]], "W. Kent Fuchs": [["Optimal wafer probe testing and diagnosis of k-out-of-n structures", ["Ming-Feng Chang", "Weiping Shi", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1989.76944", "iccad", 1989]], "Jeong-Taek Kong": [["A table look-up model using a 3-D isoparametric shape function with improved convergency", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", "iccad", 1989]], "Ronald A. Rohrer": [["Piecewise approximate circuit simulation", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76946", "iccad", 1989], ["SPECS simulation validation with efficient transient sensitivity computation", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", "iccad", 1989]], "Dileep A. Divekar": [["Thermal analysis in SPICE", ["Rao Prakash Pokala", "Dileep A. Divekar"], "https://doi.org/10.1109/ICCAD.1989.76948", "iccad", 1989]], "Robert F. Sproull": [["Translating concurrent programs into delay-insensitive circuits", ["Erik Brunvand", "Robert F. Sproull"], "https://doi.org/10.1109/ICCAD.1989.76949", "iccad", 1989]], "David L. Dill": [["Practicality of state-machine verification of speed-independent circuits", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1989.76950", "iccad", 1989]], "Michael J. Flynn": [["Inserting active delay elements to achieve wave pipelining", ["Derek C. Wong", "Giovanni De Micheli", "Michael J. Flynn"], "https://doi.org/10.1109/ICCAD.1989.76951", "iccad", 1989]], "Chi-Yuan Lo": [["A data model and architecture for VLSI/CAD databases", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", "iccad", 1989]], "Ernst Siepmann": [["A data management interface as part of the framework of an integrated VLSI-design system", ["Ernst Siepmann"], "https://doi.org/10.1109/ICCAD.1989.76954", "iccad", 1989]], "R. J. Bonneau": [["DEC's engineering to manufacturing BRIDGE system based on the D-BUS architecture", ["R. J. Bonneau"], "https://doi.org/10.1109/ICCAD.1989.76955", "iccad", 1989]], "Srinivas Devadas": [["Optimal layout via Boolean satisfiability", ["Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1989.76956", "iccad", 1989]], "Chung-Kuan Cheng": [["Towards efficient hierarchical designs by ratio cut partitioning", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1989.76957", "iccad", 1989]], "Jason Cong": [["Pin assignment with global routing", ["Jason Cong"], "https://doi.org/10.1109/ICCAD.1989.76958", "iccad", 1989]], "Michael R. Lightner": [["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", "iccad", 1989]], "Maciej J. Ciesielski": [["PLA decomposition with generalized decoders", ["Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1989.76960", "iccad", 1989]], "Fabio Somenzi": [["An exact minimizer for Boolean relations", ["Robert K. Brayton", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1989.76961", "iccad", 1989]], "Zhanbing Wu": [["WireLisp: combining graphics and procedures in a circuit specification language", ["Carl Ebeling", "Zhanbing Wu"], "https://doi.org/10.1109/ICCAD.1989.76962", "iccad", 1989]], "Larry G. Jones": [["Fast incremental netlist compilation of hierarchical schematics", ["Larry G. Jones"], "https://doi.org/10.1109/ICCAD.1989.76963", "iccad", 1989]], "Lawrence P. McNamee": [["Structure optimization in logic schematic generation", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1989.76964", "iccad", 1989]], "Jan Madsen": [["A new approach to optimal cell synthesis", ["Jan Madsen"], "https://doi.org/10.1109/ICCAD.1989.76965", "iccad", 1989]], "Clint Bissel": [["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", "iccad", 1989]], "Yu-Chin Hsu": [["An optimal transistor-chaining algorithm for CMOS cell layout", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", "iccad", 1989]], "P. K. Sun": [["CETUS-a versatile custom cell synthesizer", ["P. K. Sun"], "https://doi.org/10.1109/ICCAD.1989.76968", "iccad", 1989]], "Thirumalai Sridhar": [["FACT-a testability analysis methodology", ["Thirumalai Sridhar"], "https://doi.org/10.1109/ICCAD.1989.76971", "iccad", 1989]], "J. M. Siemensma": [["Analogue circuit optimization in a graphical environment", ["P. J. Rankin", "J. M. Siemensma"], "https://doi.org/10.1109/ICCAD.1989.76972", "iccad", 1989]], "Robert W. Dutton": [["A manufacturing-oriented environment for synthesis of fabrication processes", ["John S. Wenstrand", "Hiroshi Iwai", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1989.76973", "iccad", 1989]], "Alice C. Parker": [["The EVE VLSI information management environment", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", "iccad", 1989]], "Bryan Preas": [["Interconnection length estimation for optimized standard cell layouts", ["Massoud Pedram", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1989.76976", "iccad", 1989]], "Y.-H. Chen": [["Early matching of system requirements and package capabilities", ["David P. LaPotin", "Y.-H. Chen"], "https://doi.org/10.1109/ICCAD.1989.76977", "iccad", 1989]], "Kang G. Shin": [["A clock distribution scheme for nonsymmetric VLSI circuits", ["Parameswaran Ramanathan", "Kang G. Shin"], "https://doi.org/10.1109/ICCAD.1989.76978", "iccad", 1989]], "Donald J. Rose": [["A Newton waveform relaxation algorithm for circuit simulation", ["Donald J. Erdman", "Donald J. Rose"], "https://doi.org/10.1109/ICCAD.1989.76979", "iccad", 1989]], "Paul F. Cox": [["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", "iccad", 1989]], "Jonathan Allen": [["Waveform relaxation for transient simulation of two-dimensional MOS devices", ["Mark W. Reichelt", "Jacob K. White", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1989.76981", "iccad", 1989]], "Stephen L. Lusky": [["Synthesis of delay fault testable combinational logic", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", "iccad", 1989]], "Christopher R. Morrison": [["On properties of algebraic transformation and the multifault testability of multilevel logic", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", "iccad", 1989]], "Robert K. Brayton": [["Consistency and observability invariance in multi-level logic synthesis", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.76984", "iccad", 1989], ["Fast two-level logic minimizers for multi-level logic synthesis", ["Hamid Savoj", "Abdul A. Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.77009", "iccad", 1989]], "Adit D. Singh": [["An efficient channel routing algorithm for defective arrays", ["Hee Yong Youn", "Adit D. Singh"], "https://doi.org/10.1109/ICCAD.1989.76985", "iccad", 1989]], "Fur-Shing Tsai": [["Routing using a pyramid data structure", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1989.76986", "iccad", 1989]], "Pinaki Mazumder": [["HAM-a hardware accelerator for multi-layer wire routing", ["Raja Venkateswaran", "Pinaki Mazumder"], "https://doi.org/10.1109/ICCAD.1989.76987", "iccad", 1989]], "James Hochschild": [["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", "iccad", 1989]], "Yasuhiro Kobayashi": [["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", "iccad", 1989]], "Louise Trevillyan": [["Functional comparison of logic designs for VLSI circuits", ["C. Leonard Berman", "Louise Trevillyan"], "https://doi.org/10.1109/ICCAD.1989.76990", "iccad", 1989]], "Amir Pnueli": [["Specification and verification of VLSI systems", ["Asher Wilk", "Amir Pnueli"], "https://doi.org/10.1109/ICCAD.1989.76991", "iccad", 1989]], "Rabindra K. Roy": [["Dynamic redundancy identification in automatic test generation", ["Miron Abramovici", "David T. Miller", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1989.76992", "iccad", 1989]], "Hwei-Tsu Ann Luh": [["FANHAT: fanout oriented hierarchical automatic test generation system", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", "iccad", 1989]], "Y. Kitamura": [["Exact critical path tracing fault simulation on massively parallel processor AAP2", ["Y. Kitamura"], "https://doi.org/10.1109/ICCAD.1989.76994", "iccad", 1989]], "Manfred Geilert": [["High-speed compiled-code simulation of transition faults", ["Manfred Geilert"], "https://doi.org/10.1109/ICCAD.1989.76995", "iccad", 1989]], "Khe-Sing The": [["An algorithm for hierarchical floorplan design", ["D. F. Wong", "Khe-Sing The"], "https://doi.org/10.1109/ICCAD.1989.76996", "iccad", 1989]], "C. L. Liu": [["Constrained floorplan design for flexible blocks", ["Sai-keung Dong", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1989.76997", "iccad", 1989]], "John W. Mathews": [["Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout", ["Wing K. Luk", "Alvar A. Dean", "John W. Mathews"], "https://doi.org/10.1109/ICCAD.1989.76998", "iccad", 1989]], "David M. Lewis": [["Hierarchical compiled event-driven logic simulation", ["David M. Lewis"], "https://doi.org/10.1109/ICCAD.1989.76999", "iccad", 1989]], "Lawrence Snyder": [["A model for comparing synchronization strategies for parallel logic-level simulation", ["Mary L. Bailey", "Lawrence Snyder"], "https://doi.org/10.1109/ICCAD.1989.77000", "iccad", 1989]], "Jacob A. Abraham": [["Portable parallel logic and fault simulation", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", "iccad", 1989]], "Thomas L. Savarino": [["Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation", ["Peter R. OBrien", "Thomas L. Savarino"], "https://doi.org/10.1109/ICCAD.1989.77002", "iccad", 1989]], "Daniel P. Lopresti": [["Modeling uncertainty in RC timing analysis", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1989.77003", "iccad", 1989]], "Lionel Bening": [["Critical path issue in VLSI design", ["Habib Youssef", "Eugene Shragowitz", "Lionel Bening"], "https://doi.org/10.1109/ICCAD.1989.77004", "iccad", 1989]], "Hao-Ming Huang": [["C3DSTAR: a 3D wiring capacitance calculator", ["James Janak", "David D. Ling", "Hao-Ming Huang"], "https://doi.org/10.1109/ICCAD.1989.77006", "iccad", 1989]], "Jean-Claude Dufourd": [["The Stickizer: a layout to symbolic converter", ["Jean-Claude Dufourd"], "https://doi.org/10.1109/ICCAD.1989.77007", "iccad", 1989]], "Jochen A. G. Jess": [["A layout defect-sensitivity extractor", ["Jose Pineda de Gyvez", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1989.77008", "iccad", 1989]], "Gary D. Hachtel": [["New ATPG techniques for logic optimization", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", "iccad", 1989]], "Saburo Muroga": [["SYLON-DREAM: a multi-level network synthesizer", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1109/ICCAD.1989.77011", "iccad", 1989]], "Masahiro Fujita": [["Multi-level logic optimization using binary decision diagrams", ["Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1989.77012", "iccad", 1989]], "Magdy S. Abadir": [["TIGER: testability insertion guidance expert system", ["Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.1989.77013", "iccad", 1989]], "Fabrizio Lombardi": [["Fault detection in a testable PLA with low overhead for production testing", ["Yi-Nan Shen", "Fabrizio Lombardi"], "https://doi.org/10.1109/ICCAD.1989.77014", "iccad", 1989]], "Vinod K. Agarwal": [["A diagnosis method using pseudo-random vectors without intermediate signatures", ["Robert C. Aitken", "Vinod K. Agarwal"], "https://doi.org/10.1109/ICCAD.1989.77016", "iccad", 1989]]}