[2025-09-16 22:34:06] START suite=cs trace=streaming_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2599107 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5299381 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5299381 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5299382 heartbeat IPC: 3.703 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17104368 heartbeat IPC: 0.8471 cumulative IPC: 0.8471 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 30316287 heartbeat IPC: 0.7569 cumulative IPC: 0.7995 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 44853711 heartbeat IPC: 0.6879 cumulative IPC: 0.7585 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 60281210 heartbeat IPC: 0.6482 cumulative IPC: 0.7275 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 74781601 heartbeat IPC: 0.6896 cumulative IPC: 0.7196 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 88175743 heartbeat IPC: 0.7466 cumulative IPC: 0.724 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 102037413 heartbeat IPC: 0.7214 cumulative IPC: 0.7236 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000025 cycles: 117980953 heartbeat IPC: 0.6272 cumulative IPC: 0.71 (Simulation time: 00 hr 12 min 10 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 131253433 heartbeat IPC: 0.7534 cumulative IPC: 0.7145 (Simulation time: 00 hr 12 min 50 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 142562603 cumulative IPC: 0.7014 (Simulation time: 00 hr 13 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 142562603 cumulative IPC: 0.7014 (Simulation time: 00 hr 13 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7014 instructions: 100000000 cycles: 142562603
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 0.2596 Average ROB Occupancy at Mispredict: 1.04e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00858
BRANCH_INDIRECT: 0.2396
BRANCH_CONDITIONAL: 0.01143
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 621577
LQ_STALL: 144394
SQ_STALL: 186401


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 272.00998
REPLAY_LOAD: 130.19115
NON_REPLAY_LOAD: 33.7089

== Total ==
ADDR_TRANS: 163750
REPLAY_LOAD: 111704
NON_REPLAY_LOAD: 346123

== Counts ==
ADDR_TRANS: 602
REPLAY_LOAD: 858
NON_REPLAY_LOAD: 10268

cpu0->cpu0_STLB TOTAL        ACCESS:    1221811 HIT:    1199425 MISS:      22386 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1221811 HIT:    1199425 MISS:      22386 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 398.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3949855 HIT:    3412296 MISS:     537559 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:    3423121 HIT:    2998419 MISS:     424702 MSHR_MERGE:          6
cpu0->cpu0_L2C RFO          ACCESS:     162146 HIT:      93526 MISS:      68620 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     318644 HIT:     317309 MISS:       1335 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45944 HIT:       3042 MISS:      42902 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10004564 HIT:    6721399 MISS:    3283165 MSHR_MERGE:     635039
cpu0->cpu0_L1I LOAD         ACCESS:   10004564 HIT:    6721399 MISS:    3283165 MSHR_MERGE:     635039
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20171668 HIT:   15716500 MISS:    4455168 MSHR_MERGE:    3472063
cpu0->cpu0_L1D LOAD         ACCESS:   13940757 HIT:   10266240 MISS:    3674517 MSHR_MERGE:    2899508
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6178333 HIT:    5444029 MISS:     734304 MSHR_MERGE:     572152
cpu0->cpu0_L1D TRANSLATION  ACCESS:      52578 HIT:       6231 MISS:      46347 MSHR_MERGE:        403
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8058861 HIT:    7424341 MISS:     634520 MSHR_MERGE:     276700
cpu0->cpu0_ITLB LOAD         ACCESS:    8058861 HIT:    7424341 MISS:     634520 MSHR_MERGE:     276700
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.619 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19505206 HIT:   18342577 MISS:    1162629 MSHR_MERGE:     298638
cpu0->cpu0_DTLB LOAD         ACCESS:   19505206 HIT:   18342577 MISS:    1162629 MSHR_MERGE:     298638
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15 cycles
cpu0->LLC TOTAL        ACCESS:     650538 HIT:     209353 MISS:     441185 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     424696 HIT:      60446 MISS:     364250 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      68619 HIT:      28102 MISS:      40517 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     114321 HIT:     112936 MISS:       1385 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      42902 HIT:       7869 MISS:      35033 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      59017
  ROW_BUFFER_MISS:     380783
  AVG DBUS CONGESTED CYCLE: 7.334
Channel 0 WQ ROW_BUFFER_HIT:       9452
  ROW_BUFFER_MISS:      49888
  FULL:          0
Channel 0 REFRESHES ISSUED:      11880

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       674500       194702        34441        16791
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           49          147          549        10961
  STLB miss resolved @ L2C                0           15          433         1148         3369
  STLB miss resolved @ LLC                0           24          654         2992         5628
  STLB miss resolved @ MEM                0           42         1938         6111        28254

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             140858        29580       400000         2168         1176
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            3           22          117          266
  STLB miss resolved @ L2C                2            2           35           70           85
  STLB miss resolved @ LLC                2            1           66          343          121
  STLB miss resolved @ MEM               31            6          148          412         1119
[2025-09-16 22:47:47] END   suite=cs trace=streaming_phase2_core2 (rc=0)
