Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 01:35:06 2018
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: continue_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.921        0.000                      0                  158        0.144        0.000                      0                  158        9.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            16.921        0.000                      0                  158        0.144        0.000                      0                  158        9.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 mid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.895ns (31.842%)  route 1.916ns (68.158%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  mid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.348     5.316 r  mid_reg_reg[1]/Q
                         net (fo=14, routed)          0.836     6.152    mid_reg_reg_n_0_[1]
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.265     6.417 r  in_data[14]_i_2/O
                         net (fo=2, routed)           0.806     7.223    in_data[14]_i_2_n_0
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.282     7.505 r  in_data[14]_i_1/O
                         net (fo=1, routed)           0.274     7.779    in_data[14]_i_1_n_0
    SLICE_X3Y142         FDRE                                         r  in_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.331    24.686    clk_50M_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  in_data_reg[14]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X3Y142         FDRE (Setup_fdre_C_D)       -0.206    24.699    in_data_reg[14]
  -------------------------------------------------------------------
                         required time                         24.699    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.500ns (50.461%)  route 1.473ns (49.539%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  in_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.675    in_addr_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.940 r  in_addr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.940    in_addr_reg[16]_i_1_n_6
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.331    24.686    clk_50M_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[17]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y142         FDCE (Setup_fdce_C_D)        0.059    24.964    in_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.029ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.495ns (50.378%)  route 1.473ns (49.622%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  in_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.675    in_addr_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.935 r  in_addr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.935    in_addr_reg[16]_i_1_n_4
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.331    24.686    clk_50M_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[19]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y142         FDCE (Setup_fdce_C_D)        0.059    24.964    in_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 17.029    

Slack (MET) :             17.089ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 1.435ns (49.354%)  route 1.473ns (50.646%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  in_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.675    in_addr_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.875 r  in_addr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.875    in_addr_reg[16]_i_1_n_5
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.331    24.686    clk_50M_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[18]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y142         FDCE (Setup_fdce_C_D)        0.059    24.964    in_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 17.089    

Slack (MET) :             17.108ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.416ns (49.020%)  route 1.473ns (50.980%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  in_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.675    in_addr_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.856 r  in_addr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.856    in_addr_reg[16]_i_1_n_7
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.331    24.686    clk_50M_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  in_addr_reg[16]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y142         FDCE (Setup_fdce_C_D)        0.059    24.964    in_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 17.108    

Slack (MET) :             17.121ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.402ns (48.772%)  route 1.473ns (51.228%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 24.685 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.842 r  in_addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    in_addr_reg[12]_i_1_n_6
    SLICE_X0Y141         FDCE                                         r  in_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.330    24.685    clk_50M_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  in_addr_reg[13]/C
                         clock pessimism              0.255    24.940    
                         clock uncertainty           -0.035    24.904    
    SLICE_X0Y141         FDCE (Setup_fdce_C_D)        0.059    24.963    in_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 17.121    

Slack (MET) :             17.126ns  (required time - arrival time)
  Source:                 FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.397ns (48.683%)  route 1.473ns (51.317%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 24.685 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  FSM_sequential_mode_reg[1]/Q
                         net (fo=58, routed)          1.473     6.819    leds_OBUF[13]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.105     6.924 r  in_addr[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    in_addr[0]_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.381 r  in_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    in_addr_reg[0]_i_2_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  in_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    in_addr_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  in_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    in_addr_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.837 r  in_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.837    in_addr_reg[12]_i_1_n_4
    SLICE_X0Y141         FDCE                                         r  in_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.330    24.685    clk_50M_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  in_addr_reg[15]/C
                         clock pessimism              0.255    24.940    
                         clock uncertainty           -0.035    24.904    
    SLICE_X0Y141         FDCE (Setup_fdce_C_D)        0.059    24.963    in_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                 17.126    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 mid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.881ns (33.978%)  route 1.712ns (66.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 24.683 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  mid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.348     5.316 r  mid_reg_reg[1]/Q
                         net (fo=14, routed)          0.836     6.152    mid_reg_reg_n_0_[1]
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.265     6.417 r  in_data[14]_i_2/O
                         net (fo=2, routed)           0.244     6.661    controller/mid_reg_reg[1]
    SLICE_X1Y142         LUT5 (Prop_lut5_I0_O)        0.268     6.929 r  controller/in_addr[0]_i_1/O
                         net (fo=20, routed)          0.632     7.561    controller_n_10
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.328    24.683    clk_50M_IBUF_BUFG
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[0]/C
                         clock pessimism              0.255    24.938    
                         clock uncertainty           -0.035    24.902    
    SLICE_X0Y138         FDCE (Setup_fdce_C_CE)      -0.168    24.734    in_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 17.174    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 mid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.881ns (33.978%)  route 1.712ns (66.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 24.683 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  mid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.348     5.316 r  mid_reg_reg[1]/Q
                         net (fo=14, routed)          0.836     6.152    mid_reg_reg_n_0_[1]
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.265     6.417 r  in_data[14]_i_2/O
                         net (fo=2, routed)           0.244     6.661    controller/mid_reg_reg[1]
    SLICE_X1Y142         LUT5 (Prop_lut5_I0_O)        0.268     6.929 r  controller/in_addr[0]_i_1/O
                         net (fo=20, routed)          0.632     7.561    controller_n_10
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.328    24.683    clk_50M_IBUF_BUFG
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[1]/C
                         clock pessimism              0.255    24.938    
                         clock uncertainty           -0.035    24.902    
    SLICE_X0Y138         FDCE (Setup_fdce_C_CE)      -0.168    24.734    in_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 17.174    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 mid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.881ns (33.978%)  route 1.712ns (66.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 24.683 - 20.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440     4.968    clk_50M_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  mid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.348     5.316 r  mid_reg_reg[1]/Q
                         net (fo=14, routed)          0.836     6.152    mid_reg_reg_n_0_[1]
    SLICE_X2Y142         LUT4 (Prop_lut4_I0_O)        0.265     6.417 r  in_data[14]_i_2/O
                         net (fo=2, routed)           0.244     6.661    controller/mid_reg_reg[1]
    SLICE_X1Y142         LUT5 (Prop_lut5_I0_O)        0.268     6.929 r  controller/in_addr[0]_i_1/O
                         net (fo=20, routed)          0.632     7.561    controller_n_10
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.328    24.683    clk_50M_IBUF_BUFG
    SLICE_X0Y138         FDCE                                         r  in_addr_reg[2]/C
                         clock pessimism              0.255    24.938    
                         clock uncertainty           -0.035    24.902    
    SLICE_X0Y138         FDCE (Setup_fdce_C_CE)      -0.168    24.734    in_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 17.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 controller/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X3Y144         FDPE                                         r  controller/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDPE (Prop_fdpe_C_Q)         0.141     1.873 r  controller/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.078     1.952    controller/CE
    SLICE_X3Y144         FDCE                                         r  controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  controller/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.527     1.732    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.075     1.807    controller/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 in_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.099%)  route 0.120ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  in_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  in_data_reg[8]/Q
                         net (fo=1, routed)           0.120     1.992    controller/in_data_reg[15][8]
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     2.256    controller/clk_50M_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[8]/C
                         clock pessimism             -0.488     1.767    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.072     1.839    controller/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.278%)  route 0.118ns (38.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  mid_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  mid_reg_reg[2]/Q
                         net (fo=14, routed)          0.118     1.990    controller/mid_reg_reg[10][2]
    SLICE_X2Y141         LUT6 (Prop_lut6_I4_O)        0.045     2.035 r  controller/in_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.035    controller_n_15
    SLICE_X2Y141         FDRE                                         r  in_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    clk_50M_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  in_data_reg[9]/C
                         clock pessimism             -0.514     1.744    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.121     1.865    in_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 in_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  in_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  in_data_reg[2]/Q
                         net (fo=1, routed)           0.115     1.987    controller/in_data_reg[15][2]
    SLICE_X3Y140         FDRE                                         r  controller/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    controller/clk_50M_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  controller/data_reg[2]/C
                         clock pessimism             -0.511     1.747    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.070     1.817    controller/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.877%)  route 0.120ns (39.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  mid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  mid_reg_reg[3]/Q
                         net (fo=14, routed)          0.120     1.992    controller/mid_reg_reg[10][3]
    SLICE_X2Y141         LUT6 (Prop_lut6_I3_O)        0.045     2.037 r  controller/in_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.037    controller_n_18
    SLICE_X2Y141         FDRE                                         r  in_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    clk_50M_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  in_data_reg[6]/C
                         clock pessimism             -0.514     1.744    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.121     1.865    in_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.877%)  route 0.120ns (39.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  mid_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  mid_reg_reg[2]/Q
                         net (fo=14, routed)          0.120     1.992    controller/mid_reg_reg[10][2]
    SLICE_X2Y141         LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  controller/in_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.037    controller_n_17
    SLICE_X2Y141         FDRE                                         r  in_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    clk_50M_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  in_data_reg[7]/C
                         clock pessimism             -0.514     1.744    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.121     1.865    in_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 in_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  in_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  in_data_reg[3]/Q
                         net (fo=1, routed)           0.115     1.987    controller/in_data_reg[15][3]
    SLICE_X3Y140         FDRE                                         r  controller/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    controller/clk_50M_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  controller/data_reg[3]/C
                         clock pessimism             -0.511     1.747    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.066     1.813    controller/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.481%)  route 0.122ns (39.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  mid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  mid_reg_reg[3]/Q
                         net (fo=14, routed)          0.122     1.994    controller/mid_reg_reg[10][3]
    SLICE_X2Y141         LUT6 (Prop_lut6_I3_O)        0.045     2.039 r  controller/in_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.039    controller_n_20
    SLICE_X2Y141         FDRE                                         r  in_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     2.259    clk_50M_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  in_data_reg[4]/C
                         clock pessimism             -0.514     1.744    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.120     1.864    in_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 in_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.561%)  route 0.120ns (48.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  in_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.128     1.859 r  in_data_reg[13]/Q
                         net (fo=1, routed)           0.120     1.980    controller/in_data_reg[15][11]
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     2.256    controller/clk_50M_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[13]/C
                         clock pessimism             -0.488     1.767    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.016     1.783    controller/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 in_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.597     1.731    clk_50M_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  in_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  in_data_reg[15]/Q
                         net (fo=1, routed)           0.170     2.042    controller/in_data_reg[15][13]
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     2.256    controller/clk_50M_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  controller/data_reg[15]/C
                         clock pessimism             -0.488     1.767    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.070     1.837    controller/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y143    FSM_sequential_mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y143    FSM_sequential_mode_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X3Y143    continue_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X2Y144    controller/CE_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X3Y144    controller/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y144    controller/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y144    controller/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y144    controller/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X1Y143    controller/OE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y140    controller/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y140    controller/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y140    controller/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y140    controller/res_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y140    controller/res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y142    controller/data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y142    controller/data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y142    controller/data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y142    controller/data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y142    controller/data_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y141    controller/data_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y143    controller/rdn_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X5Y143    controller/wrn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y138    in_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y138    in_addr_reg[2]/C



