Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 16:28:31 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.761        0.000                      0                 3218        0.042        0.000                      0                 3218        4.500        0.000                       0                  1627  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           0.761        0.000                      0                 3218        0.042        0.000                      0                 3218        4.500        0.000                       0                  1627  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 6.320ns (71.839%)  route 2.477ns (28.161%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.649    13.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X78Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.580    14.125    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 6.320ns (71.848%)  route 2.476ns (28.152%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.648    13.420    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X78Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.544 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.580    14.124    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.320ns (72.133%)  route 2.442ns (27.867%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[11]
                         net (fo=1, routed)           0.628    13.400    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_94
    SLICE_X76Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.524 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4/O
                         net (fo=2, routed)           0.566    14.089    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 6.320ns (72.520%)  route 2.395ns (27.480%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.757    13.529    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X79Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11/O
                         net (fo=2, routed)           0.389    14.043    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 6.320ns (72.520%)  route 2.395ns (27.480%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.757    13.529    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X79Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7/O
                         net (fo=2, routed)           0.389    14.043    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 6.320ns (72.837%)  route 2.357ns (27.163%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[5]
                         net (fo=1, routed)           0.517    13.289    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_100
    SLICE_X76Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10/O
                         net (fo=2, routed)           0.592    14.005    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 6.320ns (73.064%)  route 2.330ns (26.936%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[9]
                         net (fo=1, routed)           0.514    13.286    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_96
    SLICE_X76Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.410 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6/O
                         net (fo=2, routed)           0.568    13.978    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 6.320ns (70.586%)  route 2.634ns (29.414%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.757    13.529    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X79Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11/O
                         net (fo=2, routed)           0.628    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11_n_0
    SLICE_X78Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.601    15.024    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X78Y51         FDRE (Setup_fdre_C_D)       -0.045    15.202    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 6.320ns (70.586%)  route 2.634ns (29.414%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.757    13.529    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X79Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7/O
                         net (fo=2, routed)           0.628    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7_n_0
    SLICE_X78Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.601    15.024    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X78Y52         FDRE (Setup_fdre_C_D)       -0.045    15.202    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 6.320ns (73.358%)  route 2.295ns (26.642%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.725     5.328    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.551     6.397    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=6, routed)           0.695     7.216    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_2
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036    11.252 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.254    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.772 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.635    13.407    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X76Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.531 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3/O
                         net (fo=2, routed)           0.412    13.943    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.371    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.886    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.973%)  route 0.210ns (53.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.554     1.473    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[1]/Q
                         net (fo=2, routed)           0.210     1.824    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[1]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.869    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[1]_i_1__3_n_0
    SLICE_X49Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.822     1.987    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.091     1.827    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.560     1.479    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[26]/Q
                         net (fo=1, routed)           0.052     1.672    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[26]
    SLICE_X38Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.717 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[26]_i_1/O
                         net (fo=1, routed)           0.000     1.717    reactionTimerProcessor/stateIdleProcessor_n_34
    SLICE_X38Y69         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.830     1.995    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[26]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.613    reactionTimerProcessor/out_ssdOutput_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 globalTimer/out_time_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.740%)  route 0.330ns (61.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.598     1.517    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  globalTimer/out_time_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  globalTimer/out_time_reg[9]/Q
                         net (fo=4, routed)           0.330     2.012    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/globalTimerCounter[9]
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.057 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.057    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[9]_i_1_n_0
    SLICE_X70Y49         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.911     2.076    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X70Y49         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/C
                         clock pessimism             -0.250     1.825    
    SLICE_X70Y49         FDRE (Hold_fdre_C_D)         0.121     1.946    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.558%)  route 0.284ns (60.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.554     1.473    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/Q
                         net (fo=2, routed)           0.284     1.899    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[0]
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.944    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[0]_i_1__3_n_0
    SLICE_X51Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.820     1.985    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     1.825    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.187ns (37.820%)  route 0.307ns (62.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.554     1.473    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[4]/Q
                         net (fo=2, routed)           0.307     1.922    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[4]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.046     1.968 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.968    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[4]_i_1__3_n_0
    SLICE_X49Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.822     1.987    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[4]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.107     1.843    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.561     1.480    globalVideoRam/in_100MHzClock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/Q
                         net (fo=2, routed)           0.058     1.679    globalVideoRam/displayAsciiMaps_reg[16][13][6]_0
    SLICE_X48Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.830     1.995    globalVideoRam/in_100MHzClock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.066     1.546    globalVideoRam/displayAsciiMaps_reg[16][13][6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][16][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.558     1.477    globalVideoRam/in_100MHzClock_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/Q
                         net (fo=3, routed)           0.067     1.685    globalVideoRam/displayAsciiMaps_reg[16][16][5]_0
    SLICE_X57Y81         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.826     1.991    globalVideoRam/in_100MHzClock_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.070     1.547    globalVideoRam/displayAsciiMaps_reg[16][16][5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.562     1.481    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[2]/Q
                         net (fo=1, routed)           0.087     1.709    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.754 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    reactionTimerProcessor/stateIdleProcessor_n_58
    SLICE_X42Y67         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.830     1.995    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[2]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.614    reactionTimerProcessor/out_ssdOutput_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.561     1.480    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[30]/Q
                         net (fo=1, routed)           0.087     1.708    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[30]
    SLICE_X38Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.753 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[30]_i_1/O
                         net (fo=1, routed)           0.000     1.753    reactionTimerProcessor/stateIdleProcessor_n_30
    SLICE_X38Y68         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.831     1.996    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[30]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120     1.613    reactionTimerProcessor/out_ssdOutput_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.557     1.476    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[19]/Q
                         net (fo=1, routed)           0.087     1.704    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg_n_0_[19]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[20]_i_1/O
                         net (fo=1, routed)           0.000     1.749    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[20]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.825     1.990    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[20]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120     1.609    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y76    clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y76    clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y84    vgaPortDriver/currentCharPixel_reg[74]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84    vgaPortDriver/currentCharPixel_reg[77]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y82    vgaPortDriver/currentCharPixel_reg[78]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84    vgaPortDriver/currentCharPixel_reg[85]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y84    vgaPortDriver/currentCharPixel_reg[89]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y84    globalVideoRam/currentAscii_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y84    globalVideoRam/currentAscii_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y76    clearBestButtonDebouncer/pipeline_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y76    clearBestButtonDebouncer/pipeline_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y76    clearBestButtonDebouncer/pipeline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/accumulator_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/accumulator_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/accumulator_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y72    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/accumulator_reg[4]/C



