{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619769685585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769685585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:25 2021 " "Processing started: Fri Apr 30 17:01:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769685585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619769685585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619769685585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619769686237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_dataprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_dataprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_DataProcessor-structual " "Found design unit 1: Lab_07_DataProcessor-structual" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_DataProcessor " "Found entity 1: Lab_07_DataProcessor" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619769686849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_07_DataProcessor " "Elaborating entity \"Lab_07_DataProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619769686926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_out Lab_07_DataProcessor.vhd(15) " "VHDL Signal Declaration warning at Lab_07_DataProcessor.vhd(15): used implicit default value for signal \"mux_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1619769686927 "|Lab_07_DataProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mar_out Lab_07_DataProcessor.vhd(16) " "VHDL Signal Declaration warning at Lab_07_DataProcessor.vhd(16): used implicit default value for signal \"mar_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1619769686929 "|Lab_07_DataProcessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Lab_07_DataProcessor.vhd(64) " "VHDL Process Statement warning at Lab_07_DataProcessor.vhd(64): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769686930 "|Lab_07_DataProcessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig Lab_07_DataProcessor.vhd(66) " "VHDL Process Statement warning at Lab_07_DataProcessor.vhd(66): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769686930 "|Lab_07_DataProcessor"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_07_asyncram.vhd 2 1 " "Using design file lab_07_asyncram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_asyncRAM-rtl " "Found design unit 1: Lab_07_asyncRAM-rtl" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_asyncRAM " "Found entity 1: Lab_07_asyncRAM" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1619769686961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_07_asyncRAM Lab_07_asyncRAM:RAM " "Elaborating entity \"Lab_07_asyncRAM\" for hierarchy \"Lab_07_asyncRAM:RAM\"" {  } { { "Lab_07_DataProcessor.vhd" "RAM" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619769686963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block lab_07_asyncram.vhd(23) " "VHDL Process Statement warning at lab_07_asyncram.vhd(23): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block lab_07_asyncram.vhd(18) " "VHDL Process Statement warning at lab_07_asyncram.vhd(18): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686965 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769686966 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_07_simplealu.vhd 2 1 " "Using design file lab_07_simplealu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_simpleALU-sample " "Found design unit 1: Lab_07_simpleALU-sample" {  } { { "lab_07_simplealu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_simplealu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_simpleALU " "Found entity 1: Lab_07_simpleALU" {  } { { "lab_07_simplealu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_simplealu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769686982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1619769686982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_07_simpleALU Lab_07_simpleALU:ALU " "Elaborating entity \"Lab_07_simpleALU\" for hierarchy \"Lab_07_simpleALU:ALU\"" {  } { { "Lab_07_DataProcessor.vhd" "ALU" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619769686985 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[0\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769687158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[1\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769687158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[2\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769687158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[3\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769687158 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1619769687158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687518 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687518 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687529 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687530 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687531 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769687532 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769687532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[0\] GND " "Pin \"mux_out\[0\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mux_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[1\] GND " "Pin \"mux_out\[1\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mux_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[2\] GND " "Pin \"mux_out\[2\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mux_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[3\] GND " "Pin \"mux_out\[3\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mux_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mar_out\[0\] GND " "Pin \"mar_out\[0\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mar_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mar_out\[1\] GND " "Pin \"mar_out\[1\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mar_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mar_out\[2\] GND " "Pin \"mar_out\[2\]\" is stuck at GND" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619769687555 "|Lab_07_DataProcessor|mar_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619769687555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1619769687682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619769688219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619769688219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619769688267 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619769688267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619769688267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619769688267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769688296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:28 2021 " "Processing ended: Fri Apr 30 17:01:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769688296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769688296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769688296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619769688296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619769689991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769689991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:29 2021 " "Processing started: Fri Apr 30 17:01:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769689991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619769689991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619769689991 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619769690239 ""}
{ "Info" "0" "" "Project  = Lab_07_DataProcessor" {  } {  } 0 0 "Project  = Lab_07_DataProcessor" 0 0 "Fitter" 0 0 1619769690239 ""}
{ "Info" "0" "" "Revision = Lab_07_DataProcessor" {  } {  } 0 0 "Revision = Lab_07_DataProcessor" 0 0 "Fitter" 0 0 1619769690240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1619769690319 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab_07_DataProcessor EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Lab_07_DataProcessor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1619769690428 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1619769690470 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1619769690470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619769690563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619769690574 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619769690778 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619769690778 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619769690778 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619769690779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619769690779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619769690779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619769690779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619769690779 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619769690779 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619769690781 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_out\[0\] " "Pin mux_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mux_out[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_out\[1\] " "Pin mux_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mux_out[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_out\[2\] " "Pin mux_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mux_out[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_out\[3\] " "Pin mux_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mux_out[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_out\[0\] " "Pin mar_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_out[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_out\[1\] " "Pin mar_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_out[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_out\[2\] " "Pin mar_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_out[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_chk\[0\] " "Pin data_chk\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_chk[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_chk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_chk\[1\] " "Pin data_chk\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_chk[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_chk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_chk\[2\] " "Pin data_chk\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_chk[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_chk[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_chk\[3\] " "Pin data_chk\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_chk[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_chk[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[0\] " "Pin m1_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[1\] " "Pin m1_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[2\] " "Pin m1_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[3\] " "Pin m1_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[0\] " "Pin m2_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[1\] " "Pin m2_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[2\] " "Pin m2_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[3\] " "Pin m2_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[0\] " "Pin alu_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { alu_sel[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[1\] " "Pin alu_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { alu_sel[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[2\] " "Pin alu_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { alu_sel[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_in\[2\] " "Pin mar_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_in[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_load " "Pin mar_load not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_load } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_load " "Pin ram_load not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ram_load } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_in\[1\] " "Pin mar_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_in[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mar_in\[0\] " "Pin mar_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mar_in[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Pin input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input[0] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sel " "Pin input_sel not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_sel } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_load " "Pin ac_load not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ac_load } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ac_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Pin input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input[1] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Pin input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input[2] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Pin input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input[3] } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619769691035 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1619769691035 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1619769691287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab_07_DataProcessor.sdc " "Synopsys Design Constraints File file not found: 'Lab_07_DataProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619769691288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619769691288 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619769691290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619769691290 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619769691290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mar\[0\] " "Destination node mar\[0\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mar\[1\] " "Destination node mar\[1\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mar\[2\] " "Destination node mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mar[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1619769691302 ""}  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~0  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~1  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~2  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691302 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~3  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691303 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~4  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691303 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~5  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691303 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~6  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691303 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_07_asyncRAM:RAM\|Decoder0~7  " "Automatically promoted node Lab_07_asyncRAM:RAM\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619769691303 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_07_asyncRAM:RAM|Decoder0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619769691303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619769691690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619769691690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619769691690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619769691691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619769691691 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619769691691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619769691702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1619769691702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619769691702 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 2.5V 14 23 0 " "Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 14 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1619769691705 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1619769691705 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619769691705 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619769691705 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1619769691705 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619769691705 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619769691739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619769692855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619769692943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619769692951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619769694175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619769694175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619769694730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1619769695501 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619769695501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619769696529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1619769696537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619769696537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1619769696538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619769696674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619769696928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619769697044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619769697260 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619769697808 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1619769698071 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1619769698071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/quartus/bin64/work/Lab_07/output_files/Lab_07_DataProcessor.fit.smsg " "Generated suppressed messages file C:/altera/13.1/quartus/bin64/work/Lab_07/output_files/Lab_07_DataProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619769698136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769698440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:38 2021 " "Processing ended: Fri Apr 30 17:01:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769698440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769698440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769698440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619769698440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619769699981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769699981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:39 2021 " "Processing started: Fri Apr 30 17:01:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769699981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619769699981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619769699981 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619769700845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619769700896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769701328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:41 2021 " "Processing ended: Fri Apr 30 17:01:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769701328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769701328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769701328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619769701328 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619769702021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619769703565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769703571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:42 2021 " "Processing started: Fri Apr 30 17:01:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769703571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619769703571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_sta Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619769703571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1619769704009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619769704236 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1619769704297 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1619769704297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1619769704589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab_07_DataProcessor.sdc " "Synopsys Design Constraints File file not found: 'Lab_07_DataProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1619769704711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1619769704711 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ram_load ram_load " "create_clock -period 1.000 -name ram_load ram_load" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704712 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704712 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704712 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1619769704712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704715 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1619769704715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1619769704728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619769704856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619769704856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.573 " "Worst-case setup slack is -6.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.573             -25.900 clk  " "   -6.573             -25.900 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.344            -150.107 ram_load  " "   -5.344            -150.107 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769704859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 ram_load  " "    0.160               0.000 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 clk  " "    1.813               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769704870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769704874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769704890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.000 clk  " "   -3.000             -10.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ram_load  " "   -3.000              -3.000 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769704896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769704896 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1619769705104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1619769705144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1619769705524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619769705597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619769705597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.816 " "Worst-case setup slack is -5.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.816             -22.913 clk  " "   -5.816             -22.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702            -131.638 ram_load  " "   -4.702            -131.638 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769705607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 ram_load  " "    0.253               0.000 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 clk  " "    1.645               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769705621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769705635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769705642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.000 clk  " "   -3.000             -10.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ram_load  " "   -3.000              -3.000 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769705661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769705661 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1619769705818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619769706136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619769706136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.881 " "Worst-case setup slack is -3.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881             -15.303 clk  " "   -3.881             -15.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683             -72.075 ram_load  " "   -2.683             -72.075 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769706166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.160 " "Worst-case hold slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.933 ram_load  " "   -0.160              -0.933 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 clk  " "    0.954               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769706191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769706201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619769706213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.139 clk  " "   -3.000             -10.139 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.002 ram_load  " "   -3.000              -4.002 ram_load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619769706224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619769706224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619769707199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619769707199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769707345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:47 2021 " "Processing ended: Fri Apr 30 17:01:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769707345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769707345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769707345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619769707345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619769709128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769709135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:48 2021 " "Processing started: Fri Apr 30 17:01:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769709135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619769709135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619769709135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_6_1200mv_85c_slow.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_6_1200mv_85c_slow.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_6_1200mv_0c_slow.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_6_1200mv_0c_slow.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_min_1200mv_0c_fast.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_6_1200mv_85c_vhd_slow.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709951 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_6_1200mv_0c_vhd_slow.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769709974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769710016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_DataProcessor_vhd.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_DataProcessor_vhd.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619769710050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769710118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:50 2021 " "Processing ended: Fri Apr 30 17:01:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769710118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769710118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769710118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619769710118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619769710814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619769716710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769716710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:01:56 2021 " "Processing started: Fri Apr 30 17:01:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769716710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619769716710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab_07_DataProcessor -c Lab_07_DataProcessor --netlist_type=sgate " "Command: quartus_npp Lab_07_DataProcessor -c Lab_07_DataProcessor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619769716710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4458 " "Peak virtual memory: 4458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769716769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:01:56 2021 " "Processing ended: Fri Apr 30 17:01:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769716769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769716769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769716769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619769716769 ""}
