
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009378                       # Number of seconds simulated
sim_ticks                                  9378210738                       # Number of ticks simulated
final_tick                               521987413626                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201340                       # Simulator instruction rate (inst/s)
host_op_rate                                   253592                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 239678                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335136                       # Number of bytes of host memory used
host_seconds                                 39128.38                       # Real time elapsed on the host
sim_insts                                  7878101500                       # Number of instructions simulated
sim_ops                                    9922663634                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       304256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       249728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       155520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       119424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       249216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       118144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       116096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       118656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1469184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       569728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            569728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2377                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1951                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1215                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          933                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1947                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          923                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          927                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11478                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4451                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4451                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       450406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32442862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       518649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26628534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       477703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16583121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       518649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12734199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       477703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     26573939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       532298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12597712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       545946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12379334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       545946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12652307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156659308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       450406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       518649                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       477703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       518649                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       477703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       532298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       545946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       545946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            4067300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60750181                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60750181                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60750181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       450406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32442862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       518649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26628534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       477703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16583121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       518649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12734199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       477703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     26573939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       532298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12597712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       545946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12379334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       545946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12652307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              217409489                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757494                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585571                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94242                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       653701                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626222                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96800                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4168                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18610563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11058296                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757494                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723022                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295946                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        400156                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070376                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21395829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19210094     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77817      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160660      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65978      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362044      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322666      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62447      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131188      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002935      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21395829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078147                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491705                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18508409                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       503699                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177470                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7110                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199135                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154358                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966729                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1469                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199135                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18527910                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         348120                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        95620                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166147                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58891                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958813                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24490                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          208                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15223747                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61032074                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61032074                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1751010                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           150612                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13995                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74203                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12426336                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6603                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2427863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21395829                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16984484     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1317967      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1085246      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468143      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594508      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575963      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327396      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25751      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16371      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21395829                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31372     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245085     86.41%     97.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7180      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7799238     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108321      0.87%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977422     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540611     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12426336                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552534                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283637                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022825                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46538741                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946213                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12318751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12709973                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22269                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10047                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1103                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199135                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         316300                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16128                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933218                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054759                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          770                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12338213                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967270                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88123                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616250                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540452                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548616                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12319245                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12318751                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653725                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13113920                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547750                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507379                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1182965                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        96073                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21196694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16936990     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1552972      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729538      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721515      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195409      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839189      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62829      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45713      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112539      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21196694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112539                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34018545                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068002                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1093886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.248971                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.248971                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444648                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444648                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60989377                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14311758                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15433467                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1834983                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1500719                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       180830                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       751212                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          720379                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          188296                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8041                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17789767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10415224                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1834983                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       908675                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2180979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         526915                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        304741                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1095679                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       182034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20617646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18436667     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          117961      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          185368      0.90%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297446      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          123024      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          137135      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146567      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96286      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1077192      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20617646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081592                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463111                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17629518                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       466688                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2173849                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5704                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        341884                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       300652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12718999                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1640                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        341884                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17656990                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         148377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       239851                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2152446                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        78095                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12710755                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1250                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21397                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29970                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3503                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17643211                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59127056                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59127056                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15023226                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2619975                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           236419                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1213322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       651374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19253                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148340                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12691964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11997975                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15441                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1635548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3662013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20617646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581927                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274469                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15564286     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2025426      9.82%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108116      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       756396      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709183      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       203332      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159817      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53885      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        37205      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20617646                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2887     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9104     39.65%     52.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10971     47.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10050570     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189792      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1109200      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       646961      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11997975                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22962                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44651998                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14330916                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11800944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12020937                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        35813                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       221609                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20974                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          795                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        341884                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         104715                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10471                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12695234                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1213322                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       651374                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       104156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208530                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11824234                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1042932                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       173740                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1689470                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1662864                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            646538                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525762                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11801166                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11800944                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6901061                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18036361                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524726                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382619                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8825172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10817457                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1877801                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       184368                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20275762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15882204     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2128655     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829566      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       444784      2.19%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       333721      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186430      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       116096      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102740      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251566      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20275762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8825172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10817457                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1622109                       # Number of memory references committed
system.switch_cpus1.commit.loads               991712                       # Number of loads committed
system.switch_cpus1.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1552757                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9747360                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       219751                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251566                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32719389                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25732444                       # The number of ROB writes
system.switch_cpus1.timesIdled                 288689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1872069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8825172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10817457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8825172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548360                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548360                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392409                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392409                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53316813                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16358289                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11859716                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2928                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22489690                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1840491                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1509087                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       182381                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       776895                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          718248                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          187884                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8116                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17566613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10459313                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1840491                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       906132                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2300670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         517861                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        527148                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1084007                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       180904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20726990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18426320     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248949      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          287317      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          158113      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          184738      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          100788      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           67685      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177946      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1075134      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20726990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081837                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465071                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17425549                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       671322                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2282477                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        16989                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        330650                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       298646                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1909                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12769463                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10043                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        330650                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17452438                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         227141                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       368069                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2273563                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        75126                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12760544                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         19358                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        35300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17727738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59413351                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59413351                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15113507                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2614079                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3373                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1896                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           203387                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1224015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       663633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17618                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       146320                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12739407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12028760                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17690                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1612174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3736360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20726990                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580343                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15658016     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2038672      9.84%     85.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1096414      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       757745      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       662798      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       339492      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        81218      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53015      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        39620      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20726990                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3027     11.39%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11794     44.40%     55.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11745     44.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10067010     83.69%     83.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187924      1.56%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1471      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1113789      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       658566      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12028760                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534857                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26566                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002209                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44828766                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14355092                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11827098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12055326                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30433                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       222446                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        15528                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          736                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        330650                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         183780                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12556                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12742805                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1224015                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       663633                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1895                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       102919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       207953                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11850754                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1045939                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       178006                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1704264                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1657647                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            658325                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526942                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11827434                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11827098                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7029575                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18419898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525890                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381629                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8876112                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10888950                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1853981                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2970                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       183309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20396340                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15948412     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2062149     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       865276      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       519010      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       359436      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       232010      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       121019      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        96913      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       192115      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20396340                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8876112                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10888950                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1649652                       # Number of memory references committed
system.switch_cpus2.commit.loads              1001556                       # Number of loads committed
system.switch_cpus2.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1558226                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9816837                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       221434                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       192115                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32947091                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25816637                       # The number of ROB writes
system.switch_cpus2.timesIdled                 271356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1762700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8876112                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10888950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8876112                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.533732                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.533732                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394675                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394675                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53456147                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16414457                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11915366                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2966                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1864115                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1525535                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       183465                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       762111                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          731156                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191723                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8353                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17915123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10423388                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1864115                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       922879                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2174308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         502787                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        383233                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1097946                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       183488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20789608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18615300     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          101107      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          160349      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          217026      1.04%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224398      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          190278      0.92%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          105749      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          157930      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1017471      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20789608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082887                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463474                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17732870                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       567294                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2170205                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2517                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        316719                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       306389                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12789985                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        316719                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17781606                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         121571                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       334182                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2124611                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       110916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12784869                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         14980                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48437                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17838387                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59472480                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59472480                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15426359                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2412024                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3154                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1633                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           332634                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1197863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       647389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7699                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       214956                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12768999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12110050                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1770                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1439598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3458635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20789608                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582505                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269668                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15620981     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2159766     10.39%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1083271      5.21%     90.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       789871      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       624929      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255922      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       160063      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84015      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10790      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20789608                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2564     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7805     38.26%     50.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10029     49.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10185943     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       181056      1.50%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1516      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1096298      9.05%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       645237      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12110050                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538471                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20398                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     45031875                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14211822                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11928422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12130448                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25204                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       195773                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9918                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        316719                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          96174                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11188                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12772185                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1197863                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       647389                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1637                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       105938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       104142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       210080                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11943643                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1032166                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       166406                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1677352                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1696422                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            645186                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531071                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11928539                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11928422                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6848914                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18459540                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530395                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371023                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8992540                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11064992                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1707198                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3058                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       185575                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20472889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540470                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.381886                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15895261     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2288148     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846242      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       404664      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       364490      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       196274      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       156753      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        77936      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       243121      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20472889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8992540                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11064992                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1639561                       # Number of memory references committed
system.switch_cpus3.commit.loads              1002090                       # Number of loads committed
system.switch_cpus3.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1595554                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9969399                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       227817                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       243121                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33001893                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25861117                       # The number of ROB writes
system.switch_cpus3.timesIdled                 273361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1700107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8992540                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11064992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8992540                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.500930                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.500930                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399851                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399851                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53749206                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16617251                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11853980                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3054                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1835505                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1501294                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       180699                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       756512                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          722732                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          188411                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8066                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17791773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10416569                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1835505                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       911143                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2182491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         526117                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        306781                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1095783                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       181869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20622520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18440029     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          118036      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186270      0.90%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          297220      1.44%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          123865      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          137914      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          147044      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           95831      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1076311      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20622520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081615                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463170                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17631856                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       468374                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2175314                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5766                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        341207                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       300614                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12720174                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1602                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        341207                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17659181                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         148758                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       242892                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2154218                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        76261                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12711706                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1247                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21424                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2480                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17641617                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59134017                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59134017                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15029720                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2611876                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3259                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1803                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           234057                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1213319                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       651465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19273                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       148027                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12692433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11998944                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15328                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1634629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3658676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          337                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20622520                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581837                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15568152     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2026836      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1107602      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       756135      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       709326      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       203812      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       159611      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        53899      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        37147      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20622520                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2875     12.65%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8888     39.11%     51.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10962     48.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10051049     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       189786      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1109543      9.25%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       647113      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11998944                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533530                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22725                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001894                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44658461                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14330487                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11802514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12021669                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        36088                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       221159                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20775                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          790                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        341207                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         104777                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10527                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12695727                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1213319                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       651465                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          7745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       104990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       103401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       208391                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11825764                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1042900                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       173180                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1689617                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1662585                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            646717                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525830                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11802726                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11802514                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6901888                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18041132                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524796                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382564                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8829103                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10822162                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1873589                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       184260                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20281313                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533603                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386942                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15886136     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2129416     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       829537      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       445279      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       333965      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       186545      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       115756      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102718      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251961      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20281313                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8829103                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10822162                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1622850                       # Number of memory references committed
system.switch_cpus4.commit.loads               992160                       # Number of loads committed
system.switch_cpus4.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1553408                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9751619                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       219842                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251961                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            32725038                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25732750                       # The number of ROB writes
system.switch_cpus4.timesIdled                 288746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1867195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8829103                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10822162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8829103                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.547225                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.547225                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392584                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392584                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53326538                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16360184                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11861150                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1862338                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1523906                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       184072                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       761433                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          730704                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          191152                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8260                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17918667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10415137                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1862338                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       921856                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2172008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         504650                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        379337                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1098271                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       184107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20788218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18616210     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          100676      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160054      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          216750      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          224042      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          189333      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          106423      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          158225      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1016505      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20788218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082808                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463107                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17736453                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       563328                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2167905                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2550                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        317979                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       306309                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12780357                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        317979                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17785332                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         121145                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       330584                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2122247                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       110928                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12775430                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         14770                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     17823031                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59428800                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59428800                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15403519                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2419504                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3156                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1639                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           333970                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1197623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       646666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7497                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       213995                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12759746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3167                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12097524                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1805                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1444711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3480907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20788218                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581941                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269349                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15624883     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2158239     10.38%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1082156      5.21%     90.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       788400      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       623743      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255786      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       160265      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        83687      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11059      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20788218                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2497     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7835     38.47%     50.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10035     49.27%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10175360     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       180673      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1095605      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       644372      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12097524                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.537914                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              20367                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45005438                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14207686                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11913700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12117891                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24509                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       197013                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10137                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        317979                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          96260                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11158                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12762938                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1197623                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       646666                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1642                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       106292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       104231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       210523                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11929006                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1030210                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       168518                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1674528                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1694137                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            644318                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530421                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11913813                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11913700                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6838650                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18437243                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.529740                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370915                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8979257                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11048640                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1714307                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       186173                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20470239                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.539742                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.381122                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15899029     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2285634     11.17%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       845505      4.13%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       402174      1.96%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       364352      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       196176      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       156992      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        77782      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       242595      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20470239                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8979257                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11048640                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1637139                       # Number of memory references committed
system.switch_cpus5.commit.loads              1000610                       # Number of loads committed
system.switch_cpus5.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1593221                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9954649                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       227481                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       242595                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32990526                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25843891                       # The number of ROB writes
system.switch_cpus5.timesIdled                 273896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1701497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8979257                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11048640                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8979257                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.504630                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.504630                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399261                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399261                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53680931                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16596341                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11843152                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3050                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1862261                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1524147                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       183770                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       767096                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          730912                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          191637                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8384                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17924784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10412476                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1862261                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       922549                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2171774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         502886                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        379018                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1098324                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       183856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20792316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18620542     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          100934      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          160372      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          216689      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          223627      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          189547      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          106491      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          158425      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1015689      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20792316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082805                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462988                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17743618                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       562009                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2167663                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2510                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        316513                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       305982                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12775626                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        316513                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17792059                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         121534                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       329630                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2122398                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       110179                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12770865                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         14758                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        48157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     17820147                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     59406294                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59406294                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15419126                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2401004                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3069                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1549                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           331295                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1195976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       646647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7591                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       214418                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12754483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12100684                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1819                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1428357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3435535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20792316                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581979                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269255                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15625781     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2161199     10.39%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1082899      5.21%     90.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       787907      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       623687      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       255746      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       160221      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        83846      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        11030      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20792316                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2547     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7490     37.31%     50.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        10039     50.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10177766     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       180743      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1516      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1096163      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       644496      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12100684                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538054                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              20076                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     45015579                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14185985                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11918250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12120760                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        24285                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       194352                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9462                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        316513                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          96395                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11221                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12757586                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1195976                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       646647                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1553                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       106856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       103497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       210353                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11933332                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1031163                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       167352                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1675592                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1695023                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            644429                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530613                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11918370                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11918250                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6841892                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18438189                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.529942                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8988390                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11059876                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1697716                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3057                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       185874                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20475803                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540144                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.381420                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15899799     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2287446     11.17%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       846185      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       404414      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       363790      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       196844      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       156661      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        77840      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       242824      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20475803                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8988390                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11059876                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1638806                       # Number of memory references committed
system.switch_cpus6.commit.loads              1001621                       # Number of loads committed
system.switch_cpus6.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1594822                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9964808                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       227721                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       242824                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32990506                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25831723                       # The number of ROB writes
system.switch_cpus6.timesIdled                 273645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1697399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8988390                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11059876                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8988390                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.502085                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.502085                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.399667                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.399667                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53704882                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16604414                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11841568                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3052                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22489715                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1862568                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1524428                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       183918                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       763487                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          731295                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          191152                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8314                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17915343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10415316                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1862568                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       922447                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2172232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         504278                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        380971                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098191                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       184055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20786535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18614303     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          100605      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          159886      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          216999      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          224448      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          189421      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          105874      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          158657      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1016342      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20786535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082819                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463115                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17733542                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       564609                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2168008                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2609                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        317764                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       306026                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12780950                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        317764                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17782142                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         122356                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       330977                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2122695                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       110598                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12776226                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         14965                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17824676                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59431367                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59431367                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15404065                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2420611                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3102                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1587                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           331565                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1197870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       646588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7620                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       239523                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12759970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12097552                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1802                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1445732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3477268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20786535                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581990                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.267732                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15602686     75.06%     75.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2182335     10.50%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1090458      5.25%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       780687      3.76%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       620062      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       255685      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       159743      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        83923      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10956      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20786535                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2524     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7833     38.43%     50.82% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10024     49.18%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10175561     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       180711      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1095334      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       644432      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12097552                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.537915                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              20381                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001685                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45003822                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14208874                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11914930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12117933                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24651                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       197220                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10025                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        317764                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          97043                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11270                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12763109                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1197870                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       646588                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1588                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       106391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       210593                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11930135                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1030778                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       167417                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1675161                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1694134                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            644383                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530471                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11915059                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11914930                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6840768                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18440173                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.529795                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370971                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8979574                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11049044                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1714075                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       186022                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20468771                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.539800                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377909                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15881028     77.59%     77.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2301295     11.24%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       843942      4.12%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       403439      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       373695      1.83%     96.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196315      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       150637      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        77989      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       240431      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20468771                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8979574                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11049044                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1637213                       # Number of memory references committed
system.switch_cpus7.commit.loads              1000650                       # Number of loads committed
system.switch_cpus7.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1593269                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9955022                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       227490                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       240431                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32991394                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25844016                       # The number of ROB writes
system.switch_cpus7.timesIdled                 273792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1703180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8979574                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11049044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8979574                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.504541                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.504541                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399275                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399275                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53687184                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16598928                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11844080                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3050                       # number of misc regfile writes
system.l2.replacements                          11484                       # number of replacements
system.l2.tagsinuse                      32764.058700                       # Cycle average of tags in use
system.l2.total_refs                          2131221                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44248                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.165363                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           339.344434                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.593432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1192.648733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.920455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    964.655247                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.361371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    603.453603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     31.959347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    449.513177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.688293                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    974.990051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     33.044130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    447.498589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     32.826771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    434.145255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     33.685202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    447.948461                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4486.088225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3866.002289                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3493.141962                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2725.476729                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3884.002293                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2721.180604                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2759.136177                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2725.753871                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.036397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000944                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.018416                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000975                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013718                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.029754                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.001008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.013657                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.001002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.013249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.001028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013670                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.136905                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.117981                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.106602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.083175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.118530                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.083044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.084202                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.083183                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999880                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4812                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4470                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3726                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2808                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4513                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2814                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2831                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2811                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28797                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10438                       # number of Writeback hits
system.l2.Writeback_hits::total                 10438                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   111                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3741                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4528                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2829                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2826                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28908                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4818                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4485                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3741                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2823                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4528                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2829                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2846                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2826                       # number of overall hits
system.l2.overall_hits::total                   28908                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1951                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1214                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          933                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1947                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          923                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          927                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11477                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1951                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11478                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2377                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1951                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1215                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          933                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1947                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          923                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          907                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          927                       # number of overall misses
system.l2.overall_misses::total                 11478                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4822582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    360151249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5920396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    295574315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5233714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    183584583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5918078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    141377491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5271151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    293469414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5974446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    139546551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6297585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    137325652                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6200764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    139932312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1736600283                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       192030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        192030                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4822582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    360151249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5920396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    295574315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5233714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    183776613                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5918078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    141377491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5271151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    293469414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5974446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    139546551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6297585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    137325652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6200764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    139932312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1736792313                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4822582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    360151249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5920396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    295574315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5233714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    183776613                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5918078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    141377491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5271151                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    293469414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5974446                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    139546551                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6297585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    137325652                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6200764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    139932312                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1736792313                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               40274                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10438                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10438                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3752                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40386                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3752                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40386                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.330644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.303847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.245749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.249399                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.301393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.246990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.242643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.247994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.284973                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.062500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008929                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.330368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.303139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.245157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.248403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.300695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.246002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.241673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.247002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284207                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.330368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.303139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.245157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.248403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.300695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.246002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.241673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.247002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284207                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146138.848485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151515.039546                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155799.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151498.880062                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149534.685714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151222.885502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155738.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151530.001072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150604.314286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150729.026194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153190.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151188.029252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157439.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151406.452040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155019.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150951.792880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151311.342947                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       192030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       192030                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146138.848485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151515.039546                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155799.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151498.880062                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149534.685714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151256.471605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155738.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151530.001072                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150604.314286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150729.026194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153190.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151188.029252                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157439.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151406.452040                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155019.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150951.792880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151314.890486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146138.848485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151515.039546                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155799.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151498.880062                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149534.685714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151256.471605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155738.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151530.001072                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150604.314286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150729.026194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153190.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151188.029252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157439.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151406.452040                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155019.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150951.792880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151314.890486                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4451                       # number of writebacks
system.l2.writebacks::total                      4451                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1951                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1214                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          927                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11477                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11478                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2901588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    221736150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3709876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    181939935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3198316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    112855588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3707964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     87031845                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3232145                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    180044768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3707977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     85778357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3972824                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     84494055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3877729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     85939498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1068128615                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       134230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       134230                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2901588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    221736150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3709876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    181939935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3198316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    112989818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3707964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     87031845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3232145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    180044768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3707977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     85778357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3972824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     84494055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3877729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     85939498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1068262845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2901588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    221736150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3709876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    181939935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3198316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    112989818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3707964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     87031845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3232145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    180044768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3707977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     85778357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3972824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     84494055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3877729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     85939498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1068262845                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.330644                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.303847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.245749                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.301393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.246990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.242643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.247994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284973                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008929                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.330368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.303139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.245157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.248403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.300695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.246002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.241673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.247002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.330368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.303139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.245157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.248403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.300695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.246002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.241673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.247002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284207                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87926.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93284.034497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97628.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93254.707842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91380.457143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92961.769357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        97578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93281.720257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        92347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92472.916281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95076.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92934.297941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99320.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93157.723264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96943.225000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92707.117584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93066.882896                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       134230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       134230                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 87926.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93284.034497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97628.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93254.707842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91380.457143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92995.734979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        97578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93281.720257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        92347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92472.916281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95076.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92934.297941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99320.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93157.723264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96943.225000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92707.117584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93070.469158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 87926.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93284.034497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97628.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93254.707842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91380.457143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92995.734979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        97578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93281.720257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        92347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92472.916281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95076.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92934.297941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99320.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93157.723264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96943.225000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92707.117584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93070.469158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.976941                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078223                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1734970.923744                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.679716                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297225                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047564                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.915027                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070333                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070333                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070333                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.cpu0.icache.overall_misses::total           43                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6682324                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6682324                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6682324                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6682324                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6682324                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6682324                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070376                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155402.883721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155402.883721                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155402.883721                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155402.883721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155402.883721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155402.883721                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5414569                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5414569                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5414569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5414569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5414569                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5414569                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159252.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159252.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159252.029412                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159252.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159252.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159252.029412                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7195                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393104104                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7451                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52758.569856                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.769810                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.230190                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432695                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567305                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800602                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532778                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          750                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          750                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333380                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333380                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333380                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333380                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           18                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25289                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25289                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2764462884                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2764462884                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1409337                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1409337                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2765872221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2765872221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2765872221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2765872221                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825873                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825873                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358669                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358669                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358669                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358669                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008943                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008943                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109392.698508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109392.698508                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78296.500000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78296.500000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109370.565107                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109370.565107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109370.565107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109370.565107                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2024                       # number of writebacks
system.cpu0.dcache.writebacks::total             2024                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18082                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18082                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18094                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18094                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7189                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7189                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7195                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    714644520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    714644520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       404164                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       404164                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    715048684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    715048684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    715048684                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    715048684                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001651                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001651                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99408.056753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99408.056753                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67360.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67360.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99381.332036                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99381.332036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99381.332036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99381.332036                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               521.880954                       # Cycle average of tags in use
system.cpu1.icache.total_refs               977199147                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1847257.366730                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.880954                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051091                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.836348                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1095632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1095632                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1095632                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1095632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1095632                       # number of overall hits
system.cpu1.icache.overall_hits::total        1095632                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7621538                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7621538                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7621538                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7621538                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7621538                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7621538                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1095679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1095679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1095679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1095679                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1095679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1095679                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162160.382979                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162160.382979                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162160.382979                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162160.382979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162160.382979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162160.382979                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6365373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6365373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6365373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6365373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6365373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6365373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163214.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163214.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163214.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163214.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163214.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163214.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6436                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162701267                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6692                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24312.801405                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.037534                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.962466                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.890772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.109228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       759091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         759091                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       627345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        627345                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1464                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1464                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1386436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1386436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1386436                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1386436                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16489                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16489                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16489                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16489                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1804696684                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1804696684                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7438940                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7438940                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1812135624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1812135624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1812135624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1812135624                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       775489                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       775489                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       627436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       627436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1402925                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1402925                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1402925                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1402925                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021145                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021145                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000145                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000145                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011753                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011753                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011753                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011753                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110055.902183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110055.902183                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81746.593407                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81746.593407                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109899.667900                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109899.667900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109899.667900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109899.667900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1418                       # number of writebacks
system.cpu1.dcache.writebacks::total             1418                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9977                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9977                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10053                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10053                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10053                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10053                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6421                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6421                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6436                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6436                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6436                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6436                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    611922554                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    611922554                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       980426                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       980426                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    612902980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    612902980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    612902980                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    612902980                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004588                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004588                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95300.195297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95300.195297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65361.733333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65361.733333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95230.419515                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95230.419515                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95230.419515                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95230.419515                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.084111                       # Cycle average of tags in use
system.cpu2.icache.total_refs               972763303                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1877921.434363                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.084111                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049814                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.822250                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1083962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1083962                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1083962                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1083962                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1083962                       # number of overall hits
system.cpu2.icache.overall_hits::total        1083962                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6974650                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6974650                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6974650                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6974650                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6974650                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6974650                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1084007                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1084007                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1084007                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1084007                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1084007                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1084007                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154992.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154992.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154992.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154992.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154992.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154992.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5678127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5678127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5678127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5678127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5678127                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5678127                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157725.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157725.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157725.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157725.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157725.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157725.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4955                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153807211                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5211                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29515.872385                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.486970                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.513030                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       763796                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         763796                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       644480                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        644480                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1558                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1558                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1483                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1483                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1408276                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1408276                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1408276                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1408276                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17252                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          439                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          439                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17691                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17691                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17691                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17691                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1988871214                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1988871214                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     52836346                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     52836346                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2041707560                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2041707560                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2041707560                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2041707560                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       781048                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       781048                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       644919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       644919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1425967                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1425967                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1425967                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1425967                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022088                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022088                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000681                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000681                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012406                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012406                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012406                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012406                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115283.515766                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115283.515766                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 120356.141230                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 120356.141230                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115409.392346                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115409.392346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115409.392346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115409.392346                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2054                       # number of writebacks
system.cpu2.dcache.writebacks::total             2054                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12312                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12312                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          423                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12735                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12735                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12735                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12735                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4940                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4940                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4956                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4956                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4956                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4956                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    443214572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    443214572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1189697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1189697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    444404269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    444404269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    444404269                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    444404269                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006325                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006325                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003476                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003476                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003476                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003476                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89719.548988                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89719.548988                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74356.062500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74356.062500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89669.949354                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89669.949354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89669.949354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89669.949354                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.216643                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971548260                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1886501.475728                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.216643                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054834                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.816052                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1097898                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1097898                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1097898                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1097898                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1097898                       # number of overall hits
system.cpu3.icache.overall_hits::total        1097898                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9155828                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9155828                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9155828                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9155828                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9155828                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9155828                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1097946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1097946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1097946                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1097946                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1097946                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1097946                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 190746.416667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 190746.416667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 190746.416667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 190746.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 190746.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 190746.416667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7834962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7834962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7834962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7834962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7834962                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7834962                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 195874.050000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 195874.050000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 195874.050000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 195874.050000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 195874.050000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 195874.050000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3756                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148003211                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4012                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36890.132353                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.490438                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.509562                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.869103                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.130897                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       754308                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         754308                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       634446                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        634446                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1613                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1613                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1527                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1527                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1388754                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1388754                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1388754                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1388754                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11904                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11904                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           87                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11991                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11991                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11991                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1322421257                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1322421257                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7509161                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7509161                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1329930418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1329930418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1329930418                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1329930418                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       766212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       766212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       634533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       634533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1400745                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1400745                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1400745                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1400745                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015536                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015536                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000137                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008560                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008560                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008560                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008560                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111090.495380                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111090.495380                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86312.195402                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86312.195402                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110910.717872                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110910.717872                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110910.717872                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110910.717872                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          886                       # number of writebacks
system.cpu3.dcache.writebacks::total              886                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8163                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8163                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8235                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8235                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3741                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3741                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3756                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3756                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3756                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3756                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    336831101                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    336831101                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1105841                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1105841                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    337936942                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    337936942                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    337936942                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    337936942                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002681                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002681                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90037.717455                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90037.717455                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 73722.733333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73722.733333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89972.561768                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89972.561768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89972.561768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89972.561768                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.641342                       # Cycle average of tags in use
system.cpu4.icache.total_refs               977199253                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1857793.256654                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.641342                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047502                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832759                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1095738                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1095738                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1095738                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1095738                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1095738                       # number of overall hits
system.cpu4.icache.overall_hits::total        1095738                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6693007                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6693007                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6693007                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6693007                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6693007                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6693007                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1095783                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1095783                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1095783                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1095783                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1095783                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1095783                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 148733.488889                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 148733.488889                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 148733.488889                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 148733.488889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 148733.488889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 148733.488889                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5692351                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5692351                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5692351                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5692351                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5692351                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5692351                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158120.861111                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158120.861111                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158120.861111                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158120.861111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158120.861111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158120.861111                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6475                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               162701090                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6731                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24171.904620                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   228.223276                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    27.776724                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.891497                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.108503                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       758600                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         758600                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       627646                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        627646                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1753                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1466                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1386246                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1386246                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1386246                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1386246                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        16484                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16484                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           80                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16564                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16564                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16564                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16564                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1806827627                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1806827627                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6643629                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6643629                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1813471256                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1813471256                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1813471256                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1813471256                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       775084                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       775084                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       627726                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       627726                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1402810                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1402810                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1402810                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1402810                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021267                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021267                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011808                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011808                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011808                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011808                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109610.994116                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109610.994116                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83045.362500                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83045.362500                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109482.688723                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109482.688723                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109482.688723                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109482.688723                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1455                       # number of writebacks
system.cpu4.dcache.writebacks::total             1455                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10024                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10024                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           65                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10089                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10089                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10089                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10089                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6460                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6460                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6475                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6475                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    612768831                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    612768831                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       969816                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       969816                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    613738647                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    613738647                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    613738647                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    613738647                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008335                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008335                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004616                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004616                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94855.856192                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94855.856192                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64654.400000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64654.400000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94785.891429                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94785.891429                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94785.891429                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94785.891429                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               510.208604                       # Cycle average of tags in use
system.cpu5.icache.total_refs               971548586                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1882846.096899                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.208604                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056424                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.817642                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1098224                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1098224                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1098224                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1098224                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1098224                       # number of overall hits
system.cpu5.icache.overall_hits::total        1098224                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9104801                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9104801                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9104801                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9104801                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9104801                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9104801                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1098271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1098271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1098271                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1098271                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1098271                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1098271                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 193719.170213                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 193719.170213                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 193719.170213                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 193719.170213                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 193719.170213                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 193719.170213                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7966731                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7966731                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7966731                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7966731                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7966731                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7966731                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 194310.512195                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 194310.512195                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 194310.512195                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 194310.512195                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 194310.512195                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 194310.512195                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3752                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148001454                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4008                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36926.510479                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   222.492706                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    33.507294                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.869112                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.130888                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       753481                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         753481                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       633512                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        633512                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1619                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1619                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1525                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1386993                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1386993                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1386993                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1386993                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        11810                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        11810                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           83                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        11893                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11893                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        11893                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11893                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1316434783                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1316434783                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7207976                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7207976                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1323642759                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1323642759                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1323642759                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1323642759                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       765291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       765291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       633595                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       633595                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1398886                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1398886                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1398886                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1398886                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015432                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015432                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008502                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008502                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008502                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008502                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111467.805504                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111467.805504                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86843.084337                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86843.084337                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111295.952157                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111295.952157                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111295.952157                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111295.952157                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu5.dcache.writebacks::total              872                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8073                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8073                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           68                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8141                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8141                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8141                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8141                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3737                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3737                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3752                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3752                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3752                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3752                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    336152845                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    336152845                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1034160                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1034160                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    337187005                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    337187005                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    337187005                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    337187005                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002682                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002682                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002682                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002682                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89952.594327                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89952.594327                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        68944                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        68944                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89868.604744                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89868.604744                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89868.604744                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89868.604744                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               509.761643                       # Cycle average of tags in use
system.cpu6.icache.total_refs               971548639                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1879204.330754                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.761643                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055708                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.816926                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1098277                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1098277                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1098277                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1098277                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1098277                       # number of overall hits
system.cpu6.icache.overall_hits::total        1098277                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9396089                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9396089                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9396089                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9396089                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9396089                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9396089                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1098324                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1098324                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1098324                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1098324                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1098324                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1098324                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 199916.787234                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 199916.787234                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 199916.787234                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 199916.787234                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 199916.787234                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 199916.787234                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      8442345                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8442345                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      8442345                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8442345                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      8442345                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8442345                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 201008.214286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 201008.214286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 201008.214286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 201008.214286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 201008.214286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 201008.214286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3753                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148003032                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4009                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36917.693190                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   222.444180                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    33.555820                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.868923                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.131077                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       754499                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         754499                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       634163                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        634163                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1527                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1527                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1526                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1526                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1388662                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1388662                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1388662                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1388662                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        11834                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        11834                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           86                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        11920                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         11920                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        11920                       # number of overall misses
system.cpu6.dcache.overall_misses::total        11920                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1312660558                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1312660558                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6893959                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6893959                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1319554517                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1319554517                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1319554517                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1319554517                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       766333                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       766333                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       634249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       634249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1400582                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1400582                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1400582                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1400582                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015442                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015442                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000136                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008511                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008511                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008511                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008511                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110922.812067                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110922.812067                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80162.313953                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80162.313953                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110700.882299                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110700.882299                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110700.882299                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110700.882299                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          866                       # number of writebacks
system.cpu6.dcache.writebacks::total              866                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         8096                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8096                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         8167                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         8167                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         8167                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         8167                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3738                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3738                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3753                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3753                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3753                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3753                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    334285174                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    334285174                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       995930                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       995930                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    335281104                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    335281104                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    335281104                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    335281104                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004878                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004878                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002680                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002680                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002680                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002680                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89428.885500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89428.885500                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66395.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66395.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89336.824940                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89336.824940                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89336.824940                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89336.824940                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.811384                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971548503                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1879204.067698                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.811384                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.057390                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.818608                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098141                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098141                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098141                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098141                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098141                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098141                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9836253                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9836253                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9836253                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9836253                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9836253                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9836253                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098191                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098191                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098191                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098191                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 196725.060000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 196725.060000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 196725.060000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 196725.060000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 196725.060000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 196725.060000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      8611937                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8611937                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      8611937                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8611937                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      8611937                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8611937                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 205046.119048                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 205046.119048                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 205046.119048                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 205046.119048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 205046.119048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 205046.119048                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3753                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148001835                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4009                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36917.394612                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.440950                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.559050                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.868910                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.131090                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       753880                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         753880                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       633540                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        633540                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1573                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1573                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1525                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1387420                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1387420                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1387420                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1387420                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11881                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11881                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           89                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11970                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11970                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        11970                       # number of overall misses
system.cpu7.dcache.overall_misses::total        11970                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1323011673                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1323011673                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7931071                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7931071                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1330942744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1330942744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1330942744                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1330942744                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       765761                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       765761                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       633629                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       633629                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1399390                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1399390                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1399390                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1399390                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015515                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015515                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000140                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008554                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008554                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008554                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008554                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111355.245602                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111355.245602                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89113.157303                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89113.157303                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111189.870008                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111189.870008                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111189.870008                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111189.870008                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          863                       # number of writebacks
system.cpu7.dcache.writebacks::total              863                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8143                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8143                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8217                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8217                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8217                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8217                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3738                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3738                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3753                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3753                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3753                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3753                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    336607645                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    336607645                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1092527                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1092527                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    337700172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    337700172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    337700172                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    337700172                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002682                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002682                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002682                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002682                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90050.199304                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90050.199304                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72835.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72835.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89981.394085                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89981.394085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89981.394085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89981.394085                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
