{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 17:27:22 2019 " "Info: Processing started: Sun Apr 28 17:27:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behaviour " "Info (12022): Found design unit 1: Adder-behaviour" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-structural " "Info (12022): Found design unit 1: counter_Nbit-structural" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/counter_Nbit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Info (12023): Found entity 1: counter_Nbit" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/counter_Nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_positivi.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter_positivi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_positivi-behaviour " "Info (12022): Found design unit 1: Counter_positivi-behaviour" {  } { { "Counter_positivi.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Counter_positivi.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter_positivi " "Info (12023): Found entity 1: Counter_positivi" {  } { { "Counter_positivi.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Counter_positivi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behaviour " "Info (12022): Found design unit 1: Datapath-behaviour" {  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info (12023): Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavior " "Info (12022): Found design unit 1: dflipflop-Behavior" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info (12023): Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioural " "Info (12022): Found design unit 1: FSM-Behavioural" {  } { { "FSM.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info (12023): Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-behaviour " "Info (12022): Found design unit 1: HA-behaviour" {  } { { "HA.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Info (12023): Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/HA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB6-behavioural " "Info (12022): Found design unit 1: LAB6-behavioural" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LAB6 " "Info (12023): Found entity 1: LAB6" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behaviour " "Info (12022): Found design unit 1: Memory-behaviour" {  } { { "Memory.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3to1-behaviour " "Info (12022): Found design unit 1: Mux3to1-behaviour" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Info (12023): Found entity 1: Mux3to1" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_signed.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sig-Behavior " "Info (12022): Found design unit 1: reg_sig-Behavior" {  } { { "Reg_signed.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Reg_signed.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_sig " "Info (12023): Found entity 1: reg_sig" {  } { { "Reg_signed.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Reg_signed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_unsigned.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_unsigned-Behavior " "Info (12022): Found design unit 1: reg_unsigned-Behavior" {  } { { "Reg_unsigned.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Reg_unsigned.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_unsigned " "Info (12023): Found entity 1: reg_unsigned" {  } { { "Reg_unsigned.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Reg_unsigned.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rounder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounder-behaviour " "Info (12022): Found design unit 1: rounder-behaviour" {  } { { "rounder.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/rounder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rounder " "Info (12023): Found entity 1: rounder" {  } { { "rounder.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/rounder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_l_4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file shift_l_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_l_4-structural " "Info (12022): Found design unit 1: shift_l_4-structural" {  } { { "SHIFT_L_4.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/SHIFT_L_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_l_4 " "Info (12023): Found entity 1: shift_l_4" {  } { { "SHIFT_L_4.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/SHIFT_L_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file shift_r_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_1-structural " "Info (12022): Found design unit 1: shift_r_1-structural" {  } { { "shift_R_1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/shift_R_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_1 " "Info (12023): Found entity 1: shift_r_1" {  } { { "shift_R_1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/shift_R_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file shift_r_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_2-structural " "Info (12022): Found design unit 1: shift_r_2-structural" {  } { { "shift_r_2.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/shift_r_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_2 " "Info (12023): Found entity 1: shift_r_2" {  } { { "shift_r_2.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/shift_r_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-structural " "Info (12022): Found design unit 1: tflipflop-structural" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/tflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Info (12023): Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/tflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6 " "Info (12127): Elaborating entity \"LAB6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET LAB6.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at LAB6.vhd(47): object \"RESET\" assigned a value but never read" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Info (12128): Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "LAB6.vhd" "DP" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_2 Datapath:DP\|shift_r_2:shift_right_2 " "Info (12128): Elaborating entity \"shift_r_2\" for hierarchy \"Datapath:DP\|shift_r_2:shift_right_2\"" {  } { { "Datapath.vhd" "shift_right_2" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_1 Datapath:DP\|shift_r_1:shift_right_1 " "Info (12128): Elaborating entity \"shift_r_1\" for hierarchy \"Datapath:DP\|shift_r_1:shift_right_1\"" {  } { { "Datapath.vhd" "shift_right_1" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_l_4 Datapath:DP\|shift_l_4:shift_left_4 " "Info (12128): Elaborating entity \"shift_l_4\" for hierarchy \"Datapath:DP\|shift_l_4:shift_left_4\"" {  } { { "Datapath.vhd" "shift_left_4" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig Datapath:DP\|reg_sig:ff_1 " "Info (12128): Elaborating entity \"reg_sig\" for hierarchy \"Datapath:DP\|reg_sig:ff_1\"" {  } { { "Datapath.vhd" "ff_1" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Datapath:DP\|Mux3to1:mux_1 " "Info (12128): Elaborating entity \"Mux3to1\" for hierarchy \"Datapath:DP\|Mux3to1:mux_1\"" {  } { { "Datapath.vhd" "mux_1" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[0\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[0\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[1\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[1\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[2\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[2\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[3\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[3\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[4\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[4\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[5\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[5\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[6\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[6\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[7\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[7\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[8\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[8\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[9\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[9\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[10\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[10\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[11\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[11\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Datapath:DP\|Adder:sommatore " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"Datapath:DP\|Adder:sommatore\"" {  } { { "Datapath.vhd" "sommatore" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig Datapath:DP\|reg_sig:ff_3 " "Info (12128): Elaborating entity \"reg_sig\" for hierarchy \"Datapath:DP\|reg_sig:ff_3\"" {  } { { "Datapath.vhd" "ff_3" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounder Datapath:DP\|rounder:rounding " "Info (12128): Elaborating entity \"rounder\" for hierarchy \"Datapath:DP\|rounder:rounding\"" {  } { { "Datapath.vhd" "rounding" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit Datapath:DP\|counter_Nbit:cnt_1 " "Info (12128): Elaborating entity \"counter_Nbit\" for hierarchy \"Datapath:DP\|counter_Nbit:cnt_1\"" {  } { { "Datapath.vhd" "cnt_1" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_neg counter_Nbit.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at counter_Nbit.vhd(16): object \"Q_neg\" assigned a value but never read" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/counter_Nbit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X " "Info (12128): Elaborating entity \"tflipflop\" for hierarchy \"Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\"" {  } { { "counter_Nbit.vhd" "\\GEN_CNT:0:TFF_X" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/counter_Nbit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff " "Info (12128): Elaborating entity \"dflipflop\" for hierarchy \"Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\"" {  } { { "tflipflop.vhd" "ff" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/tflipflop.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_positivi Datapath:DP\|Counter_positivi:cnt_2 " "Info (12128): Elaborating entity \"Counter_positivi\" for hierarchy \"Datapath:DP\|Counter_positivi:cnt_2\"" {  } { { "Datapath.vhd" "cnt_2" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Datapath:DP\|Counter_positivi:cnt_2\|HA:HalfAdder " "Info (12128): Elaborating entity \"HA\" for hierarchy \"Datapath:DP\|Counter_positivi:cnt_2\|HA:HalfAdder\"" {  } { { "Counter_positivi.vhd" "HalfAdder" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Counter_positivi.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_unsigned Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg " "Info (12128): Elaborating entity \"reg_unsigned\" for hierarchy \"Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\"" {  } { { "Counter_positivi.vhd" "reg" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Counter_positivi.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:CU " "Info (12128): Elaborating entity \"FSM\" for hierarchy \"FSM:CU\"" {  } { { "LAB6.vhd" "CU" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM_A " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:MEM_A\"" {  } { { "LAB6.vhd" "MEM_A" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {         } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[0\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[0\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[1\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[1\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[2\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[2\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[3\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[3\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[4\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[4\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[5\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[5\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[6\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[6\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[7\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[7\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[8\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[8\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[9\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[9\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[10\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[10\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[11\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_2\|OUT_DATA\[11\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[0\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[0\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[1\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[1\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[2\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[2\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[3\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[3\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[4\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[4\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[5\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[5\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[6\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[6\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[7\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[7\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[8\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[8\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[9\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[9\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[10\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[10\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[11\] " "Warning (14026): LATCH primitive \"Datapath:DP\|Mux3to1:mux_1\|OUT_DATA\[11\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Mux3to1.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:MEM_A\|MEMORIA " "Info (276007): RAM logic \"Memory:MEM_A\|MEMORIA\" is uninferred due to asynchronous read logic" {  } { { "Memory.vhd" "MEMORIA" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/Memory.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Warning (13410): Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Warning (13410): Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Warning (13410): Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Warning (13410): Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Warning (13410): Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Warning (13410): Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Warning (13410): Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Warning (13410): Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "C:/Users/Angelo/Documents/GitHub/ESD/lab6/compilazione gabri (file corretti)/LAB6.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14886 " "Info (21057): Implemented 14886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info (21058): Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info (21059): Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14855 " "Info (21061): Implemented 14855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Info: Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 17:28:06 2019 " "Info: Processing ended: Sun Apr 28 17:28:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Info: Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Info: Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
