
led.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e59f0020 	ldr	r0, [pc, #32]	; 28 <_start+0x28>
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	eb00002a 	bl	bc <clock_init>
  10:	e59fd014 	ldr	sp, [pc, #20]	; 2c <_start+0x2c>
  14:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  18:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  1c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  20:	eb000002 	bl	30 <led_blink>
  24:	eafffffe 	b	24 <_start+0x24>
  28:	e2700000 	rsbs	r0, r0, #0
  2c:	d0037d80 	andle	r7, r3, r0, lsl #27

00000030 <led_blink>:
  30:	e92d4800 	push	{fp, lr}
  34:	e28db004 	add	fp, sp, #4
  38:	e59f3028 	ldr	r3, [pc, #40]	; 68 <led_blink+0x38>
  3c:	e59f2028 	ldr	r2, [pc, #40]	; 6c <led_blink+0x3c>
  40:	e5832000 	str	r2, [r3]
  44:	e59f3024 	ldr	r3, [pc, #36]	; 70 <led_blink+0x40>
  48:	e3a02000 	mov	r2, #0
  4c:	e5832000 	str	r2, [r3]
  50:	eb000007 	bl	74 <delay>
  54:	e59f3014 	ldr	r3, [pc, #20]	; 70 <led_blink+0x40>
  58:	e3a02038 	mov	r2, #56	; 0x38
  5c:	e5832000 	str	r2, [r3]
  60:	eb000003 	bl	74 <delay>
  64:	eafffff6 	b	44 <led_blink+0x14>
  68:	e0200240 	eor	r0, r0, r0, asr #4
  6c:	11111111 	tstne	r1, r1, lsl r1
  70:	e0200244 	eor	r0, r0, r4, asr #4

00000074 <delay>:
  74:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  78:	e28db000 	add	fp, sp, #0
  7c:	e24dd00c 	sub	sp, sp, #12
  80:	e59f3030 	ldr	r3, [pc, #48]	; b8 <delay+0x44>
  84:	e50b3008 	str	r3, [fp, #-8]
  88:	e51b3008 	ldr	r3, [fp, #-8]
  8c:	e3530000 	cmp	r3, #0
  90:	03a02000 	moveq	r2, #0
  94:	13a02001 	movne	r2, #1
  98:	e20220ff 	and	r2, r2, #255	; 0xff
  9c:	e2433001 	sub	r3, r3, #1
  a0:	e50b3008 	str	r3, [fp, #-8]
  a4:	e3520000 	cmp	r2, #0
  a8:	1afffff6 	bne	88 <delay+0x14>
  ac:	e28bd000 	add	sp, fp, #0
  b0:	e8bd0800 	pop	{fp}
  b4:	e12fff1e 	bx	lr
  b8:	000dbba0 	andeq	fp, sp, r0, lsr #23

000000bc <clock_init>:
  bc:	e59f004c 	ldr	r0, [pc, #76]	; 110 <clock_init+0x54>
  c0:	e3a01000 	mov	r1, #0
  c4:	e5801200 	str	r1, [r0, #512]	; 0x200
  c8:	e59f1044 	ldr	r1, [pc, #68]	; 114 <clock_init+0x58>
  cc:	e5801000 	str	r1, [r0]
  d0:	e5801008 	str	r1, [r0, #8]
  d4:	e5901300 	ldr	r1, [r0, #768]	; 0x300
  d8:	e3e02102 	mvn	r2, #-2147483648	; 0x80000000
  dc:	e1c11002 	bic	r1, r1, r2
  e0:	e59f2030 	ldr	r2, [pc, #48]	; 118 <clock_init+0x5c>
  e4:	e1811002 	orr	r1, r1, r2
  e8:	e5801300 	str	r1, [r0, #768]	; 0x300
  ec:	e59f1028 	ldr	r1, [pc, #40]	; 11c <clock_init+0x60>
  f0:	e5801100 	str	r1, [r0, #256]	; 0x100
  f4:	e59f1024 	ldr	r1, [pc, #36]	; 120 <clock_init+0x64>
  f8:	e5801108 	str	r1, [r0, #264]	; 0x108
  fc:	e5901200 	ldr	r1, [r0, #512]	; 0x200
 100:	e59f201c 	ldr	r2, [pc, #28]	; 124 <clock_init+0x68>
 104:	e1811002 	orr	r1, r1, r2
 108:	e5801200 	str	r1, [r0, #512]	; 0x200
 10c:	e1a0f00e 	mov	pc, lr
 110:	e0100000 	ands	r0, r0, r0
 114:	0000ffff 	strdeq	pc, [r0], -pc
 118:	14131440 	ldrne	r1, [r3], #-1088	; 0x440
 11c:	807d0301 	rsbshi	r0, sp, r1, lsl #6
 120:	829b0c01 	addshi	r0, fp, #256	; 0x100
 124:	10001111 	andne	r1, r0, r1, lsl r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

