    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Motor_1_Timer_1_TimerHW
Motor_1_Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Motor_1_Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Motor_1_Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Motor_1_Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Motor_1_Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Motor_1_Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Motor_1_Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Motor_1_Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Motor_1_Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Motor_1_Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Motor_1_Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Motor_1_Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Motor_1_Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Motor_1_Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Motor_1_Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Motor_1_Control_Reg_1
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Motor_1_Control_Reg_1_Async_ctrl_reg__2__MASK EQU 0x04
Motor_1_Control_Reg_1_Async_ctrl_reg__2__POS EQU 2
Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Motor_1_Control_Reg_1_Async_ctrl_reg__MASK EQU 0x04
Motor_1_Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Motor_1_Control_Reg_1_Async_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Motor_1_Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Motor_1_PWM_10_PWMUDB
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

; Motor_1_PWM_11_PWMUDB
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

; Motor_1_PWM_12_PWMUDB
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Motor_1_PWM_13_PWMUDB
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; Motor_1_PWM_14_PWMUDB
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

; Motor_1_PWM_15_PWMUDB
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

; Motor_1_PWM_16_PWMUDB
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

; Motor_1_PWM_1_PWMUDB
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; Motor_1_PWM_2_PWMUDB
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Motor_1_PWM_3_PWMUDB
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; Motor_1_PWM_4_PWMUDB
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

; Motor_1_PWM_5_PWMUDB
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; Motor_1_PWM_6_PWMUDB
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Motor_1_PWM_7_PWMUDB
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

; Motor_1_PWM_8_PWMUDB
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; Motor_1_PWM_9_PWMUDB
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; Motor_1_Status_Reg_1
Motor_1_Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Motor_1_Status_Reg_1_sts_sts_reg__0__POS EQU 0
Motor_1_Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Motor_1_Status_Reg_1_sts_sts_reg__1__POS EQU 1
Motor_1_Status_Reg_1_sts_sts_reg__MASK EQU 0x03
Motor_1_Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
Motor_1_Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Motor_1_Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Pin_1
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_PRT12_PC2
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__SHIFT EQU 2
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

; Pin_2
Pin_2__0__MASK EQU 0x08
Pin_2__0__PC EQU CYREG_PRT12_PC3
Pin_2__0__PORT EQU 12
Pin_2__0__SHIFT EQU 3
Pin_2__AG EQU CYREG_PRT12_AG
Pin_2__BIE EQU CYREG_PRT12_BIE
Pin_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_2__BYP EQU CYREG_PRT12_BYP
Pin_2__DM0 EQU CYREG_PRT12_DM0
Pin_2__DM1 EQU CYREG_PRT12_DM1
Pin_2__DM2 EQU CYREG_PRT12_DM2
Pin_2__DR EQU CYREG_PRT12_DR
Pin_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_2__MASK EQU 0x08
Pin_2__PORT EQU 12
Pin_2__PRT EQU CYREG_PRT12_PRT
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_2__PS EQU CYREG_PRT12_PS
Pin_2__SHIFT EQU 3
Pin_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_2__SLW EQU CYREG_PRT12_SLW

; Pin_3
Pin_3__0__MASK EQU 0x10
Pin_3__0__PC EQU CYREG_PRT12_PC4
Pin_3__0__PORT EQU 12
Pin_3__0__SHIFT EQU 4
Pin_3__AG EQU CYREG_PRT12_AG
Pin_3__BIE EQU CYREG_PRT12_BIE
Pin_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_3__BYP EQU CYREG_PRT12_BYP
Pin_3__DM0 EQU CYREG_PRT12_DM0
Pin_3__DM1 EQU CYREG_PRT12_DM1
Pin_3__DM2 EQU CYREG_PRT12_DM2
Pin_3__DR EQU CYREG_PRT12_DR
Pin_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_3__MASK EQU 0x10
Pin_3__PORT EQU 12
Pin_3__PRT EQU CYREG_PRT12_PRT
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_3__PS EQU CYREG_PRT12_PS
Pin_3__SHIFT EQU 4
Pin_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_3__SLW EQU CYREG_PRT12_SLW

; Pin_4
Pin_4__0__MASK EQU 0x20
Pin_4__0__PC EQU CYREG_PRT12_PC5
Pin_4__0__PORT EQU 12
Pin_4__0__SHIFT EQU 5
Pin_4__AG EQU CYREG_PRT12_AG
Pin_4__BIE EQU CYREG_PRT12_BIE
Pin_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_4__BYP EQU CYREG_PRT12_BYP
Pin_4__DM0 EQU CYREG_PRT12_DM0
Pin_4__DM1 EQU CYREG_PRT12_DM1
Pin_4__DM2 EQU CYREG_PRT12_DM2
Pin_4__DR EQU CYREG_PRT12_DR
Pin_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_4__MASK EQU 0x20
Pin_4__PORT EQU 12
Pin_4__PRT EQU CYREG_PRT12_PRT
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_4__PS EQU CYREG_PRT12_PS
Pin_4__SHIFT EQU 5
Pin_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_4__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC5LP EQU 3
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5B EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
