# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../channel_design.srcs/sources_1/new/FF.vhd" \
"../../../../channel_design.srcs/sources_1/new/input.vhd" \
"../../../../channel_design.srcs/sources_1/new/output.vhd" \
"../../../../channel_design.srcs/sources_1/new/register_8.vhd" \
"../../../../channel_design.srcs/sources_1/new/channel.vhd" \
"../../../../channel_design.srcs/sim_1/new/tb_channel.vhd" \

# Do not sort compile order
nosort
