Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ultrasonic_sensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ultrasonic_sensor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ultrasonic_sensor"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : ultrasonic_sensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/trigger_pulse_generator.vhd" in Library work.
Architecture behavioral of Entity trigger_pulse_generator is up to date.
Compiling vhdl file "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/pulse_to_distance.vhd" in Library work.
Architecture behavioral of Entity pulse_to_distance is up to date.
Compiling vhdl file "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/double_dabble.vhd" in Library work.
Architecture behavioral of Entity double_dabble is up to date.
Compiling vhdl file "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/ultrasonic_sensor.vhd" in Library work.
Architecture behavioral of Entity ultrasonic_sensor is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ultrasonic_sensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trigger_pulse_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulse_to_distance> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <double_dabble> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ultrasonic_sensor> in library <work> (Architecture <behavioral>).
Entity <ultrasonic_sensor> analyzed. Unit <ultrasonic_sensor> generated.

Analyzing Entity <trigger_pulse_generator> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/trigger_pulse_generator.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <counter_output>
Entity <trigger_pulse_generator> analyzed. Unit <trigger_pulse_generator> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <pulse_to_distance> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/pulse_to_distance.vhd" line 38: Width mismatch. <convertor> has a width of 24 bits but assigned expression is 29-bit wide.
Entity <pulse_to_distance> analyzed. Unit <pulse_to_distance> generated.

Analyzing Entity <double_dabble> in library <work> (Architecture <behavioral>).
Entity <double_dabble> analyzed. Unit <double_dabble> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <double_dabble>.
    Related source file is "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/double_dabble.vhd".
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0000> created at line 28.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0001> created at line 28.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0002> created at line 28.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0003> created at line 28.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0004> created at line 28.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0005> created at line 28.
    Found 4-bit adder for signal <bcd_12_9$add0000> created at line 29.
    Found 4-bit adder for signal <bcd_12_9$add0001> created at line 29.
    Found 4-bit adder for signal <bcd_12_9$add0002> created at line 29.
    Found 4-bit adder for signal <bcd_12_9$add0003> created at line 29.
    Found 4-bit adder for signal <bcd_12_9$add0004> created at line 29.
    Found 4-bit adder for signal <bcd_12_9$add0005> created at line 29.
    Found 4-bit comparator greater for signal <bcd_16$cmp_gt0000> created at line 32.
    Found 4-bit comparator greater for signal <bcd_16$cmp_gt0001> created at line 32.
    Found 4-bit comparator greater for signal <bcd_16$cmp_gt0002> created at line 32.
    Found 4-bit adder for signal <bcd_16_13$add0000> created at line 33.
    Found 4-bit adder for signal <bcd_16_13$add0001> created at line 33.
    Found 4-bit adder for signal <bcd_16_13$add0002> created at line 33.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <double_dabble> synthesized.


Synthesizing Unit <counter>.
    Related source file is "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/counter.vhd".
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <trigger_pulse_generator>.
    Related source file is "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/trigger_pulse_generator.vhd".
    Found 24-bit comparator greater for signal <trigger_o$cmp_gt0000> created at line 29.
    Found 24-bit comparator less for signal <trigger_o$cmp_lt0000> created at line 29.
    Summary:
	inferred   2 Comparator(s).
Unit <trigger_pulse_generator> synthesized.


Synthesizing Unit <pulse_to_distance>.
    Related source file is "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/pulse_to_distance.vhd".
WARNING:Xst:647 - Input <reset_calculator> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <reset_trigger_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 9-bit latch for signal <distance_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24x5-bit multiplier for signal <convertor$mult0000> created at line 38.
    Found 11-bit comparator greatequal for signal <distance_o$cmp_ge0000> created at line 41.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <pulse_to_distance> synthesized.


Synthesizing Unit <ultrasonic_sensor>.
    Related source file is "C:/Users/mojos/OneDrive/Plocha/SKOLA/VUT FEKT/2. rocnik/Letny semester/DE1/Labaky/Digital-electronics-1-alkanan/Labs/project/xbeg_xhud/ultrasonic_sensor.vhd".
WARNING:Xst:1306 - Output <calculated_pulse> is never assigned.
Unit <ultrasonic_sensor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 2
 24-bit up counter                                     : 2
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 12
 11-bit comparator greatequal                          : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 4-bit comparator greater                              : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <counter_component> is unconnected in block <pulse_to_distance_component>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 2
 24-bit up counter                                     : 2
# Latches                                              : 1
 9-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ultrasonic_sensor> ...

Optimizing unit <double_dabble> ...

Optimizing unit <counter> ...

Optimizing unit <trigger_pulse_generator> ...

Optimizing unit <pulse_to_distance> ...
WARNING:Xst:1710 - FF/Latch <count_0> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_1> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_2> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_4> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_5> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_6> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_7> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_8> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_9> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_10> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_11> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_12> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_13> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_14> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_15> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_0> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_1> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_2> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_3> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_4> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_5> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_6> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_7> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_8> (without init value) has a constant value of 0 in block <pulse_to_distance_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_23> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_22> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_21> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_20> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_19> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_18> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_17> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_16> (without init value) has a constant value of 0 in block <counter_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <counter_component> is unconnected in block <pulse_to_distance_component>.
   It will be removed from the design.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ultrasonic_sensor.ngr
Top Level Output File Name         : ultrasonic_sensor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 120
#      AND2                        : 52
#      AND3                        : 3
#      AND4                        : 1
#      AND8                        : 4
#      GND                         : 3
#      INV                         : 31
#      OR2                         : 1
#      OR6                         : 1
#      VCC                         : 1
#      XOR2                        : 23
# FlipFlops/Latches                : 24
#      FDCE                        : 24
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.21 secs
 
--> 

Total memory usage is 194564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    0 (   0 filtered)

