#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x144f88140 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x144f8dec0 .scope module, "wrapper_cu" "wrapper_cu" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x144f87a20 .param/l "CU_IDX" 0 3 8, +C4<00000000000000000000000000000000>;
P_0x144f87a60 .param/l "DATA_ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x144f87aa0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x144f87ae0 .param/l "INST_MSG_WIDTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x144f87b20 .param/l "NUM_THREADS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x144f87b60 .param/l "PC_ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
o0x128010710 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb61d0 .functor BUFZ 1, o0x128010710, C4<0>, C4<0>, C4<0>;
o0x128010740 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6240 .functor BUFZ 1, o0x128010740, C4<0>, C4<0>, C4<0>;
o0x128010770 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb62b0 .functor BUFZ 1, o0x128010770, C4<0>, C4<0>, C4<0>;
o0x1280107a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6320 .functor BUFZ 1, o0x1280107a0, C4<0>, C4<0>, C4<0>;
L_0x144fb63d0 .functor BUFZ 8, v0x144f36140_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb6470 .functor BUFZ 8, v0x144f2bfc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb64e0 .functor BUFZ 8, v0x144f93200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb65b0 .functor BUFZ 8, v0x144f9f240_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb6640 .functor BUFZ 1, v0x144f2a6f0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb6700 .functor BUFZ 1, v0x144f83b70_0, C4<0>, C4<0>, C4<0>;
L_0x144fb6790 .functor BUFZ 1, v0x144f92ea0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb6860 .functor BUFZ 1, v0x144f9f380_0, C4<0>, C4<0>, C4<0>;
L_0x144fb68d0 .functor BUFZ 1, v0x144f83680_0, C4<0>, C4<0>, C4<0>;
L_0x144fb69b0 .functor BUFZ 1, v0x144f6e4d0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb6a20 .functor BUFZ 1, v0x144f92480_0, C4<0>, C4<0>, C4<0>;
L_0x144fb6940 .functor BUFZ 1, v0x144f9f7a0_0, C4<0>, C4<0>, C4<0>;
o0x1280107d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x144fb6b10 .functor BUFZ 16, o0x1280107d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x128010800 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x144fb6c50 .functor BUFZ 16, o0x128010800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x128010830 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x144fb6a90 .functor BUFZ 16, o0x128010830, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x128010860 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x144fb6de0 .functor BUFZ 16, o0x128010860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x128010890 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6bc0 .functor BUFZ 1, o0x128010890, C4<0>, C4<0>, C4<0>;
o0x1280108c0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6f80 .functor BUFZ 1, o0x1280108c0, C4<0>, C4<0>, C4<0>;
o0x1280108f0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6d40 .functor BUFZ 1, o0x1280108f0, C4<0>, C4<0>, C4<0>;
o0x128010920 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7130 .functor BUFZ 1, o0x128010920, C4<0>, C4<0>, C4<0>;
o0x128010b90 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb6ed0 .functor BUFZ 1, o0x128010b90, C4<0>, C4<0>, C4<0>;
o0x128010bc0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb72b0 .functor BUFZ 1, o0x128010bc0, C4<0>, C4<0>, C4<0>;
o0x128010bf0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7070 .functor BUFZ 1, o0x128010bf0, C4<0>, C4<0>, C4<0>;
o0x128010c20 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7440 .functor BUFZ 1, o0x128010c20, C4<0>, C4<0>, C4<0>;
L_0x144fb71e0 .functor BUFZ 8, v0x144f82790_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb75e0 .functor BUFZ 8, v0x144f70930_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb7360 .functor BUFZ 8, v0x144f91e50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb73d0 .functor BUFZ 8, v0x144f9fa90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb74f0 .functor BUFZ 16, v0x144f7cd90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb7560 .functor BUFZ 16, v0x144f70320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb7760 .functor BUFZ 16, v0x144f6dd30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb7650 .functor BUFZ 16, v0x144f9fbb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb76e0 .functor BUFZ 1, v0x144f740e0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb77f0 .functor BUFZ 1, v0x144f6fda0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb7880 .functor BUFZ 1, v0x144f7ddb0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb7a70 .functor BUFZ 1, v0x144f9fd80_0, C4<0>, C4<0>, C4<0>;
o0x128010d10 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7b00 .functor BUFZ 1, o0x128010d10, C4<0>, C4<0>, C4<0>;
o0x128010d40 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7930 .functor BUFZ 1, o0x128010d40, C4<0>, C4<0>, C4<0>;
o0x128010d70 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb79e0 .functor BUFZ 1, o0x128010d70, C4<0>, C4<0>, C4<0>;
o0x128010da0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x144fb7bb0 .functor BUFZ 1, o0x128010da0, C4<0>, C4<0>, C4<0>;
o0x1280100e0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x144fad340_0 .net "active_threads", 2 0, o0x1280100e0;  0 drivers
o0x128008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x144f93a00_0 .net "clk", 0 0, o0x128008100;  0 drivers
v0x144fad3f0_0 .net "compute_state", 3 0, L_0x144fb4690;  1 drivers
v0x144fad4a0_0 .net "cu_complete", 0 0, L_0x144fb4dd0;  1 drivers
o0x12800f840 .functor BUFZ 1, C4<z>; HiZ drive
v0x144fad570_0 .net "cu_enable", 0 0, o0x12800f840;  0 drivers
v0x144fad680_0 .net "fetch_req_addr", 7 0, L_0x144fb5470;  1 drivers
o0x12800f3f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144fad750_0 .net "fetch_req_rdy", 0 0, o0x12800f3f0;  0 drivers
v0x144fad820_0 .net "fetch_req_val", 0 0, L_0x144fb5400;  1 drivers
o0x12800f480 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x144fad8f0_0 .net "fetch_resp_inst", 15 0, o0x12800f480;  0 drivers
v0x144fada00_0 .net "fetch_resp_rdy", 0 0, L_0x144fb54e0;  1 drivers
o0x12800f510 .functor BUFZ 1, C4<z>; HiZ drive
v0x144fadad0_0 .net "fetch_resp_val", 0 0, o0x12800f510;  0 drivers
v0x144fadb60 .array "read_req_addr", 0 3;
v0x144fadb60_0 .net v0x144fadb60 0, 7 0, L_0x144fb63d0; 1 drivers
v0x144fadb60_1 .net v0x144fadb60 1, 7 0, L_0x144fb6470; 1 drivers
v0x144fadb60_2 .net v0x144fadb60 2, 7 0, L_0x144fb64e0; 1 drivers
v0x144fadb60_3 .net v0x144fadb60 3, 7 0, L_0x144fb65b0; 1 drivers
v0x144fadbf0 .array "read_req_addr_val", 0 3;
v0x144fadbf0_0 .net v0x144fadbf0 0, 0 0, L_0x144fb6640; 1 drivers
v0x144fadbf0_1 .net v0x144fadbf0 1, 0 0, L_0x144fb6700; 1 drivers
v0x144fadbf0_2 .net v0x144fadbf0 2, 0 0, L_0x144fb6790; 1 drivers
v0x144fadbf0_3 .net v0x144fadbf0 3, 0 0, L_0x144fb6860; 1 drivers
v0x144fadc80 .array "read_req_rdy", 0 3;
v0x144fadc80_0 .net v0x144fadc80 0, 0 0, o0x128010710; 0 drivers
v0x144fadc80_1 .net v0x144fadc80 1, 0 0, o0x128010740; 0 drivers
v0x144fadc80_2 .net v0x144fadc80 2, 0 0, o0x128010770; 0 drivers
v0x144fadc80_3 .net v0x144fadc80 3, 0 0, o0x1280107a0; 0 drivers
v0x144fadd10 .array "read_resp_data", 0 3;
v0x144fadd10_0 .net v0x144fadd10 0, 15 0, o0x1280107d0; 0 drivers
v0x144fadd10_1 .net v0x144fadd10 1, 15 0, o0x128010800; 0 drivers
v0x144fadd10_2 .net v0x144fadd10 2, 15 0, o0x128010830; 0 drivers
v0x144fadd10_3 .net v0x144fadd10 3, 15 0, o0x128010860; 0 drivers
v0x144faddb0 .array "read_resp_data_val", 0 3;
v0x144faddb0_0 .net v0x144faddb0 0, 0 0, o0x128010890; 0 drivers
v0x144faddb0_1 .net v0x144faddb0 1, 0 0, o0x1280108c0; 0 drivers
v0x144faddb0_2 .net v0x144faddb0 2, 0 0, o0x1280108f0; 0 drivers
v0x144faddb0_3 .net v0x144faddb0 3, 0 0, o0x128010920; 0 drivers
v0x144fadea0 .array "read_resp_rdy", 0 3;
v0x144fadea0_0 .net v0x144fadea0 0, 0 0, L_0x144fb68d0; 1 drivers
v0x144fadea0_1 .net v0x144fadea0 1, 0 0, L_0x144fb69b0; 1 drivers
v0x144fadea0_2 .net v0x144fadea0 2, 0 0, L_0x144fb6a20; 1 drivers
v0x144fadea0_3 .net v0x144fadea0 3, 0 0, L_0x144fb6940; 1 drivers
o0x128008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x144fae090_0 .net "reset", 0 0, o0x128008280;  0 drivers
v0x144fae120 .array "write_req_addr", 0 3;
v0x144fae120_0 .net v0x144fae120 0, 7 0, L_0x144fb71e0; 1 drivers
v0x144fae120_1 .net v0x144fae120 1, 7 0, L_0x144fb75e0; 1 drivers
v0x144fae120_2 .net v0x144fae120 2, 7 0, L_0x144fb7360; 1 drivers
v0x144fae120_3 .net v0x144fae120 3, 7 0, L_0x144fb73d0; 1 drivers
v0x144fae220 .array "write_req_data", 0 3;
v0x144fae220_0 .net v0x144fae220 0, 15 0, L_0x144fb74f0; 1 drivers
v0x144fae220_1 .net v0x144fae220 1, 15 0, L_0x144fb7560; 1 drivers
v0x144fae220_2 .net v0x144fae220 2, 15 0, L_0x144fb7760; 1 drivers
v0x144fae220_3 .net v0x144fae220 3, 15 0, L_0x144fb7650; 1 drivers
v0x144fae320 .array "write_req_rdy", 0 3;
v0x144fae320_0 .net v0x144fae320 0, 0 0, o0x128010b90; 0 drivers
v0x144fae320_1 .net v0x144fae320 1, 0 0, o0x128010bc0; 0 drivers
v0x144fae320_2 .net v0x144fae320 2, 0 0, o0x128010bf0; 0 drivers
v0x144fae320_3 .net v0x144fae320 3, 0 0, o0x128010c20; 0 drivers
v0x144fae410 .array "write_req_val", 0 3;
v0x144fae410_0 .net v0x144fae410 0, 0 0, L_0x144fb76e0; 1 drivers
v0x144fae410_1 .net v0x144fae410 1, 0 0, L_0x144fb77f0; 1 drivers
v0x144fae410_2 .net v0x144fae410 2, 0 0, L_0x144fb7880; 1 drivers
v0x144fae410_3 .net v0x144fae410 3, 0 0, L_0x144fb7a70; 1 drivers
v0x144fae500 .array "write_resp_val", 0 3;
v0x144fae500_0 .net v0x144fae500 0, 0 0, o0x128010d10; 0 drivers
v0x144fae500_1 .net v0x144fae500 1, 0 0, o0x128010d40; 0 drivers
v0x144fae500_2 .net v0x144fae500 2, 0 0, o0x128010d70; 0 drivers
v0x144fae500_3 .net v0x144fae500 3, 0 0, o0x128010da0; 0 drivers
S_0x144f91060 .scope module, "inst_cu" "cu" 3 58, 4 15 0, S_0x144f8dec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x144f86440 .param/l "CU_IDX" 0 4 21, +C4<00000000000000000000000000000000>;
P_0x144f86480 .param/l "DATA_ADDR_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x144f864c0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
P_0x144f86500 .param/l "INST_MSG_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x144f86540 .param/l "NUM_THREADS" 0 4 16, +C4<00000000000000000000000000000100>;
P_0x144f86580 .param/l "PC_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000001000>;
L_0x144fb4690 .functor BUFZ 4, v0x144fa8b50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144f64ce0 .functor OR 1, v0x144fa5850_0, v0x144fa5b90_0, C4<0>, C4<0>;
L_0x144f64d70 .functor OR 1, L_0x144f64ce0, v0x144fa51d0_0, C4<0>, C4<0>;
L_0x144fb49c0 .functor OR 1, L_0x144f64d70, v0x144fa5370_0, C4<0>, C4<0>;
L_0x144fb4a70 .functor OR 1, v0x144fa5850_0, v0x144fa51d0_0, C4<0>, C4<0>;
L_0x144fa5150 .functor OR 1, L_0x144fb4a70, v0x144fa5510_0, C4<0>, C4<0>;
L_0x144fb5190 .functor BUFZ 2, v0x144f4ee20_0, C4<00>, C4<00>, C4<00>;
L_0x144fb5240 .functor BUFZ 2, v0x144f23920_0, C4<00>, C4<00>, C4<00>;
L_0x144fb52b0 .functor BUFZ 2, v0x144f91790_0, C4<00>, C4<00>, C4<00>;
L_0x144fb5370 .functor BUFZ 2, v0x144f9ef80_0, C4<00>, C4<00>, C4<00>;
v0x144faa200_0 .net *"_ivl_3", 0 0, L_0x144f64ce0;  1 drivers
v0x144faa2b0_0 .net *"_ivl_5", 0 0, L_0x144f64d70;  1 drivers
v0x144fa8430_0 .net *"_ivl_9", 0 0, L_0x144fb4a70;  1 drivers
v0x144faa350_0 .net "active_threads", 2 0, o0x1280100e0;  alias, 0 drivers
v0x144faa3e0_0 .net "alu_func", 3 0, L_0x144fb59e0;  1 drivers
v0x144faa4c0 .array "alu_out_data", 0 3;
v0x144faa4c0_0 .net v0x144faa4c0 0, 15 0, L_0x144faf5a0; 1 drivers
v0x144faa4c0_1 .net v0x144faa4c0 1, 15 0, L_0x144fb0b90; 1 drivers
v0x144faa4c0_2 .net v0x144faa4c0 2, 15 0, L_0x144fb2360; 1 drivers
v0x144faa4c0_3 .net v0x144faa4c0 3, 15 0, L_0x144fb3af0; 1 drivers
v0x144faa560_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144faa5f0 .array "cmp_eq", 0 3;
v0x144faa5f0_0 .net v0x144faa5f0 0, 0 0, L_0x144faf690; 1 drivers
v0x144faa5f0_1 .net v0x144faa5f0 1, 0 0, L_0x144fb0e40; 1 drivers
v0x144faa5f0_2 .net v0x144faa5f0 2, 0 0, L_0x144fb2610; 1 drivers
v0x144faa5f0_3 .net v0x144faa5f0 3, 0 0, L_0x144fb3e20; 1 drivers
v0x144faa7a0 .array "cmp_lt", 0 3;
v0x144faa7a0_0 .net v0x144faa7a0 0, 0 0, L_0x144faf700; 1 drivers
v0x144faa7a0_1 .net v0x144faa7a0 1, 0 0, L_0x144fb0eb0; 1 drivers
v0x144faa7a0_2 .net v0x144faa7a0 2, 0 0, L_0x144fb2680; 1 drivers
v0x144faa7a0_3 .net v0x144faa7a0 3, 0 0, L_0x144fb3e90; 1 drivers
v0x144faa970_0 .net "compute_state", 3 0, L_0x144fb4690;  alias, 1 drivers
v0x144faaa00_0 .net "cu_complete", 0 0, L_0x144fb4dd0;  alias, 1 drivers
v0x144faaa90_0 .net "cu_enable", 0 0, o0x12800f840;  alias, 0 drivers
v0x144faab20_0 .net "cu_state", 3 0, v0x144fa8b50_0;  1 drivers
v0x144faabb0 .array "curr_pc", 0 3;
v0x144faabb0_0 .net v0x144faabb0 0, 7 0, L_0x144fb4c70; 1 drivers
o0x12800a980 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x144faabb0_1 .net v0x144faabb0 1, 7 0, o0x12800a980; 0 drivers
o0x12800c3f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x144faabb0_2 .net v0x144faabb0 2, 7 0, o0x12800c3f0; 0 drivers
o0x12800de60 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x144faabb0_3 .net v0x144faabb0 3, 7 0, o0x12800de60; 0 drivers
v0x144faac40_0 .net "fetch_instr", 15 0, v0x144fa7290_0;  1 drivers
v0x144faad10_0 .net "fetch_req_addr", 7 0, L_0x144fb5470;  alias, 1 drivers
v0x144faada0_0 .net "fetch_req_rdy", 0 0, o0x12800f3f0;  alias, 0 drivers
v0x144faaf50_0 .net "fetch_req_val", 0 0, L_0x144fb5400;  alias, 1 drivers
v0x144faafe0_0 .net "fetch_resp_inst", 15 0, o0x12800f480;  alias, 0 drivers
v0x144fab070_0 .net "fetch_resp_rdy", 0 0, L_0x144fb54e0;  alias, 1 drivers
v0x144fab100_0 .net "fetch_resp_val", 0 0, o0x12800f510;  alias, 0 drivers
v0x144fab190_0 .net "fetch_state", 1 0, L_0x144fb5620;  1 drivers
v0x144fab260_0 .net "imm", 7 0, L_0x144fb5920;  1 drivers
v0x144fab2f0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  1 drivers
v0x144fab380_0 .net "is_branch", 0 0, v0x144fa5370_0;  1 drivers
v0x144fab450_0 .net "is_const", 0 0, v0x144fa5510_0;  1 drivers
v0x144fab4e0_0 .net "is_jr", 0 0, L_0x144fb5fd0;  1 drivers
v0x144fab5b0_0 .net "is_load", 0 0, v0x144fa5850_0;  1 drivers
v0x144fab640_0 .net "is_nop", 0 0, L_0x144fb5f60;  1 drivers
v0x144fab710_0 .net "is_store", 0 0, v0x144fa5b90_0;  1 drivers
v0x144fab7a0 .array "lsu_load_data", 0 3;
v0x144fab7a0_0 .net v0x144fab7a0 0, 15 0, L_0x144faf910; 1 drivers
v0x144fab7a0_1 .net v0x144fab7a0 1, 15 0, L_0x144fb10c0; 1 drivers
v0x144fab7a0_2 .net v0x144fab7a0 2, 15 0, L_0x144fb2890; 1 drivers
v0x144fab7a0_3 .net v0x144fab7a0 3, 15 0, L_0x144fb40a0; 1 drivers
v0x144fab930 .array "lsu_state", 0 3;
v0x144fab930_0 .net v0x144fab930 0, 1 0, v0x144f4ee20_0; 1 drivers
v0x144fab930_1 .net v0x144fab930 1, 1 0, v0x144f23920_0; 1 drivers
v0x144fab930_2 .net v0x144fab930 2, 1 0, v0x144f91790_0; 1 drivers
v0x144fab930_3 .net v0x144fab930 3, 1 0, v0x144f9ef80_0; 1 drivers
v0x144fab9c0_0 .net "mem_ren", 0 0, L_0x144fb50a0;  1 drivers
v0x144faae30_0 .net "mem_wen", 0 0, L_0x144fb4ff0;  1 drivers
v0x144fabc50 .array "next_pc", 0 3;
v0x144fabc50_0 .net v0x144fabc50 0, 7 0, L_0x144fafe50; 1 drivers
v0x144fabc50_1 .net v0x144fabc50 1, 7 0, L_0x144fb1660; 1 drivers
v0x144fabc50_2 .net v0x144fabc50 2, 7 0, L_0x144fb2db0; 1 drivers
v0x144fabc50_3 .net v0x144fabc50 3, 7 0, L_0x144fb45e0; 1 drivers
v0x144fabd20_0 .net "opcode", 3 0, L_0x144fb60b0;  1 drivers
v0x144fabdb0_0 .net "rd", 3 0, L_0x144fb56e0;  1 drivers
v0x144fabe40 .array "read_req_addr", 0 3;
v0x144fabe40_0 .net v0x144fabe40 0, 7 0, v0x144f36140_0; 1 drivers
v0x144fabe40_1 .net v0x144fabe40 1, 7 0, v0x144f2bfc0_0; 1 drivers
v0x144fabe40_2 .net v0x144fabe40 2, 7 0, v0x144f93200_0; 1 drivers
v0x144fabe40_3 .net v0x144fabe40 3, 7 0, v0x144f9f240_0; 1 drivers
v0x144fabf70 .array "read_req_addr_val", 0 3;
v0x144fabf70_0 .net v0x144fabf70 0, 0 0, v0x144f2a6f0_0; 1 drivers
v0x144fabf70_1 .net v0x144fabf70 1, 0 0, v0x144f83b70_0; 1 drivers
v0x144fabf70_2 .net v0x144fabf70 2, 0 0, v0x144f92ea0_0; 1 drivers
v0x144fabf70_3 .net v0x144fabf70 3, 0 0, v0x144f9f380_0; 1 drivers
v0x144fac0a0 .array "read_req_rdy", 0 3;
v0x144fac0a0_0 .net v0x144fac0a0 0, 0 0, L_0x144fb61d0; 1 drivers
v0x144fac0a0_1 .net v0x144fac0a0 1, 0 0, L_0x144fb6240; 1 drivers
v0x144fac0a0_2 .net v0x144fac0a0 2, 0 0, L_0x144fb62b0; 1 drivers
v0x144fac0a0_3 .net v0x144fac0a0 3, 0 0, L_0x144fb6320; 1 drivers
v0x144fac1d0 .array "read_resp_data", 0 3;
v0x144fac1d0_0 .net v0x144fac1d0 0, 15 0, L_0x144fb6b10; 1 drivers
v0x144fac1d0_1 .net v0x144fac1d0 1, 15 0, L_0x144fb6c50; 1 drivers
v0x144fac1d0_2 .net v0x144fac1d0 2, 15 0, L_0x144fb6a90; 1 drivers
v0x144fac1d0_3 .net v0x144fac1d0 3, 15 0, L_0x144fb6de0; 1 drivers
v0x144fac300 .array "read_resp_data_val", 0 3;
v0x144fac300_0 .net v0x144fac300 0, 0 0, L_0x144fb6bc0; 1 drivers
v0x144fac300_1 .net v0x144fac300 1, 0 0, L_0x144fb6f80; 1 drivers
v0x144fac300_2 .net v0x144fac300 2, 0 0, L_0x144fb6d40; 1 drivers
v0x144fac300_3 .net v0x144fac300 3, 0 0, L_0x144fb7130; 1 drivers
v0x144fac3d0 .array "read_resp_rdy", 0 3;
v0x144fac3d0_0 .net v0x144fac3d0 0, 0 0, v0x144f83680_0; 1 drivers
v0x144fac3d0_1 .net v0x144fac3d0 1, 0 0, v0x144f6e4d0_0; 1 drivers
v0x144fac3d0_2 .net v0x144fac3d0 2, 0 0, v0x144f92480_0; 1 drivers
v0x144fac3d0_3 .net v0x144fac3d0 3, 0 0, v0x144f9f7a0_0; 1 drivers
v0x144fac500_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144fac590_0 .net "rf_read_en", 0 0, L_0x144fb49c0;  1 drivers
v0x144fac6a0_0 .net "rf_ren", 0 0, L_0x144fb4f10;  1 drivers
v0x144fac750_0 .net "rf_wen", 0 0, L_0x144fb4e60;  1 drivers
v0x144fac7e0_0 .net "rf_write_en", 0 0, L_0x144fa5150;  1 drivers
v0x144fac8f0_0 .net "rimm", 3 0, L_0x144fb5890;  1 drivers
v0x144fac980 .array "rimm_data", 0 3;
v0x144fac980_0 .net v0x144fac980 0, 15 0, L_0x144fae920; 1 drivers
v0x144fac980_1 .net v0x144fac980 1, 15 0, L_0x144fb0100; 1 drivers
v0x144fac980_2 .net v0x144fac980 2, 15 0, L_0x144fb18d0; 1 drivers
v0x144fac980_3 .net v0x144fac980 3, 15 0, L_0x144fb3060; 1 drivers
v0x144facad0_0 .net "rs1", 3 0, L_0x144fb5750;  1 drivers
v0x144facb60 .array "rs1_data", 0 3;
v0x144facb60_0 .net v0x144facb60 0, 15 0, L_0x144fad980; 1 drivers
v0x144facb60_1 .net v0x144facb60 1, 15 0, L_0x144faff20; 1 drivers
v0x144facb60_2 .net v0x144facb60 2, 15 0, L_0x144fb16d0; 1 drivers
v0x144facb60_3 .net v0x144facb60 3, 15 0, L_0x144fb2e60; 1 drivers
v0x144facbf0_0 .net "rs2", 3 0, L_0x144fb57e0;  1 drivers
v0x144facc80 .array "rs2_data", 0 3;
v0x144facc80_0 .net v0x144facc80 0, 15 0, L_0x144f8da10; 1 drivers
v0x144facc80_1 .net v0x144facc80 1, 15 0, L_0x144fb0010; 1 drivers
v0x144facc80_2 .net v0x144facc80 2, 15 0, L_0x144fb17e0; 1 drivers
v0x144facc80_3 .net v0x144facc80 3, 15 0, L_0x144fb2f70; 1 drivers
v0x144facd10 .array "write_req_addr", 0 3;
v0x144facd10_0 .net v0x144facd10 0, 7 0, v0x144f82790_0; 1 drivers
v0x144facd10_1 .net v0x144facd10 1, 7 0, v0x144f70930_0; 1 drivers
v0x144facd10_2 .net v0x144facd10 2, 7 0, v0x144f91e50_0; 1 drivers
v0x144facd10_3 .net v0x144facd10 3, 7 0, v0x144f9fa90_0; 1 drivers
v0x144face00 .array "write_req_data", 0 3;
v0x144face00_0 .net v0x144face00 0, 15 0, v0x144f7cd90_0; 1 drivers
v0x144face00_1 .net v0x144face00 1, 15 0, v0x144f70320_0; 1 drivers
v0x144face00_2 .net v0x144face00 2, 15 0, v0x144f6dd30_0; 1 drivers
v0x144face00_3 .net v0x144face00 3, 15 0, v0x144f9fbb0_0; 1 drivers
v0x144facf30 .array "write_req_rdy", 0 3;
v0x144facf30_0 .net v0x144facf30 0, 0 0, L_0x144fb6ed0; 1 drivers
v0x144facf30_1 .net v0x144facf30 1, 0 0, L_0x144fb72b0; 1 drivers
v0x144facf30_2 .net v0x144facf30 2, 0 0, L_0x144fb7070; 1 drivers
v0x144facf30_3 .net v0x144facf30 3, 0 0, L_0x144fb7440; 1 drivers
v0x144fad060 .array "write_req_val", 0 3;
v0x144fad060_0 .net v0x144fad060 0, 0 0, v0x144f740e0_0; 1 drivers
v0x144fad060_1 .net v0x144fad060 1, 0 0, v0x144f6fda0_0; 1 drivers
v0x144fad060_2 .net v0x144fad060 2, 0 0, v0x144f7ddb0_0; 1 drivers
v0x144fad060_3 .net v0x144fad060 3, 0 0, v0x144f9fd80_0; 1 drivers
v0x144fad150 .array "write_resp_val", 0 3;
v0x144fad150_0 .net v0x144fad150 0, 0 0, L_0x144fb7b00; 1 drivers
v0x144fad150_1 .net v0x144fad150 1, 0 0, L_0x144fb7930; 1 drivers
v0x144fad150_2 .net v0x144fad150 2, 0 0, L_0x144fb79e0; 1 drivers
v0x144fad150_3 .net v0x144fad150 3, 0 0, L_0x144fb7bb0; 1 drivers
S_0x144f90d20 .scope generate, "genblk1[0]" "genblk1[0]" 4 203, 4 203 0, S_0x144f91060;
 .timescale -9 -12;
P_0x144f86b10 .param/l "i" 1 4 203, +C4<00>;
S_0x144f78fd0 .scope module, "inst_alu" "alu" 4 235, 5 13 0, S_0x144f90d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x144f9b280 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x144f9b2c0 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x144f9b300 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x144f9b340 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x144f9b380 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x144f9b3c0 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x144f9b400 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x144f9b440 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x144f9b480 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x144faf5a0 .functor BUFZ 16, v0x144f36d10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144faf690 .functor BUFZ 1, v0x144f45730_0, C4<0>, C4<0>, C4<0>;
L_0x144faf700 .functor BUFZ 1, v0x144f2b680_0, C4<0>, C4<0>, C4<0>;
L_0x144faf770 .functor BUFZ 1, v0x144f2b710_0, C4<0>, C4<0>, C4<0>;
v0x144f90550_0 .net "a", 15 0, L_0x144fad980;  alias, 1 drivers
L_0x1280400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f2eef0_0 .net "alu_en", 0 0, L_0x1280400a0;  1 drivers
v0x144f36c80_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f36d10_0 .var "alu_reg_out", 15 0;
v0x144f2bc40_0 .net "b", 15 0, L_0x144f8da10;  alias, 1 drivers
v0x144f78db0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f78e40_0 .net "cmp_eq", 0 0, L_0x144faf690;  alias, 1 drivers
v0x144f5f230_0 .net "cmp_lt", 0 0, L_0x144faf700;  alias, 1 drivers
v0x144f5f2c0_0 .net "cmp_lte", 0 0, L_0x144faf770;  1 drivers
v0x144f45730_0 .var "cmp_reg_eq", 0 0;
v0x144f2b680_0 .var "cmp_reg_lt", 0 0;
v0x144f2b710_0 .var "cmp_reg_lte", 0 0;
v0x144f2b390_0 .net "out", 15 0, L_0x144faf5a0;  alias, 1 drivers
v0x144f2b420_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
E_0x144f81330 .event posedge, v0x144f78db0_0;
S_0x144f785d0 .scope module, "inst_lsu" "lsu" 4 250, 6 23 0, S_0x144f90d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x144f9b4c0 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x144f9b500 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x144f9b540 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x144f9b580 .param/l "DONE" 1 6 71, C4<0111>;
P_0x144f9b5c0 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x144f9b600 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x144f9b640 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x144f9b680 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x144f9b6c0 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x144f9b700 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x144f9b740 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x144f9b780 .param/l "REQ" 1 6 67, C4<0011>;
P_0x144f9b7c0 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x144f9b800 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x144faf910 .functor BUFZ 16, v0x144f5e6b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f69950_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f689c0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f68a50_0 .net "lsu_data_out", 15 0, L_0x144faf910;  alias, 1 drivers
v0x144f5e6b0_0 .var "lsu_data_out_reg", 15 0;
L_0x1280400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f5e760_0 .net "lsu_en", 0 0, L_0x1280400e8;  1 drivers
v0x144f4fd50_0 .net "lsu_state", 1 0, v0x144f4ee20_0;  alias, 1 drivers
v0x144f4ee20_0 .var "lsu_state_reg", 1 0;
v0x144f4eeb0_0 .net "mem_ren", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f44b20_0 .net "mem_wen", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144f360b0_0 .net "read_req_addr", 7 0, v0x144f36140_0;  alias, 1 drivers
v0x144f36140_0 .var "read_req_addr_reg", 7 0;
v0x144f2a660_0 .net "read_req_addr_val", 0 0, v0x144f2a6f0_0;  alias, 1 drivers
v0x144f2a6f0_0 .var "read_req_addr_val_reg", 0 0;
v0x144f2f870_0 .net "read_req_rdy", 0 0, L_0x144fb61d0;  alias, 1 drivers
v0x144f2f900_0 .net "read_resp_data", 15 0, L_0x144fb6b10;  alias, 1 drivers
v0x144f2a350_0 .net "read_resp_data_val", 0 0, L_0x144fb6bc0;  alias, 1 drivers
v0x144f2a3e0_0 .net "read_resp_rdy", 0 0, v0x144f83680_0;  alias, 1 drivers
v0x144f83680_0 .var "read_resp_rdy_reg", 0 0;
v0x144f83710_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144f44bb0_0 .net "rs1", 15 0, L_0x144fad980;  alias, 1 drivers
v0x144f829b0_0 .net "rs2", 15 0, L_0x144f8da10;  alias, 1 drivers
v0x144f82a40_0 .net "write_req_addr", 7 0, v0x144f82790_0;  alias, 1 drivers
v0x144f82790_0 .var "write_req_addr_reg", 7 0;
v0x144f82820_0 .net "write_req_data", 15 0, v0x144f7cd90_0;  alias, 1 drivers
v0x144f7cd90_0 .var "write_req_data_reg", 15 0;
v0x144f7ce20_0 .net "write_req_rdy", 0 0, L_0x144fb6ed0;  alias, 1 drivers
v0x144f74050_0 .net "write_req_val", 0 0, v0x144f740e0_0;  alias, 1 drivers
v0x144f740e0_0 .var "write_req_val_reg", 0 0;
v0x144f73a30_0 .net "write_resp_val", 0 0, L_0x144fb7b00;  alias, 1 drivers
S_0x144f73410 .scope module, "inst_pc" "pc" 4 278, 7 15 0, S_0x144f90d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x144f9ba40 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x144f9ba80 .param/l "BGT" 1 7 46, C4<0111>;
P_0x144f9bac0 .param/l "BLT" 1 7 45, C4<0110>;
P_0x144f9bb00 .param/l "BNE" 1 7 43, C4<0100>;
P_0x144f9bb40 .param/l "CMP" 1 7 49, C4<1000>;
P_0x144f9bb80 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x144f9bbc0 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x144f9bc00 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x144fafe50 .functor BUFZ 8, v0x144f795c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x144f71b90_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f71c20_0 .net "alu_out", 15 0, L_0x144faf5a0;  alias, 1 drivers
v0x144f71570_0 .net "br_imm", 15 0, L_0x144fae920;  alias, 1 drivers
v0x144f71600_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f6d620_0 .net "cmp_eq", 0 0, L_0x144faf690;  alias, 1 drivers
v0x144f6d6b0_0 .net "cmp_lt", 0 0, L_0x144faf700;  alias, 1 drivers
v0x144f7d090_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f7d120_0 .net "curr_pc", 7 0, L_0x144fb4c70;  alias, 1 drivers
v0x144f79530_0 .net "next_pc", 7 0, L_0x144fafe50;  alias, 1 drivers
v0x144f795c0_0 .var "next_pc_reg", 7 0;
v0x144f5f450_0 .net "opcode", 3 0, L_0x144fb60b0;  alias, 1 drivers
L_0x128040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f5f4e0_0 .net "pc_en", 0 0, L_0x128040130;  1 drivers
v0x144f5ea50_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f69d20 .scope module, "inst_rf" "xblock_rf" 4 209, 8 18 0, S_0x144f90d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x144f9bc40 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x144f9bc80 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x144f9bcc0 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x144f9bd00 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x144f9bd40 .param/l "DONE" 1 8 79, C4<0111>;
P_0x144f9bd80 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x144f9bdc0 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x144f9be00 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x144f9be40 .param/l "REQ" 1 8 75, C4<0011>;
P_0x144f9be80 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000000>;
P_0x144f9bec0 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x144f9bf00 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x144fad980 .functor BUFZ 16, v0x144f409e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144f8da10 .functor BUFZ 16, v0x144f403c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fae920 .functor BUFZ 16, v0x144f49720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_0 .array/port v0x144f50010, 0;
L_0x144fae990 .functor BUFZ 16, v0x144f50010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_1 .array/port v0x144f50010, 1;
L_0x144faea00 .functor BUFZ 16, v0x144f50010_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_2 .array/port v0x144f50010, 2;
L_0x144faeae0 .functor BUFZ 16, v0x144f50010_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_3 .array/port v0x144f50010, 3;
L_0x144faeb70 .functor BUFZ 16, v0x144f50010_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_4 .array/port v0x144f50010, 4;
L_0x144faec60 .functor BUFZ 16, v0x144f50010_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_5 .array/port v0x144f50010, 5;
L_0x144faecf0 .functor BUFZ 16, v0x144f50010_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_6 .array/port v0x144f50010, 6;
L_0x144faedf0 .functor BUFZ 16, v0x144f50010_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_7 .array/port v0x144f50010, 7;
L_0x144faee80 .functor BUFZ 16, v0x144f50010_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_8 .array/port v0x144f50010, 8;
L_0x144faef70 .functor BUFZ 16, v0x144f50010_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_9 .array/port v0x144f50010, 9;
L_0x144faf000 .functor BUFZ 16, v0x144f50010_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_10 .array/port v0x144f50010, 10;
L_0x144faf100 .functor BUFZ 16, v0x144f50010_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_11 .array/port v0x144f50010, 11;
L_0x144faf190 .functor BUFZ 16, v0x144f50010_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_12 .array/port v0x144f50010, 12;
L_0x144faf090 .functor BUFZ 16, v0x144f50010_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_13 .array/port v0x144f50010, 13;
L_0x144faf2c0 .functor BUFZ 16, v0x144f50010_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_14 .array/port v0x144f50010, 14;
L_0x144faf400 .functor BUFZ 16, v0x144f50010_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f50010_15 .array/port v0x144f50010, 15;
L_0x144faf490 .functor BUFZ 16, v0x144f50010_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f68cc0_0 .net "alu_out_data", 15 0, L_0x144faf5a0;  alias, 1 drivers
v0x144f63250_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
L_0x128040058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f632e0_0 .net "cu_id", 15 0, L_0x128040058;  1 drivers
v0x144f5a4d0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f5a5a0_0 .net "decoded_imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144f59ef0_0 .net "decoded_rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144f59f80_0 .net "decoded_rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144f59890_0 .net "decoded_rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144f59920_0 .net "decoded_rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144f592f0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144f58c50_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144f58ce0_0 .net "is_read", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f58630_0 .net "lsu_load_data", 15 0, L_0x144faf910;  alias, 1 drivers
v0x144f586c0_0 .net "reg0", 15 0, L_0x144fae990;  1 drivers
v0x144f58010_0 .net "reg1", 15 0, L_0x144faea00;  1 drivers
v0x144f580a0_0 .net "reg10", 15 0, L_0x144faf100;  1 drivers
v0x144f579f0_0 .net "reg11", 15 0, L_0x144faf190;  1 drivers
v0x144f57a80_0 .net "reg12", 15 0, L_0x144faf090;  1 drivers
v0x144f63510_0 .net "reg13", 15 0, L_0x144faf2c0;  1 drivers
v0x144f635a0_0 .net "reg14", 15 0, L_0x144faf400;  1 drivers
v0x144f5f9b0_0 .net "reg15", 15 0, L_0x144faf490;  1 drivers
v0x144f5fa40_0 .net "reg2", 15 0, L_0x144faeae0;  1 drivers
v0x144f458d0_0 .net "reg3", 15 0, L_0x144faeb70;  1 drivers
v0x144f45960_0 .net "reg4", 15 0, L_0x144faec60;  1 drivers
v0x144f44ed0_0 .net "reg5", 15 0, L_0x144faecf0;  1 drivers
v0x144f44f60_0 .net "reg6", 15 0, L_0x144faedf0;  1 drivers
v0x144f501a0_0 .net "reg7", 15 0, L_0x144faee80;  1 drivers
v0x144f50230_0 .net "reg8", 15 0, L_0x144faef70;  1 drivers
v0x144f4ff80_0 .net "reg9", 15 0, L_0x144faf000;  1 drivers
v0x144f50010 .array "registers", 0 15, 15 0;
v0x144f4f2b0_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
o0x1280097e0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x144f4f340_0 .net "rf_addr", 3 0, o0x1280097e0;  0 drivers
o0x128009810 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x144f4f090_0 .net "rf_data", 15 0, o0x128009810;  0 drivers
L_0x128040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f4f120_0 .net "rf_enable", 0 0, L_0x128040010;  1 drivers
v0x144f53aa0_0 .net "rf_ren", 0 0, L_0x144fb49c0;  alias, 1 drivers
v0x144f53b30_0 .net "rf_wen", 0 0, L_0x144fa5150;  alias, 1 drivers
v0x144f49690_0 .net "rimm_data", 15 0, L_0x144fae920;  alias, 1 drivers
v0x144f49720_0 .var "rimm_data_reg", 15 0;
v0x144f40950_0 .net "rs1_data", 15 0, L_0x144fad980;  alias, 1 drivers
v0x144f409e0_0 .var "rs1_data_reg", 15 0;
v0x144f40330_0 .net "rs2_data", 15 0, L_0x144f8da10;  alias, 1 drivers
v0x144f403c0_0 .var "rs2_data_reg", 15 0;
S_0x144f3f6f0 .scope generate, "genblk1[1]" "genblk1[1]" 4 203, 4 203 0, S_0x144f91060;
 .timescale -9 -12;
P_0x144f68c10 .param/l "i" 1 4 203, +C4<01>;
S_0x144f3f0d0 .scope module, "inst_alu" "alu" 4 235, 5 13 0, S_0x144f3f6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x144f9c350 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x144f9c390 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x144f9c3d0 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x144f9c410 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x144f9c450 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x144f9c490 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x144f9c4d0 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x144f9c510 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x144f9c550 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x144fb0b90 .functor BUFZ 16, v0x144f49a60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb0e40 .functor BUFZ 1, v0x144f356e0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb0eb0 .functor BUFZ 1, v0x144f35420_0, C4<0>, C4<0>, C4<0>;
L_0x144fb0f40 .functor BUFZ 1, v0x144f354b0_0, C4<0>, C4<0>, C4<0>;
v0x144f39f20_0 .net "a", 15 0, L_0x144faff20;  alias, 1 drivers
L_0x128040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f39fb0_0 .net "alu_en", 0 0, L_0x128040208;  1 drivers
v0x144f49990_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f49a60_0 .var "alu_reg_out", 15 0;
v0x144f45e30_0 .net "b", 15 0, L_0x144fb0010;  alias, 1 drivers
v0x144f45f00_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f365c0_0 .net "cmp_eq", 0 0, L_0x144fb0e40;  alias, 1 drivers
v0x144f36320_0 .net "cmp_lt", 0 0, L_0x144fb0eb0;  alias, 1 drivers
v0x144f363b0_0 .net "cmp_lte", 0 0, L_0x144fb0f40;  1 drivers
v0x144f356e0_0 .var "cmp_reg_eq", 0 0;
v0x144f35420_0 .var "cmp_reg_lt", 0 0;
v0x144f354b0_0 .var "cmp_reg_lte", 0 0;
v0x144f2f360_0 .net "out", 15 0, L_0x144fb0b90;  alias, 1 drivers
v0x144f2f3f0_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f25de0 .scope module, "inst_lsu" "lsu" 4 250, 6 23 0, S_0x144f3f6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x144f9c590 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x144f9c5d0 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x144f9c610 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x144f9c650 .param/l "DONE" 1 6 71, C4<0111>;
P_0x144f9c690 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x144f9c6d0 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x144f9c710 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x144f9c750 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x144f9c790 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x144f9c7d0 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x144f9c810 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x144f9c850 .param/l "REQ" 1 6 67, C4<0011>;
P_0x144f9c890 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x144f9c8d0 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x144fb10c0 .functor BUFZ 16, v0x144f245f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f24b80_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f24c10_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f24560_0 .net "lsu_data_out", 15 0, L_0x144fb10c0;  alias, 1 drivers
v0x144f245f0_0 .var "lsu_data_out_reg", 15 0;
L_0x128040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f23f40_0 .net "lsu_en", 0 0, L_0x128040250;  1 drivers
v0x144f23fe0_0 .net "lsu_state", 1 0, v0x144f23920_0;  alias, 1 drivers
v0x144f23920_0 .var "lsu_state_reg", 1 0;
v0x144f239b0_0 .net "mem_ren", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f2fc20_0 .net "mem_wen", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144f2bf30_0 .net "read_req_addr", 7 0, v0x144f2bfc0_0;  alias, 1 drivers
v0x144f2bfc0_0 .var "read_req_addr_reg", 7 0;
v0x144f83ae0_0 .net "read_req_addr_val", 0 0, v0x144f83b70_0;  alias, 1 drivers
v0x144f83b70_0 .var "read_req_addr_val_reg", 0 0;
v0x144f82bf0_0 .net "read_req_rdy", 0 0, L_0x144fb6240;  alias, 1 drivers
v0x144f82c80_0 .net "read_resp_data", 15 0, L_0x144fb6c50;  alias, 1 drivers
v0x144f81b80_0 .net "read_resp_data_val", 0 0, L_0x144fb6f80;  alias, 1 drivers
v0x144f81c10_0 .net "read_resp_rdy", 0 0, v0x144f6e4d0_0;  alias, 1 drivers
v0x144f6e4d0_0 .var "read_resp_rdy_reg", 0 0;
v0x144f6e560_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144f70f40_0 .net "rs1", 15 0, L_0x144faff20;  alias, 1 drivers
v0x144f2fcb0_0 .net "rs2", 15 0, L_0x144fb0010;  alias, 1 drivers
v0x144f70fd0_0 .net "write_req_addr", 7 0, v0x144f70930_0;  alias, 1 drivers
v0x144f70930_0 .var "write_req_addr_reg", 7 0;
v0x144f709c0_0 .net "write_req_data", 15 0, v0x144f70320_0;  alias, 1 drivers
v0x144f70320_0 .var "write_req_data_reg", 15 0;
v0x144f703b0_0 .net "write_req_rdy", 0 0, L_0x144fb72b0;  alias, 1 drivers
v0x144f6fd10_0 .net "write_req_val", 0 0, v0x144f6fda0_0;  alias, 1 drivers
v0x144f6fda0_0 .var "write_req_val_reg", 0 0;
v0x144f6f700_0 .net "write_resp_val", 0 0, L_0x144fb7930;  alias, 1 drivers
S_0x144f6f0f0 .scope module, "inst_pc" "pc" 4 278, 7 15 0, S_0x144f3f6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x144f9cb10 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x144f9cb50 .param/l "BGT" 1 7 46, C4<0111>;
P_0x144f9cb90 .param/l "BLT" 1 7 45, C4<0110>;
P_0x144f9cbd0 .param/l "BNE" 1 7 43, C4<0100>;
P_0x144f9cc10 .param/l "CMP" 1 7 49, C4<1000>;
P_0x144f9cc50 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x144f9cc90 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x144f9ccd0 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x144fb1660 .functor BUFZ 8, v0x144f54950_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x144f6c8c0_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f6c950_0 .net "alu_out", 15 0, L_0x144fb0b90;  alias, 1 drivers
v0x144f69f60_0 .net "br_imm", 15 0, L_0x144fb0100;  alias, 1 drivers
v0x144f69ff0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f69070_0 .net "cmp_eq", 0 0, L_0x144fb0e40;  alias, 1 drivers
v0x144f69100_0 .net "cmp_lt", 0 0, L_0x144fb0eb0;  alias, 1 drivers
v0x144f68000_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f68090_0 .net "curr_pc", 7 0, o0x12800a980;  alias, 0 drivers
v0x144f62f70_0 .net "next_pc", 7 0, L_0x144fb1660;  alias, 1 drivers
v0x144f54950_0 .var "next_pc_reg", 7 0;
v0x144f549e0_0 .net "opcode", 3 0, L_0x144fb60b0;  alias, 1 drivers
L_0x128040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f573c0_0 .net "pc_en", 0 0, L_0x128040298;  1 drivers
v0x144f57450_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f56db0 .scope module, "inst_rf" "xblock_rf" 4 209, 8 18 0, S_0x144f3f6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x144f9cd10 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x144f9cd50 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x144f9cd90 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x144f9cdd0 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x144f9ce10 .param/l "DONE" 1 8 79, C4<0111>;
P_0x144f9ce50 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x144f9ce90 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x144f9ced0 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x144f9cf10 .param/l "REQ" 1 8 75, C4<0011>;
P_0x144f9cf50 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000001>;
P_0x144f9cf90 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x144f9cfd0 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x144faff20 .functor BUFZ 16, v0x144f34800_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb0010 .functor BUFZ 16, v0x144f20910_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb0100 .functor BUFZ 16, v0x144f35920_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_0 .array/port v0x144f3b470, 0;
L_0x144fb0170 .functor BUFZ 16, v0x144f3b470_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_1 .array/port v0x144f3b470, 1;
L_0x144fb0200 .functor BUFZ 16, v0x144f3b470_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_2 .array/port v0x144f3b470, 2;
L_0x144fb02e0 .functor BUFZ 16, v0x144f3b470_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_3 .array/port v0x144f3b470, 3;
L_0x144fb0370 .functor BUFZ 16, v0x144f3b470_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_4 .array/port v0x144f3b470, 4;
L_0x144fb0460 .functor BUFZ 16, v0x144f3b470_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_5 .array/port v0x144f3b470, 5;
L_0x144fb04f0 .functor BUFZ 16, v0x144f3b470_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_6 .array/port v0x144f3b470, 6;
L_0x144fb05f0 .functor BUFZ 16, v0x144f3b470_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_7 .array/port v0x144f3b470, 7;
L_0x144fb0680 .functor BUFZ 16, v0x144f3b470_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_8 .array/port v0x144f3b470, 8;
L_0x144fb0770 .functor BUFZ 16, v0x144f3b470_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_9 .array/port v0x144f3b470, 9;
L_0x144fb0800 .functor BUFZ 16, v0x144f3b470_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_10 .array/port v0x144f3b470, 10;
L_0x144fb0900 .functor BUFZ 16, v0x144f3b470_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_11 .array/port v0x144f3b470, 11;
L_0x144fb0990 .functor BUFZ 16, v0x144f3b470_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_12 .array/port v0x144f3b470, 12;
L_0x144fb0890 .functor BUFZ 16, v0x144f3b470_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_13 .array/port v0x144f3b470, 13;
L_0x144fb0ac0 .functor BUFZ 16, v0x144f3b470_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_14 .array/port v0x144f3b470, 14;
L_0x144fb0c00 .functor BUFZ 16, v0x144f3b470_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f3b470_15 .array/port v0x144f3b470, 15;
L_0x144fb0c90 .functor BUFZ 16, v0x144f3b470_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f55c30_0 .net "alu_out_data", 15 0, L_0x144fb0b90;  alias, 1 drivers
v0x144f55570_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
L_0x1280401c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f55600_0 .net "cu_id", 15 0, L_0x1280401c0;  1 drivers
v0x144f54f60_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f54ff0_0 .net "decoded_imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144f53500_0 .net "decoded_rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144f53590_0 .net "decoded_rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144f52d40_0 .net "decoded_rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144f52dd0_0 .net "decoded_rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144f50460_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144f4f4f0_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144f4f580_0 .net "is_read", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f4e480_0 .net "lsu_load_data", 15 0, L_0x144fb10c0;  alias, 1 drivers
v0x144f4e510_0 .net "reg0", 15 0, L_0x144fb0170;  1 drivers
v0x144f493f0_0 .net "reg1", 15 0, L_0x144fb0200;  1 drivers
v0x144f49480_0 .net "reg10", 15 0, L_0x144fb0900;  1 drivers
v0x144f3add0_0 .net "reg11", 15 0, L_0x144fb0990;  1 drivers
v0x144f3ae60_0 .net "reg12", 15 0, L_0x144fb0890;  1 drivers
v0x144f3d230_0 .net "reg13", 15 0, L_0x144fb0ac0;  1 drivers
v0x144f3d2c0_0 .net "reg14", 15 0, L_0x144fb0c00;  1 drivers
v0x144f3cc20_0 .net "reg15", 15 0, L_0x144fb0c90;  1 drivers
v0x144f3ccb0_0 .net "reg2", 15 0, L_0x144fb02e0;  1 drivers
v0x144f3c610_0 .net "reg3", 15 0, L_0x144fb0370;  1 drivers
v0x144f3c6a0_0 .net "reg4", 15 0, L_0x144fb0460;  1 drivers
v0x144f3c000_0 .net "reg5", 15 0, L_0x144fb04f0;  1 drivers
v0x144f3c090_0 .net "reg6", 15 0, L_0x144fb05f0;  1 drivers
v0x144f3b9f0_0 .net "reg7", 15 0, L_0x144fb0680;  1 drivers
v0x144f3ba80_0 .net "reg8", 15 0, L_0x144fb0770;  1 drivers
v0x144f3b3e0_0 .net "reg9", 15 0, L_0x144fb0800;  1 drivers
v0x144f3b470 .array "registers", 0 15, 15 0;
v0x144f39980_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
o0x12800b2b0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x144f39a10_0 .net "rf_addr", 3 0, o0x12800b2b0;  0 drivers
o0x12800b2e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x144f36780_0 .net "rf_data", 15 0, o0x12800b2e0;  0 drivers
L_0x128040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f36810_0 .net "rf_enable", 0 0, L_0x128040178;  1 drivers
v0x144f3d840_0 .net "rf_ren", 0 0, L_0x144fb49c0;  alias, 1 drivers
v0x144f3d8d0_0 .net "rf_wen", 0 0, L_0x144fa5150;  alias, 1 drivers
v0x144f35890_0 .net "rimm_data", 15 0, L_0x144fb0100;  alias, 1 drivers
v0x144f35920_0 .var "rimm_data_reg", 15 0;
v0x144f34770_0 .net "rs1_data", 15 0, L_0x144faff20;  alias, 1 drivers
v0x144f34800_0 .var "rs1_data_reg", 15 0;
v0x144f20880_0 .net "rs2_data", 15 0, L_0x144fb0010;  alias, 1 drivers
v0x144f20910_0 .var "rs2_data_reg", 15 0;
S_0x144f22ce0 .scope generate, "genblk1[2]" "genblk1[2]" 4 203, 4 203 0, S_0x144f91060;
 .timescale -9 -12;
P_0x144f52e60 .param/l "i" 1 4 203, +C4<010>;
S_0x144f226d0 .scope module, "inst_alu" "alu" 4 235, 5 13 0, S_0x144f22ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x144f9d420 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x144f9d460 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x144f9d4a0 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x144f9d4e0 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x144f9d520 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x144f9d560 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x144f9d5a0 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x144f9d5e0 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x144f9d620 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x144fb2360 .functor BUFZ 16, v0x144f20f10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb2610 .functor BUFZ 1, v0x144f88c10_0, C4<0>, C4<0>, C4<0>;
L_0x144fb2680 .functor BUFZ 1, v0x144f88ca0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb2710 .functor BUFZ 1, v0x144f89990_0, C4<0>, C4<0>, C4<0>;
v0x144f21b90_0 .net "a", 15 0, L_0x144fb16d0;  alias, 1 drivers
L_0x128040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f214a0_0 .net "alu_en", 0 0, L_0x128040370;  1 drivers
v0x144f21530_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f20f10_0 .var "alu_reg_out", 15 0;
v0x144f2ff40_0 .net "b", 15 0, L_0x144fb17e0;  alias, 1 drivers
v0x144f2ffd0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f893d0_0 .net "cmp_eq", 0 0, L_0x144fb2610;  alias, 1 drivers
v0x144f88f70_0 .net "cmp_lt", 0 0, L_0x144fb2680;  alias, 1 drivers
v0x144f89000_0 .net "cmp_lte", 0 0, L_0x144fb2710;  1 drivers
v0x144f88c10_0 .var "cmp_reg_eq", 0 0;
v0x144f88ca0_0 .var "cmp_reg_lt", 0 0;
v0x144f89990_0 .var "cmp_reg_lte", 0 0;
v0x144f89a20_0 .net "out", 15 0, L_0x144fb2360;  alias, 1 drivers
v0x144f89630_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f88550 .scope module, "inst_lsu" "lsu" 4 250, 6 23 0, S_0x144f22ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x144f9d660 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x144f9d6a0 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x144f9d6e0 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x144f9d720 .param/l "DONE" 1 6 71, C4<0111>;
P_0x144f9d760 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x144f9d7a0 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x144f9d7e0 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x144f9d820 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x144f9d860 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x144f9d8a0 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x144f9d8e0 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x144f9d920 .param/l "REQ" 1 6 67, C4<0011>;
P_0x144f9d960 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x144f9d9a0 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x144fb2890 .functor BUFZ 16, v0x144f91a60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f8e5d0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f8e1c0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f8e250_0 .net "lsu_data_out", 15 0, L_0x144fb2890;  alias, 1 drivers
v0x144f91a60_0 .var "lsu_data_out_reg", 15 0;
L_0x1280403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f91af0_0 .net "lsu_en", 0 0, L_0x1280403b8;  1 drivers
v0x144f91700_0 .net "lsu_state", 1 0, v0x144f91790_0;  alias, 1 drivers
v0x144f91790_0 .var "lsu_state_reg", 1 0;
v0x144f913a0_0 .net "mem_ren", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f93560_0 .net "mem_wen", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144f935f0_0 .net "read_req_addr", 7 0, v0x144f93200_0;  alias, 1 drivers
v0x144f93200_0 .var "read_req_addr_reg", 7 0;
v0x144f93290_0 .net "read_req_addr_val", 0 0, v0x144f92ea0_0;  alias, 1 drivers
v0x144f92ea0_0 .var "read_req_addr_val_reg", 0 0;
v0x144f92f30_0 .net "read_req_rdy", 0 0, L_0x144fb62b0;  alias, 1 drivers
v0x144f92b40_0 .net "read_resp_data", 15 0, L_0x144fb6a90;  alias, 1 drivers
v0x144f92bd0_0 .net "read_resp_data_val", 0 0, L_0x144fb6d40;  alias, 1 drivers
v0x144f927e0_0 .net "read_resp_rdy", 0 0, v0x144f92480_0;  alias, 1 drivers
v0x144f92480_0 .var "read_resp_rdy_reg", 0 0;
v0x144f92510_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144f92120_0 .net "rs1", 15 0, L_0x144fb16d0;  alias, 1 drivers
v0x144f921b0_0 .net "rs2", 15 0, L_0x144fb17e0;  alias, 1 drivers
v0x144f91dc0_0 .net "write_req_addr", 7 0, v0x144f91e50_0;  alias, 1 drivers
v0x144f91e50_0 .var "write_req_addr_reg", 7 0;
v0x144f6dca0_0 .net "write_req_data", 15 0, v0x144f6dd30_0;  alias, 1 drivers
v0x144f6dd30_0 .var "write_req_data_reg", 15 0;
v0x144f6d940_0 .net "write_req_rdy", 0 0, L_0x144fb7070;  alias, 1 drivers
v0x144f6d9d0_0 .net "write_req_val", 0 0, v0x144f7ddb0_0;  alias, 1 drivers
v0x144f7ddb0_0 .var "write_req_val_reg", 0 0;
v0x144f7de40_0 .net "write_resp_val", 0 0, L_0x144fb79e0;  alias, 1 drivers
S_0x144f7d6f0 .scope module, "inst_pc" "pc" 4 278, 7 15 0, S_0x144f22ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x144f9dbe0 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x144f9dc20 .param/l "BGT" 1 7 46, C4<0111>;
P_0x144f9dc60 .param/l "BLT" 1 7 45, C4<0110>;
P_0x144f9dca0 .param/l "BNE" 1 7 43, C4<0100>;
P_0x144f9dce0 .param/l "CMP" 1 7 49, C4<1000>;
P_0x144f9dd20 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x144f9dd60 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x144f9dda0 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x144fb2db0 .functor BUFZ 8, v0x144f79900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x144f7e7d0_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f7e860_0 .net "alu_out", 15 0, L_0x144fb2360;  alias, 1 drivers
v0x144f7e470_0 .net "br_imm", 15 0, L_0x144fb18d0;  alias, 1 drivers
v0x144f7e500_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f7e110_0 .net "cmp_eq", 0 0, L_0x144fb2610;  alias, 1 drivers
v0x144f7e1a0_0 .net "cmp_lt", 0 0, L_0x144fb2680;  alias, 1 drivers
v0x144f79bd0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f79c60_0 .net "curr_pc", 7 0, o0x12800c3f0;  alias, 0 drivers
v0x144f79870_0 .net "next_pc", 7 0, L_0x144fb2db0;  alias, 1 drivers
v0x144f79900_0 .var "next_pc_reg", 7 0;
v0x144f54120_0 .net "opcode", 3 0, L_0x144fb60b0;  alias, 1 drivers
L_0x128040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f541b0_0 .net "pc_en", 0 0, L_0x128040400;  1 drivers
v0x144f53dc0_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f64230 .scope module, "inst_rf" "xblock_rf" 4 209, 8 18 0, S_0x144f22ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x144f9dde0 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x144f9de20 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x144f9de60 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x144f9dea0 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x144f9dee0 .param/l "DONE" 1 8 79, C4<0111>;
P_0x144f9df20 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x144f9df60 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x144f9dfa0 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x144f9dfe0 .param/l "REQ" 1 8 75, C4<0011>;
P_0x144f9e020 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000010>;
P_0x144f9e060 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x144f9e0a0 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x144fb16d0 .functor BUFZ 16, v0x144f309e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb17e0 .functor BUFZ 16, v0x144f30680_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb18d0 .functor BUFZ 16, v0x144f1fd80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_0 .array/port v0x144f464d0, 0;
L_0x144fb1940 .functor BUFZ 16, v0x144f464d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_1 .array/port v0x144f464d0, 1;
L_0x144fb19d0 .functor BUFZ 16, v0x144f464d0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_2 .array/port v0x144f464d0, 2;
L_0x144fb1ab0 .functor BUFZ 16, v0x144f464d0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_3 .array/port v0x144f464d0, 3;
L_0x144fb1b40 .functor BUFZ 16, v0x144f464d0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_4 .array/port v0x144f464d0, 4;
L_0x144fb1c30 .functor BUFZ 16, v0x144f464d0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_5 .array/port v0x144f464d0, 5;
L_0x144fb1cc0 .functor BUFZ 16, v0x144f464d0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_6 .array/port v0x144f464d0, 6;
L_0x144fb1dc0 .functor BUFZ 16, v0x144f464d0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_7 .array/port v0x144f464d0, 7;
L_0x144fb1e50 .functor BUFZ 16, v0x144f464d0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_8 .array/port v0x144f464d0, 8;
L_0x144fb1f40 .functor BUFZ 16, v0x144f464d0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_9 .array/port v0x144f464d0, 9;
L_0x144fb1fd0 .functor BUFZ 16, v0x144f464d0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_10 .array/port v0x144f464d0, 10;
L_0x144fb20d0 .functor BUFZ 16, v0x144f464d0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_11 .array/port v0x144f464d0, 11;
L_0x144fb2160 .functor BUFZ 16, v0x144f464d0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_12 .array/port v0x144f464d0, 12;
L_0x144fb2060 .functor BUFZ 16, v0x144f464d0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_13 .array/port v0x144f464d0, 13;
L_0x144fb2290 .functor BUFZ 16, v0x144f464d0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_14 .array/port v0x144f464d0, 14;
L_0x144fb23d0 .functor BUFZ 16, v0x144f464d0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f464d0_15 .array/port v0x144f464d0, 15;
L_0x144fb2460 .functor BUFZ 16, v0x144f464d0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f63c20_0 .net "alu_out_data", 15 0, L_0x144fb2360;  alias, 1 drivers
v0x144f63810_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
L_0x128040328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f638a0_0 .net "cu_id", 15 0, L_0x128040328;  1 drivers
v0x144f64c50_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f648f0_0 .net "decoded_imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144f64980_0 .net "decoded_rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144f64590_0 .net "decoded_rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144f64620_0 .net "decoded_rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144f60050_0 .net "decoded_rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144f600e0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144f5fcf0_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144f5fd80_0 .net "is_read", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f3a5a0_0 .net "lsu_load_data", 15 0, L_0x144fb2890;  alias, 1 drivers
v0x144f3a630_0 .net "reg0", 15 0, L_0x144fb1940;  1 drivers
v0x144f3a240_0 .net "reg1", 15 0, L_0x144fb19d0;  1 drivers
v0x144f3a2d0_0 .net "reg10", 15 0, L_0x144fb20d0;  1 drivers
v0x144f4a6b0_0 .net "reg11", 15 0, L_0x144fb2160;  1 drivers
v0x144f4a350_0 .net "reg12", 15 0, L_0x144fb2060;  1 drivers
v0x144f4a3e0_0 .net "reg13", 15 0, L_0x144fb2290;  1 drivers
v0x144f49ff0_0 .net "reg14", 15 0, L_0x144fb23d0;  1 drivers
v0x144f4a080_0 .net "reg15", 15 0, L_0x144fb2460;  1 drivers
v0x144f49c90_0 .net "reg2", 15 0, L_0x144fb1ab0;  1 drivers
v0x144f49d20_0 .net "reg3", 15 0, L_0x144fb1b40;  1 drivers
v0x144f4b0d0_0 .net "reg4", 15 0, L_0x144fb1c30;  1 drivers
v0x144f4b160_0 .net "reg5", 15 0, L_0x144fb1cc0;  1 drivers
v0x144f4ad70_0 .net "reg6", 15 0, L_0x144fb1dc0;  1 drivers
v0x144f4ae00_0 .net "reg7", 15 0, L_0x144fb1e50;  1 drivers
v0x144f4aa10_0 .net "reg8", 15 0, L_0x144fb1f40;  1 drivers
v0x144f4aaa0_0 .net "reg9", 15 0, L_0x144fb1fd0;  1 drivers
v0x144f464d0 .array "registers", 0 15, 15 0;
v0x144f46560_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
o0x12800cd20 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x144f46170_0 .net "rf_addr", 3 0, o0x12800cd20;  0 drivers
o0x12800cd50 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x144f46200_0 .net "rf_data", 15 0, o0x12800cd50;  0 drivers
L_0x1280402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f4a740_0 .net "rf_enable", 0 0, L_0x1280402e0;  1 drivers
v0x144f20050_0 .net "rf_ren", 0 0, L_0x144fb49c0;  alias, 1 drivers
v0x144f200e0_0 .net "rf_wen", 0 0, L_0x144fa5150;  alias, 1 drivers
v0x144f1fcf0_0 .net "rimm_data", 15 0, L_0x144fb18d0;  alias, 1 drivers
v0x144f1fd80_0 .var "rimm_data_reg", 15 0;
v0x144f30950_0 .net "rs1_data", 15 0, L_0x144fb16d0;  alias, 1 drivers
v0x144f309e0_0 .var "rs1_data_reg", 15 0;
v0x144f305f0_0 .net "rs2_data", 15 0, L_0x144fb17e0;  alias, 1 drivers
v0x144f30680_0 .var "rs2_data_reg", 15 0;
S_0x144f31370 .scope generate, "genblk1[3]" "genblk1[3]" 4 203, 4 203 0, S_0x144f91060;
 .timescale -9 -12;
P_0x144f4a470 .param/l "i" 1 4 203, +C4<011>;
S_0x144f31010 .scope module, "inst_alu" "alu" 4 235, 5 13 0, S_0x144f31370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x144f9e4f0 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x144f9e530 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x144f9e570 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x144f9e5b0 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x144f9e5f0 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x144f9e630 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x144f9e670 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x144f9e6b0 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x144f9e6f0 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x144fb3af0 .functor BUFZ 16, v0x144f78b60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb3e20 .functor BUFZ 1, v0x144f1f9a0_0, C4<0>, C4<0>, C4<0>;
L_0x144fb3e90 .functor BUFZ 1, v0x144f1fa30_0, C4<0>, C4<0>, C4<0>;
L_0x144fb3f20 .functor BUFZ 1, v0x144f34ca0_0, C4<0>, C4<0>, C4<0>;
v0x144f2c6b0_0 .net "a", 15 0, L_0x144fb2e60;  alias, 1 drivers
L_0x1280404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f2c270_0 .net "alu_en", 0 0, L_0x1280404d8;  1 drivers
v0x144f2c300_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144f78b60_0 .var "alu_reg_out", 15 0;
v0x144f78bf0_0 .net "b", 15 0, L_0x144fb2f70;  alias, 1 drivers
v0x144f5efe0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f5f070_0 .net "cmp_eq", 0 0, L_0x144fb3e20;  alias, 1 drivers
v0x144f45460_0 .net "cmp_lt", 0 0, L_0x144fb3e90;  alias, 1 drivers
v0x144f454f0_0 .net "cmp_lte", 0 0, L_0x144fb3f20;  1 drivers
v0x144f1f9a0_0 .var "cmp_reg_eq", 0 0;
v0x144f1fa30_0 .var "cmp_reg_lt", 0 0;
v0x144f34ca0_0 .var "cmp_reg_lte", 0 0;
v0x144f34d30_0 .net "out", 15 0, L_0x144fb3af0;  alias, 1 drivers
v0x144f888b0_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144f82090 .scope module, "inst_lsu" "lsu" 4 250, 6 23 0, S_0x144f31370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x144f9e730 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x144f9e770 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x144f9e7b0 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x144f9e7f0 .param/l "DONE" 1 6 71, C4<0111>;
P_0x144f9e830 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x144f9e870 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x144f9e8b0 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x144f9e8f0 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x144f9e930 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x144f9e970 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x144f9e9b0 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x144f9e9f0 .param/l "REQ" 1 6 67, C4<0011>;
P_0x144f9ea30 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x144f9ea70 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x144fb40a0 .functor BUFZ 16, v0x144f9edd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144f4ea40_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f9ecb0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144f9ed40_0 .net "lsu_data_out", 15 0, L_0x144fb40a0;  alias, 1 drivers
v0x144f9edd0_0 .var "lsu_data_out_reg", 15 0;
L_0x128040520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f9ee60_0 .net "lsu_en", 0 0, L_0x128040520;  1 drivers
v0x144f9eef0_0 .net "lsu_state", 1 0, v0x144f9ef80_0;  alias, 1 drivers
v0x144f9ef80_0 .var "lsu_state_reg", 1 0;
v0x144f9f010_0 .net "mem_ren", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144f9f0a0_0 .net "mem_wen", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144f9f1b0_0 .net "read_req_addr", 7 0, v0x144f9f240_0;  alias, 1 drivers
v0x144f9f240_0 .var "read_req_addr_reg", 7 0;
v0x144f9f2e0_0 .net "read_req_addr_val", 0 0, v0x144f9f380_0;  alias, 1 drivers
v0x144f9f380_0 .var "read_req_addr_val_reg", 0 0;
v0x144f9f420_0 .net "read_req_rdy", 0 0, L_0x144fb6320;  alias, 1 drivers
v0x144f9f4c0_0 .net "read_resp_data", 15 0, L_0x144fb6de0;  alias, 1 drivers
v0x144f9f570_0 .net "read_resp_data_val", 0 0, L_0x144fb7130;  alias, 1 drivers
v0x144f9f610_0 .net "read_resp_rdy", 0 0, v0x144f9f7a0_0;  alias, 1 drivers
v0x144f9f7a0_0 .var "read_resp_rdy_reg", 0 0;
v0x144f9f830_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144f9f8c0_0 .net "rs1", 15 0, L_0x144fb2e60;  alias, 1 drivers
v0x144f9f970_0 .net "rs2", 15 0, L_0x144fb2f70;  alias, 1 drivers
v0x144f9fa00_0 .net "write_req_addr", 7 0, v0x144f9fa90_0;  alias, 1 drivers
v0x144f9fa90_0 .var "write_req_addr_reg", 7 0;
v0x144f9fb20_0 .net "write_req_data", 15 0, v0x144f9fbb0_0;  alias, 1 drivers
v0x144f9fbb0_0 .var "write_req_data_reg", 15 0;
v0x144f9fc40_0 .net "write_req_rdy", 0 0, L_0x144fb7440;  alias, 1 drivers
v0x144f9fce0_0 .net "write_req_val", 0 0, v0x144f9fd80_0;  alias, 1 drivers
v0x144f9fd80_0 .var "write_req_val_reg", 0 0;
v0x144f9fe20_0 .net "write_resp_val", 0 0, L_0x144fb7bb0;  alias, 1 drivers
S_0x144fa00c0 .scope module, "inst_pc" "pc" 4 278, 7 15 0, S_0x144f31370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x144fa02a0 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x144fa02e0 .param/l "BGT" 1 7 46, C4<0111>;
P_0x144fa0320 .param/l "BLT" 1 7 45, C4<0110>;
P_0x144fa0360 .param/l "BNE" 1 7 43, C4<0100>;
P_0x144fa03a0 .param/l "CMP" 1 7 49, C4<1000>;
P_0x144fa03e0 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x144fa0420 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x144fa0460 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x144fb45e0 .functor BUFZ 8, v0x144fa0e90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x144fa08b0_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144fa0940_0 .net "alu_out", 15 0, L_0x144fb3af0;  alias, 1 drivers
v0x144fa09d0_0 .net "br_imm", 15 0, L_0x144fb3060;  alias, 1 drivers
v0x144fa0a60_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144fa0af0_0 .net "cmp_eq", 0 0, L_0x144fb3e20;  alias, 1 drivers
v0x144fa0b80_0 .net "cmp_lt", 0 0, L_0x144fb3e90;  alias, 1 drivers
v0x144fa0c30_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144fa0cc0_0 .net "curr_pc", 7 0, o0x12800de60;  alias, 0 drivers
v0x144fa0d60_0 .net "next_pc", 7 0, L_0x144fb45e0;  alias, 1 drivers
v0x144fa0e90_0 .var "next_pc_reg", 7 0;
v0x144fa0f40_0 .net "opcode", 3 0, L_0x144fb60b0;  alias, 1 drivers
L_0x128040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144fa0fe0_0 .net "pc_en", 0 0, L_0x128040568;  1 drivers
v0x144fa1080_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144fa1230 .scope module, "inst_rf" "xblock_rf" 4 209, 8 18 0, S_0x144f31370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x144fa13f0 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x144fa1430 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x144fa1470 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x144fa14b0 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x144fa14f0 .param/l "DONE" 1 8 79, C4<0111>;
P_0x144fa1530 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x144fa1570 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x144fa15b0 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x144fa15f0 .param/l "REQ" 1 8 75, C4<0011>;
P_0x144fa1630 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x144fa1670 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x144fa16b0 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x144fb2e60 .functor BUFZ 16, v0x144fa3a40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb2f70 .functor BUFZ 16, v0x144fa3bd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144fb3060 .functor BUFZ 16, v0x144fa38d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_0 .array/port v0x144fa31b0, 0;
L_0x144fb30d0 .functor BUFZ 16, v0x144fa31b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_1 .array/port v0x144fa31b0, 1;
L_0x144fb3160 .functor BUFZ 16, v0x144fa31b0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_2 .array/port v0x144fa31b0, 2;
L_0x144fb3240 .functor BUFZ 16, v0x144fa31b0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_3 .array/port v0x144fa31b0, 3;
L_0x144fb32d0 .functor BUFZ 16, v0x144fa31b0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_4 .array/port v0x144fa31b0, 4;
L_0x144fb33c0 .functor BUFZ 16, v0x144fa31b0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_5 .array/port v0x144fa31b0, 5;
L_0x144fb3450 .functor BUFZ 16, v0x144fa31b0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_6 .array/port v0x144fa31b0, 6;
L_0x144fb3550 .functor BUFZ 16, v0x144fa31b0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_7 .array/port v0x144fa31b0, 7;
L_0x144fb35e0 .functor BUFZ 16, v0x144fa31b0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_8 .array/port v0x144fa31b0, 8;
L_0x144fb36d0 .functor BUFZ 16, v0x144fa31b0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_9 .array/port v0x144fa31b0, 9;
L_0x144fb3760 .functor BUFZ 16, v0x144fa31b0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_10 .array/port v0x144fa31b0, 10;
L_0x144fb3860 .functor BUFZ 16, v0x144fa31b0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_11 .array/port v0x144fa31b0, 11;
L_0x144fb38f0 .functor BUFZ 16, v0x144fa31b0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_12 .array/port v0x144fa31b0, 12;
L_0x144fb37f0 .functor BUFZ 16, v0x144fa31b0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_13 .array/port v0x144fa31b0, 13;
L_0x144fb3a20 .functor BUFZ 16, v0x144fa31b0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_14 .array/port v0x144fa31b0, 14;
L_0x144fb3b60 .functor BUFZ 16, v0x144fa31b0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa31b0_15 .array/port v0x144fa31b0, 15;
L_0x144fb3bf0 .functor BUFZ 16, v0x144fa31b0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x144fa1d50_0 .net "alu_out_data", 15 0, L_0x144fb3af0;  alias, 1 drivers
v0x144fa1e20_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
L_0x128040490 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144fa1eb0_0 .net "cu_id", 15 0, L_0x128040490;  1 drivers
v0x144fa1f40_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144fa1fd0_0 .net "decoded_imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144fa20b0_0 .net "decoded_rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144fa2150_0 .net "decoded_rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144fa21f0_0 .net "decoded_rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144fa2290_0 .net "decoded_rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144fa23a0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144fa2430_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144fa24c0_0 .net "is_read", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144fa2550_0 .net "lsu_load_data", 15 0, L_0x144fb40a0;  alias, 1 drivers
v0x144fa2600_0 .net "reg0", 15 0, L_0x144fb30d0;  1 drivers
v0x144fa2690_0 .net "reg1", 15 0, L_0x144fb3160;  1 drivers
v0x144fa2720_0 .net "reg10", 15 0, L_0x144fb3860;  1 drivers
v0x144fa27c0_0 .net "reg11", 15 0, L_0x144fb38f0;  1 drivers
v0x144fa2970_0 .net "reg12", 15 0, L_0x144fb37f0;  1 drivers
v0x144fa2a20_0 .net "reg13", 15 0, L_0x144fb3a20;  1 drivers
v0x144fa2ad0_0 .net "reg14", 15 0, L_0x144fb3b60;  1 drivers
v0x144fa2b80_0 .net "reg15", 15 0, L_0x144fb3bf0;  1 drivers
v0x144fa2c30_0 .net "reg2", 15 0, L_0x144fb3240;  1 drivers
v0x144fa2ce0_0 .net "reg3", 15 0, L_0x144fb32d0;  1 drivers
v0x144fa2d90_0 .net "reg4", 15 0, L_0x144fb33c0;  1 drivers
v0x144fa2e40_0 .net "reg5", 15 0, L_0x144fb3450;  1 drivers
v0x144fa2ef0_0 .net "reg6", 15 0, L_0x144fb3550;  1 drivers
v0x144fa2fa0_0 .net "reg7", 15 0, L_0x144fb35e0;  1 drivers
v0x144fa3050_0 .net "reg8", 15 0, L_0x144fb36d0;  1 drivers
v0x144fa3100_0 .net "reg9", 15 0, L_0x144fb3760;  1 drivers
v0x144fa31b0 .array "registers", 0 15, 15 0;
v0x144fa3350_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
o0x12800e790 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x144fa33e0_0 .net "rf_addr", 3 0, o0x12800e790;  0 drivers
o0x12800e7c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x144fa3490_0 .net "rf_data", 15 0, o0x12800e7c0;  0 drivers
L_0x128040448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144fa2870_0 .net "rf_enable", 0 0, L_0x128040448;  1 drivers
v0x144fa3720_0 .net "rf_ren", 0 0, L_0x144fb49c0;  alias, 1 drivers
v0x144fa37b0_0 .net "rf_wen", 0 0, L_0x144fa5150;  alias, 1 drivers
v0x144fa3840_0 .net "rimm_data", 15 0, L_0x144fb3060;  alias, 1 drivers
v0x144fa38d0_0 .var "rimm_data_reg", 15 0;
v0x144fa3960_0 .net "rs1_data", 15 0, L_0x144fb2e60;  alias, 1 drivers
v0x144fa3a40_0 .var "rs1_data_reg", 15 0;
v0x144fa3af0_0 .net "rs2_data", 15 0, L_0x144fb2f70;  alias, 1 drivers
v0x144fa3bd0_0 .var "rs2_data_reg", 15 0;
S_0x144fa3e70 .scope module, "inst_decoder" "decoder" 4 166, 9 9 0, S_0x144f91060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x125008200 .param/l "ADD" 1 9 41, C4<0000>;
P_0x125008240 .param/l "BEQ" 1 9 46, C4<0101>;
P_0x125008280 .param/l "BGT" 1 9 48, C4<0111>;
P_0x1250082c0 .param/l "BLT" 1 9 47, C4<0110>;
P_0x125008300 .param/l "BNE" 1 9 45, C4<0100>;
P_0x125008340 .param/l "CONST" 1 9 49, C4<1000>;
P_0x125008380 .param/l "DECODE" 1 9 66, C4<0010>;
P_0x1250083c0 .param/l "DIV" 1 9 44, C4<0011>;
P_0x125008400 .param/l "INST_MSG_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_0x125008440 .param/l "JR" 1 9 53, C4<1100>;
P_0x125008480 .param/l "LW" 1 9 50, C4<1001>;
P_0x1250084c0 .param/l "MUL" 1 9 43, C4<0010>;
P_0x125008500 .param/l "NOP" 1 9 52, C4<1011>;
P_0x125008540 .param/l "PC_ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_0x125008580 .param/l "SUB" 1 9 42, C4<0001>;
P_0x1250085c0 .param/l "SW" 1 9 51, C4<1010>;
P_0x125008600 .param/l "alu_add" 1 9 56, C4<0000>;
P_0x125008640 .param/l "alu_and" 1 9 60, C4<0100>;
P_0x125008680 .param/l "alu_cmp" 1 9 64, C4<1000>;
P_0x1250086c0 .param/l "alu_div" 1 9 59, C4<0011>;
P_0x125008700 .param/l "alu_mul" 1 9 58, C4<0010>;
P_0x125008740 .param/l "alu_or" 1 9 61, C4<0101>;
P_0x125008780 .param/l "alu_sll" 1 9 63, C4<1111>;
P_0x1250087c0 .param/l "alu_srl" 1 9 62, C4<0110>;
P_0x125008800 .param/l "alu_sub" 1 9 57, C4<0001>;
L_0x144fb56e0 .functor BUFZ 4, v0x144fa5dc0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144fb5750 .functor BUFZ 4, v0x144fa6280_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144fb57e0 .functor BUFZ 4, v0x144fa6420_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144fb5890 .functor BUFZ 4, v0x144fa6160_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144fb5920 .functor BUFZ 8, v0x144fa4fa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb59e0 .functor BUFZ 4, v0x144fa4b60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x144fb5f60 .functor BUFZ 1, v0x144fa5a70_0, C4<0>, C4<0>, C4<0>;
L_0x144fb5fd0 .functor BUFZ 1, v0x144fa5630_0, C4<0>, C4<0>, C4<0>;
v0x144fa49c0_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144fa4b60_0 .var "alu_func_reg", 3 0;
v0x144fa4c00_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144f892d0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144fa4e90_0 .net "imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144fa4fa0_0 .var "imm_reg", 7 0;
v0x144fa5030_0 .net "instr", 15 0, v0x144fa7290_0;  alias, 1 drivers
v0x144fa50c0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144fa51d0_0 .var "is_alu_reg", 0 0;
v0x144fa52e0_0 .net "is_branch", 0 0, v0x144fa5370_0;  alias, 1 drivers
v0x144fa5370_0 .var "is_branch_reg", 0 0;
v0x144fa5400_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144fa5510_0 .var "is_const_reg", 0 0;
v0x144fa55a0_0 .net "is_jr", 0 0, L_0x144fb5fd0;  alias, 1 drivers
v0x144fa5630_0 .var "is_jr_reg", 0 0;
v0x144fa56c0_0 .net "is_load", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144fa5850_0 .var "is_load_reg", 0 0;
v0x144fa59e0_0 .net "is_nop", 0 0, L_0x144fb5f60;  alias, 1 drivers
v0x144fa5a70_0 .var "is_nop_reg", 0 0;
v0x144fa5b00_0 .net "is_store", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144fa5b90_0 .var "is_store_reg", 0 0;
v0x144fa5c20_0 .net "opcode", 3 0, L_0x144fb60b0;  alias, 1 drivers
v0x144fa5cb0_0 .net "rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144fa5dc0_0 .var "rd_reg", 3 0;
v0x144fa5e50_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144f896c0_0 .net "rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144fa6160_0 .var "rimm_reg", 3 0;
v0x144fa61f0_0 .net "rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144fa6280_0 .var "rs1_reg", 3 0;
v0x144fa6310_0 .net "rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144fa6420_0 .var "rs2_reg", 3 0;
L_0x144fb60b0 .part v0x144fa7290_0, 12, 4;
S_0x144fa6550 .scope module, "inst_fetcher" "fetcher" 4 147, 10 12 0, S_0x144f91060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x144fa6710 .param/l "DECODE" 1 10 41, C4<0010>;
P_0x144fa6750 .param/l "DONE" 1 10 46, C4<0111>;
P_0x144fa6790 .param/l "EXECUTE" 1 10 44, C4<0101>;
P_0x144fa67d0 .param/l "FETCH" 1 10 40, C4<0001>;
P_0x144fa6810 .param/l "FT_DONE" 1 10 52, C4<11>;
P_0x144fa6850 .param/l "FT_IDLE" 1 10 49, C4<00>;
P_0x144fa6890 .param/l "FT_REQ" 1 10 50, C4<01>;
P_0x144fa68d0 .param/l "FT_WAIT" 1 10 51, C4<10>;
P_0x144fa6910 .param/l "IDLE" 1 10 39, C4<0000>;
P_0x144fa6950 .param/l "INST_MSG_WIDTH" 0 10 14, +C4<00000000000000000000000000010000>;
P_0x144fa6990 .param/l "PC_ADDR_WIDTH" 0 10 13, +C4<00000000000000000000000000001000>;
P_0x144fa69d0 .param/l "REQ" 1 10 42, C4<0011>;
P_0x144fa6a10 .param/l "WAIT" 1 10 43, C4<0100>;
P_0x144fa6a50 .param/l "WRITEBACK" 1 10 45, C4<0110>;
L_0x144fb5400 .functor BUFZ 1, v0x144fa7670_0, C4<0>, C4<0>, C4<0>;
L_0x144fb5470 .functor BUFZ 8, v0x144fa7410_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb54e0 .functor BUFZ 1, v0x144fa7850_0, C4<0>, C4<0>, C4<0>;
L_0x144fb5620 .functor BUFZ 2, v0x144fa7a40_0, C4<00>, C4<00>, C4<00>;
v0x144fa6ff0_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144fa7080_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144fa7110_0 .net "curr_pc", 7 0, L_0x144fb4c70;  alias, 1 drivers
v0x144fa71e0_0 .net "fetch_instr", 15 0, v0x144fa7290_0;  alias, 1 drivers
v0x144fa7290_0 .var "fetch_instr_reg", 15 0;
v0x144fa7360_0 .net "fetch_req_addr", 7 0, L_0x144fb5470;  alias, 1 drivers
v0x144fa7410_0 .var "fetch_req_addr_reg", 7 0;
v0x144fa74c0_0 .net "fetch_req_rdy", 0 0, o0x12800f3f0;  alias, 0 drivers
v0x144fa7560_0 .net "fetch_req_val", 0 0, L_0x144fb5400;  alias, 1 drivers
v0x144fa7670_0 .var "fetch_req_val_reg", 0 0;
v0x144fa7700_0 .net "fetch_resp_inst", 15 0, o0x12800f480;  alias, 0 drivers
v0x144fa77b0_0 .net "fetch_resp_rdy", 0 0, L_0x144fb54e0;  alias, 1 drivers
v0x144fa7850_0 .var "fetch_resp_rdy_reg", 0 0;
v0x144fa78f0_0 .net "fetch_resp_val", 0 0, o0x12800f510;  alias, 0 drivers
v0x144fa7990_0 .net "fetch_state", 1 0, L_0x144fb5620;  alias, 1 drivers
v0x144fa7a40_0 .var "fetch_state_reg", 1 0;
v0x144fa7af0_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
S_0x144fa7d60 .scope module, "inst_scheduler" "scheduler" 4 110, 11 23 0, S_0x144f91060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x125008a00 .param/l "CU_WIDTH" 0 11 25, +C4<00000000000000000000000000000100>;
P_0x125008a40 .param/l "DECODE" 1 11 68, C4<0010>;
P_0x125008a80 .param/l "DONE" 1 11 73, C4<0111>;
P_0x125008ac0 .param/l "EXECUTE" 1 11 71, C4<0101>;
P_0x125008b00 .param/l "FETCH" 1 11 67, C4<0001>;
P_0x125008b40 .param/l "FT_DONE" 1 11 79, C4<11>;
P_0x125008b80 .param/l "FT_IDLE" 1 11 76, C4<00>;
P_0x125008bc0 .param/l "FT_REQ" 1 11 77, C4<01>;
P_0x125008c00 .param/l "FT_WAIT" 1 11 78, C4<10>;
P_0x125008c40 .param/l "IDLE" 1 11 66, C4<0000>;
P_0x125008c80 .param/l "LSU_DONE" 1 11 85, C4<11>;
P_0x125008cc0 .param/l "LSU_IDLE" 1 11 82, C4<00>;
P_0x125008d00 .param/l "LSU_REQ" 1 11 83, C4<01>;
P_0x125008d40 .param/l "LSU_WAIT" 1 11 84, C4<10>;
P_0x125008d80 .param/l "PC_ADDR_WIDTH" 0 11 24, +C4<00000000000000000000000000001000>;
P_0x125008dc0 .param/l "REQ" 1 11 69, C4<0011>;
P_0x125008e00 .param/l "WAIT" 1 11 70, C4<0100>;
P_0x125008e40 .param/l "WRITEBACK" 1 11 72, C4<0110>;
L_0x144fb4c70 .functor BUFZ 8, v0x144fa8ce0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x144fb4dd0 .functor BUFZ 1, v0x144fa8940_0, C4<0>, C4<0>, C4<0>;
L_0x144fb4e60 .functor BUFZ 1, v0x144fa9b70_0, C4<0>, C4<0>, C4<0>;
L_0x144fb4f10 .functor BUFZ 1, v0x144fa9a30_0, C4<0>, C4<0>, C4<0>;
L_0x144fb4ff0 .functor BUFZ 1, v0x144fa9730_0, C4<0>, C4<0>, C4<0>;
L_0x144fb50a0 .functor BUFZ 1, v0x144fa9610_0, C4<0>, C4<0>, C4<0>;
v0x144fa8770_0 .net "alu_func", 3 0, L_0x144fb59e0;  alias, 1 drivers
v0x144fa8800_0 .net "clk", 0 0, o0x128008100;  alias, 0 drivers
v0x144fa8890_0 .net "cu_complete", 0 0, L_0x144fb4dd0;  alias, 1 drivers
v0x144fa8940_0 .var "cu_complete_reg", 0 0;
v0x144fa89d0_0 .net "cu_enable", 0 0, o0x12800f840;  alias, 0 drivers
v0x144fa8ab0_0 .net "cu_state", 3 0, v0x144fa8b50_0;  alias, 1 drivers
v0x144fa8b50_0 .var "cu_state_reg", 3 0;
v0x144fa8c00_0 .net "curr_pc", 7 0, L_0x144fb4c70;  alias, 1 drivers
v0x144fa8ce0_0 .var "curr_pc_reg", 7 0;
v0x144fa8df0_0 .net "fetch_state", 1 0, L_0x144fb5620;  alias, 1 drivers
v0x144fa8ea0_0 .var/i "ii", 31 0;
v0x144fa8f30_0 .net "imm", 7 0, L_0x144fb5920;  alias, 1 drivers
v0x144fa8fc0_0 .net "is_alu", 0 0, v0x144fa51d0_0;  alias, 1 drivers
v0x144fa9050_0 .net "is_branch", 0 0, v0x144fa5370_0;  alias, 1 drivers
v0x144fa90e0_0 .net "is_const", 0 0, v0x144fa5510_0;  alias, 1 drivers
v0x144fa9170_0 .net "is_jr", 0 0, L_0x144fb5fd0;  alias, 1 drivers
v0x144fa9220_0 .net "is_load", 0 0, v0x144fa5850_0;  alias, 1 drivers
v0x144fa93b0_0 .net "is_nop", 0 0, L_0x144fb5f60;  alias, 1 drivers
v0x144fa9460_0 .net "is_store", 0 0, v0x144fa5b90_0;  alias, 1 drivers
v0x144fa94f0 .array "lsu_state", 0 3;
v0x144fa94f0_0 .net v0x144fa94f0 0, 1 0, L_0x144fb5190; 1 drivers
v0x144fa94f0_1 .net v0x144fa94f0 1, 1 0, L_0x144fb5240; 1 drivers
v0x144fa94f0_2 .net v0x144fa94f0 2, 1 0, L_0x144fb52b0; 1 drivers
v0x144fa94f0_3 .net v0x144fa94f0 3, 1 0, L_0x144fb5370; 1 drivers
v0x144fa9580_0 .net "mem_ren", 0 0, L_0x144fb50a0;  alias, 1 drivers
v0x144fa9610_0 .var "mem_ren_reg", 0 0;
v0x144fa96a0_0 .net "mem_wen", 0 0, L_0x144fb4ff0;  alias, 1 drivers
v0x144fa9730_0 .var "mem_wen_reg", 0 0;
v0x144fa97c0_0 .net "next_pc", 7 0, L_0x144fafe50;  alias, 1 drivers
v0x144fa9870_0 .net "rd", 3 0, L_0x144fb56e0;  alias, 1 drivers
v0x144fa9900_0 .net "reset", 0 0, o0x128008280;  alias, 0 drivers
v0x144fa9990_0 .net "rf_ren", 0 0, L_0x144fb4f10;  alias, 1 drivers
v0x144fa9a30_0 .var "rf_ren_reg", 0 0;
v0x144fa9ad0_0 .net "rf_wen", 0 0, L_0x144fb4e60;  alias, 1 drivers
v0x144fa9b70_0 .var "rf_wen_reg", 0 0;
v0x144fa9c10_0 .net "rimm", 3 0, L_0x144fb5890;  alias, 1 drivers
v0x144fa9cb0_0 .net "rs1", 3 0, L_0x144fb5750;  alias, 1 drivers
v0x144fa92c0_0 .net "rs2", 3 0, L_0x144fb57e0;  alias, 1 drivers
v0x144fa9f40_0 .var "wait_check", 0 0;
    .scope S_0x144f69d20;
T_0 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f4f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f409e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f403c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f49720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x144f4f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x144f632e0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
    %load/vec4 v0x144f5a4d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x144f53aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x144f59890_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f50010, 4;
    %assign/vec4 v0x144f409e0_0, 0;
    %load/vec4 v0x144f59920_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f50010, 4;
    %assign/vec4 v0x144f403c0_0, 0;
    %load/vec4 v0x144f59f80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f50010, 4;
    %assign/vec4 v0x144f49720_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x144f53b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x144f58ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x144f58630_0;
    %load/vec4 v0x144f59890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
T_0.11 ;
    %load/vec4 v0x144f58c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x144f5a5a0_0;
    %pad/u 16;
    %load/vec4 v0x144f59ef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
T_0.13 ;
    %load/vec4 v0x144f592f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x144f68cc0_0;
    %load/vec4 v0x144f59ef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f50010, 0, 4;
T_0.15 ;
T_0.9 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x144f78fd0;
T_1 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f2b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f36d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f2b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f2b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f45730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x144f2eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x144f36c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.4 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %add;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.5 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %sub;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.6 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %mul;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.7 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %div;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %and;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %or;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %and;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x144f36d10_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f36d10_0, 0;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x144f2b680_0, 0;
    %load/vec4 v0x144f90550_0;
    %load/vec4 v0x144f2bc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x144f45730_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x144f785d0;
T_2 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f83710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f5e6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f2a6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f83680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f740e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x144f5e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x144f4eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x144f4ee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x144f689c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.12 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x144f2f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x144f829b0_0;
    %pad/u 8;
    %assign/vec4 v0x144f36140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f2a6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f83680_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.14 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x144f2a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f2a6f0_0, 0;
    %load/vec4 v0x144f2f900_0;
    %assign/vec4 v0x144f5e6b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f83680_0, 0;
T_2.16 ;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x144f689c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x144f44b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x144f4ee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
    %jmp T_2.27;
T_2.22 ;
    %load/vec4 v0x144f689c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.28 ;
    %jmp T_2.27;
T_2.23 ;
    %load/vec4 v0x144f7ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v0x144f829b0_0;
    %pad/u 8;
    %assign/vec4 v0x144f82790_0, 0;
    %load/vec4 v0x144f44bb0_0;
    %assign/vec4 v0x144f7cd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f740e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.30 ;
    %jmp T_2.27;
T_2.24 ;
    %load/vec4 v0x144f73a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f740e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.32 ;
    %jmp T_2.27;
T_2.25 ;
    %load/vec4 v0x144f689c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f4ee20_0, 0;
T_2.34 ;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
T_2.20 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x144f73410;
T_3 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f5ea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x144f5f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x144f7d090_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x144f71b90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x144f5f450_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x144f7d120_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x144f6d620_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x144f71570_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x144f7d120_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/u 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x144f6d620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x144f71570_0;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x144f7d120_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/u 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x144f6d6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %load/vec4 v0x144f6d620_0;
    %inv;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x144f71570_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x144f7d120_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/u 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x144f6d6b0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.23, 9;
    %load/vec4 v0x144f6d620_0;
    %inv;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %load/vec4 v0x144f71570_0;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0x144f7d120_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/u 8;
    %assign/vec4 v0x144f795c0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x144f7d120_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f795c0_0, 0;
T_3.7 ;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f795c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144f56db0;
T_4 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f39980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f34800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f20910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f35920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x144f36810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x144f55600_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
    %load/vec4 v0x144f54f60_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x144f3d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x144f52d40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f3b470, 4;
    %assign/vec4 v0x144f34800_0, 0;
    %load/vec4 v0x144f52dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f3b470, 4;
    %assign/vec4 v0x144f20910_0, 0;
    %load/vec4 v0x144f53590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f3b470, 4;
    %assign/vec4 v0x144f35920_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x144f3d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x144f4f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x144f4e480_0;
    %load/vec4 v0x144f52d40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
T_4.11 ;
    %load/vec4 v0x144f4f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x144f54ff0_0;
    %pad/u 16;
    %load/vec4 v0x144f53500_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
T_4.13 ;
    %load/vec4 v0x144f50460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x144f55c30_0;
    %load/vec4 v0x144f53500_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f3b470, 0, 4;
T_4.15 ;
T_4.9 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144f3f0d0;
T_5 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f2f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f49a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f35420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f354b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f356e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x144f39fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x144f49990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %add;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %sub;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %mul;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %div;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %and;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %or;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %and;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x144f49a60_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f49a60_0, 0;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x144f35420_0, 0;
    %load/vec4 v0x144f39f20_0;
    %load/vec4 v0x144f45e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x144f356e0_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144f25de0;
T_6 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f6e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f245f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f83b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f6e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f6fda0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x144f23f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x144f239b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x144f23920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x144f24c10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.12 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x144f82bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x144f2fcb0_0;
    %pad/u 8;
    %assign/vec4 v0x144f2bfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f83b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f6e4d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.14 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x144f81b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f83b70_0, 0;
    %load/vec4 v0x144f82c80_0;
    %assign/vec4 v0x144f245f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f6e4d0_0, 0;
T_6.16 ;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x144f24c10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.18 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x144f2fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x144f23920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
    %jmp T_6.27;
T_6.22 ;
    %load/vec4 v0x144f24c10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.28 ;
    %jmp T_6.27;
T_6.23 ;
    %load/vec4 v0x144f703b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %load/vec4 v0x144f2fcb0_0;
    %pad/u 8;
    %assign/vec4 v0x144f70930_0, 0;
    %load/vec4 v0x144f70f40_0;
    %assign/vec4 v0x144f70320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f6fda0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.30 ;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0x144f6f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f6fda0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.32 ;
    %jmp T_6.27;
T_6.25 ;
    %load/vec4 v0x144f24c10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f23920_0, 0;
T_6.34 ;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.20 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144f6f0f0;
T_7 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f57450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x144f573c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x144f68000_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x144f6c8c0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x144f549e0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %load/vec4 v0x144f68090_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x144f69070_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x144f69f60_0;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v0x144f68090_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/u 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x144f69070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x144f69f60_0;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0x144f68090_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/u 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x144f69100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x144f69070_0;
    %inv;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x144f69f60_0;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v0x144f68090_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %pad/u 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x144f69100_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v0x144f69070_0;
    %inv;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %load/vec4 v0x144f69f60_0;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %load/vec4 v0x144f68090_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/u 8;
    %assign/vec4 v0x144f54950_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x144f68090_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f54950_0, 0;
T_7.7 ;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f54950_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x144f64230;
T_8 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f46560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f309e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f30680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f1fd80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x144f4a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x144f638a0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
    %load/vec4 v0x144f64c50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x144f20050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x144f64620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f464d0, 4;
    %assign/vec4 v0x144f309e0_0, 0;
    %load/vec4 v0x144f60050_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f464d0, 4;
    %assign/vec4 v0x144f30680_0, 0;
    %load/vec4 v0x144f64590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f464d0, 4;
    %assign/vec4 v0x144f1fd80_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x144f200e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x144f5fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x144f3a5a0_0;
    %load/vec4 v0x144f64620_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
T_8.11 ;
    %load/vec4 v0x144f5fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x144f648f0_0;
    %pad/u 16;
    %load/vec4 v0x144f64980_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
T_8.13 ;
    %load/vec4 v0x144f600e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x144f63c20_0;
    %load/vec4 v0x144f64980_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f464d0, 0, 4;
T_8.15 ;
T_8.9 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x144f226d0;
T_9 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f89630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f20f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f88ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f89990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f88c10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x144f214a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x144f21530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %add;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %sub;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %mul;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %div;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %and;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %or;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %and;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x144f20f10_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f20f10_0, 0;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x144f88ca0_0, 0;
    %load/vec4 v0x144f21b90_0;
    %load/vec4 v0x144f2ff40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x144f88c10_0, 0;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x144f88550;
T_10 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f92510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f91a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f92ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f92480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f7ddb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x144f91af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x144f913a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x144f91790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x144f8e1c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.12 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x144f92f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x144f921b0_0;
    %pad/u 8;
    %assign/vec4 v0x144f93200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f92ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f92480_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.14 ;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x144f92bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f92ea0_0, 0;
    %load/vec4 v0x144f92b40_0;
    %assign/vec4 v0x144f91a60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f92480_0, 0;
T_10.16 ;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x144f8e1c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.18 ;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x144f93560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x144f91790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %load/vec4 v0x144f8e1c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.28 ;
    %jmp T_10.27;
T_10.23 ;
    %load/vec4 v0x144f6d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x144f921b0_0;
    %pad/u 8;
    %assign/vec4 v0x144f91e50_0, 0;
    %load/vec4 v0x144f92120_0;
    %assign/vec4 v0x144f6dd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f7ddb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.30 ;
    %jmp T_10.27;
T_10.24 ;
    %load/vec4 v0x144f7de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f7ddb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.32 ;
    %jmp T_10.27;
T_10.25 ;
    %load/vec4 v0x144f8e1c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f91790_0, 0;
T_10.34 ;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
T_10.20 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144f7d6f0;
T_11 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f53dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x144f541b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x144f79bd0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x144f7e7d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x144f54120_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %load/vec4 v0x144f79c60_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x144f7e110_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %load/vec4 v0x144f7e470_0;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0x144f79c60_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %pad/u 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x144f7e110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %load/vec4 v0x144f7e470_0;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0x144f79c60_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %pad/u 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x144f7e1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x144f7e110_0;
    %inv;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0 T_11.18, 8;
    %load/vec4 v0x144f7e470_0;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %load/vec4 v0x144f79c60_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %pad/u 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x144f7e1a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.23, 9;
    %load/vec4 v0x144f7e110_0;
    %inv;
    %and;
T_11.23;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %load/vec4 v0x144f7e470_0;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0x144f79c60_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %pad/u 8;
    %assign/vec4 v0x144f79900_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x144f79c60_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144f79900_0, 0;
T_11.7 ;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144f79900_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x144fa1230;
T_12 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144fa3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144fa3a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144fa3bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144fa38d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x144fa2870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x144fa1eb0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
    %load/vec4 v0x144fa1f40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x144fa3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x144fa21f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144fa31b0, 4;
    %assign/vec4 v0x144fa3a40_0, 0;
    %load/vec4 v0x144fa2290_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144fa31b0, 4;
    %assign/vec4 v0x144fa3bd0_0, 0;
    %load/vec4 v0x144fa2150_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144fa31b0, 4;
    %assign/vec4 v0x144fa38d0_0, 0;
T_12.7 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x144fa37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x144fa24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x144fa2550_0;
    %load/vec4 v0x144fa21f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
T_12.11 ;
    %load/vec4 v0x144fa2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x144fa1fd0_0;
    %pad/u 16;
    %load/vec4 v0x144fa20b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
T_12.13 ;
    %load/vec4 v0x144fa23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x144fa1d50_0;
    %load/vec4 v0x144fa20b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144fa31b0, 0, 4;
T_12.15 ;
T_12.9 ;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x144f31010;
T_13 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f888b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f78b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1fa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f34ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1f9a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x144f2c270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x144f2c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.4 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %add;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.5 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %sub;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.6 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %mul;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.7 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %div;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.8 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %and;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.9 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %or;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.10 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %and;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.11 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.12 ;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x144f78b60_0, 0;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f78b60_0, 0;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x144f1fa30_0, 0;
    %load/vec4 v0x144f2c6b0_0;
    %load/vec4 v0x144f78bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x144f1f9a0_0, 0;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x144f82090;
T_14 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144f9f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x144f9edd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9f380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9fd80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x144f9ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x144f9f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x144f9ef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x144f9ecb0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.12 ;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x144f9f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x144f9f970_0;
    %pad/u 8;
    %assign/vec4 v0x144f9f240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f9f380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f9f7a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.14 ;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x144f9f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9f380_0, 0;
    %load/vec4 v0x144f9f4c0_0;
    %assign/vec4 v0x144f9edd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9f7a0_0, 0;
T_14.16 ;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x144f9ecb0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.18 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x144f9f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x144f9ef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
    %jmp T_14.27;
T_14.22 ;
    %load/vec4 v0x144f9ecb0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.28 ;
    %jmp T_14.27;
T_14.23 ;
    %load/vec4 v0x144f9fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v0x144f9f970_0;
    %pad/u 8;
    %assign/vec4 v0x144f9fa90_0, 0;
    %load/vec4 v0x144f9f8c0_0;
    %assign/vec4 v0x144f9fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f9fd80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.30 ;
    %jmp T_14.27;
T_14.24 ;
    %load/vec4 v0x144f9fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f9fd80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.32 ;
    %jmp T_14.27;
T_14.25 ;
    %load/vec4 v0x144f9ecb0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f9ef80_0, 0;
T_14.34 ;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
T_14.20 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x144fa00c0;
T_15 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144fa1080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x144fa0fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x144fa0c30_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x144fa08b0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x144fa0f40_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %load/vec4 v0x144fa0cc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x144fa0af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0x144fa09d0_0;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %load/vec4 v0x144fa0cc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %pad/u 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x144fa0af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_15.16, 8;
    %load/vec4 v0x144fa09d0_0;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %load/vec4 v0x144fa0cc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %pad/u 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x144fa0b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.20, 9;
    %load/vec4 v0x144fa0af0_0;
    %inv;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0 T_15.18, 8;
    %load/vec4 v0x144fa09d0_0;
    %jmp/1 T_15.19, 8;
T_15.18 ; End of true expr.
    %load/vec4 v0x144fa0cc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.19, 8;
 ; End of false expr.
    %blend;
T_15.19;
    %pad/u 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x144fa0b80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.23, 9;
    %load/vec4 v0x144fa0af0_0;
    %inv;
    %and;
T_15.23;
    %flag_set/vec4 8;
    %jmp/0 T_15.21, 8;
    %load/vec4 v0x144fa09d0_0;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %load/vec4 v0x144fa0cc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %pad/u 8;
    %assign/vec4 v0x144fa0e90_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x144fa0cc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x144fa0e90_0, 0;
T_15.7 ;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa0e90_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x144fa7d60;
T_16 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144fa9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa8ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa8940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9f40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x144fa8b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0x144fa89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa8ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa8940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa9f40_0, 0;
T_16.10 ;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0x144fa8df0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
T_16.12 ;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %load/vec4 v0x144fa9220_0;
    %load/vec4 v0x144fa9460_0;
    %or;
    %load/vec4 v0x144fa8fc0_0;
    %or;
    %load/vec4 v0x144fa9050_0;
    %or;
    %assign/vec4 v0x144fa9a30_0, 0;
    %load/vec4 v0x144fa9220_0;
    %load/vec4 v0x144fa8fc0_0;
    %or;
    %load/vec4 v0x144fa90e0_0;
    %or;
    %assign/vec4 v0x144fa9b70_0, 0;
    %load/vec4 v0x144fa9220_0;
    %assign/vec4 v0x144fa9610_0, 0;
    %load/vec4 v0x144fa9460_0;
    %assign/vec4 v0x144fa9730_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144fa9f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144fa8ea0_0, 0, 32;
T_16.14 ;
    %load/vec4 v0x144fa8ea0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.15, 5;
    %ix/getv/s 4, v0x144fa8ea0_0;
    %load/vec4a v0x144fa94f0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_16.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x144fa8ea0_0;
    %load/vec4a v0x144fa94f0, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_16.18;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144fa9f40_0, 0, 1;
T_16.16 ;
    %load/vec4 v0x144fa8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x144fa8ea0_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
    %load/vec4 v0x144fa9f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
T_16.19 ;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x144fa9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa8940_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v0x144fa97c0_0;
    %assign/vec4 v0x144fa8ce0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x144fa8b50_0, 0;
T_16.22 ;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x144fa6550;
T_17 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144fa7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa7670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa7410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa7850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x144fa7a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x144fa7080_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x144fa74c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa7670_0, 0;
    %load/vec4 v0x144fa7110_0;
    %assign/vec4 v0x144fa7410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa7850_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
T_17.10 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x144fa78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa7670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa7850_0, 0;
    %load/vec4 v0x144fa7700_0;
    %assign/vec4 v0x144fa7290_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x144fa7080_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144fa7a40_0, 0;
T_17.14 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x144fa3e70;
T_18 ;
    %wait E_0x144f81330;
    %load/vec4 v0x144fa5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa5dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa6280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa6420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa6160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x144fa4fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5630_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x144f892d0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x144fa5030_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x144fa5dc0_0, 0;
    %load/vec4 v0x144fa5030_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x144fa6280_0, 0;
    %load/vec4 v0x144fa5030_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x144fa6420_0, 0;
    %load/vec4 v0x144fa5030_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x144fa6160_0, 0;
    %load/vec4 v0x144fa5030_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x144fa4fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144fa5630_0, 0;
    %load/vec4 v0x144fa5c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %jmp T_18.17;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %jmp T_18.17;
T_18.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %jmp T_18.17;
T_18.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %jmp T_18.17;
T_18.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %jmp T_18.17;
T_18.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %jmp T_18.17;
T_18.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %jmp T_18.17;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %jmp T_18.17;
T_18.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144fa4b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa51d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5370_0, 0;
    %jmp T_18.17;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5510_0, 0;
    %jmp T_18.17;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5850_0, 0;
    %jmp T_18.17;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5b90_0, 0;
    %jmp T_18.17;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5a70_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144fa5630_0, 0;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x144f8dec0;
T_19 ;
    %vpi_call/w 3 86 "$dumpfile", "cu_dump.vcd" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144f91060 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/mhui/Documents/proj_hdl/proj_minigpu/wrapper/cu/wrapper_cu.v";
    "./../../src/cu/cu.v";
    "./../../src/alu/alu.v";
    "./../../src/lsu/lsu.v";
    "./../../src/pc/pc.v";
    "./../../src/rf/xblock_rf.v";
    "./../../src/decoder/decoder.v";
    "./../../src/fetcher/fetcher.v";
    "./../../src/scheduler/scheduler.v";
