# üí´ About Me:
## About Me<br>I‚Äôm currently working on **Design-for-Test (DFT) insertion**, with a strong focus on scan-based test methodologies and test-aware RTL design. I‚Äôm interested in understanding how test logic integrates with functional design to make silicon reliable, testable, and manufacturable at scale.<br><br>
## Current Work<br>- DFT insertion at RTL and gate level <br>- Scan chain architecture, DFT constraints, and ATPG readiness <br>- Verilog/SystemVerilog RTL with emphasis on clean, synthesizable, and test-friendly design <br><br>
## Looking to Collaborate On<br>- Verilog RTL design and micro-architecture development <br>- RTL and gate-level verification (testbenches, assertions, functional coverage) <br>- DFT-focused projects involving scan, JTAG, boundary scan, and BIST <br><br>
## Looking for Help With<br>- Full-time opportunities in VLSI / DFT engineering roles <br>- Industry-oriented guidance on interviews, resume reviews, and hiring expectations in core hardware teams <br><br>
## Ask Me About<br>- DFT fundamentals and scan-based testing concepts <br>- RTL design trade-offs across area, power, performance, and testability <br>- Real-world verification and test challenges seen in silicon projects <br><br>
## Fun Fact<br>I work on making sure chips can prove they work before they ever get powered on.<br>

## üåê Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/_shreyansh0210)

# üíª Tech Stack:
![C](https://img.shields.io/badge/C-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-000000?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-1f1f1f?style=for-the-badge)
![RTL Design](https://img.shields.io/badge/RTL%20Design-2c2c2c?style=for-the-badge)
![DFT](https://img.shields.io/badge/DFT-3a3a3a?style=for-the-badge)
![Verification](https://img.shields.io/badge/Verification-444444?style=for-the-badge)
![Synthesis](https://img.shields.io/badge/Synthesis-555555?style=for-the-badge)
![STA](https://img.shields.io/badge/STA-666666?style=for-the-badge)

# üõ†Ô∏è Tools:
![ModelSim](https://img.shields.io/badge/ModelSim-0b3d91?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Vivado-8a1e1e?style=for-the-badge)
![Cadence Genus](https://img.shields.io/badge/Cadence%20Genus-c70039?style=for-the-badge)
![Cadence Modus](https://img.shields.io/badge/Cadence%20Modus-900c3f?style=for-the-badge)
![Siemens Tessent](https://img.shields.io/badge/Siemens%20Tessent-004b87?style=for-the-badge)

# üìä GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=shreyanshsharma639&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=shreyanshsharma639&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=shreyanshsharma639&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---

