--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.060 - 0.075)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y12.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y13.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X59Y13.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y13.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y13.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X59Y13.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y13.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y13.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X59Y13.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y12.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y13.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X59Y13.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 262666 paths analyzed, 4464 endpoints analyzed, 1531 failing endpoints
 1531 timing errors detected. (1521 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.785ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.703ns (Levels of Logic = 18)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X109Y149.G2    net (fanout=3)        0.864   ftop/gbe0/rxHdr_sV<66>
    SLICE_X109Y149.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.703ns (6.702ns logic, 6.001ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.720ns (Levels of Logic = 17)
  Clock Path Skew:      -0.062ns (0.638 - 0.700)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y153.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X109Y150.G1    net (fanout=3)        1.011   ftop/gbe0/rxHdr_sV<70>
    SLICE_X109Y150.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (6.572ns logic, 6.148ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.439ns (Levels of Logic = 15)
  Clock Path Skew:      -0.060ns (0.638 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y150.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X109Y152.G1    net (fanout=3)        0.990   ftop/gbe0/rxHdr_sV<78>
    SLICE_X109Y152.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.439ns (6.312ns logic, 6.127ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.414ns (Levels of Logic = 18)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/merge_fi0/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X109Y149.G2    net (fanout=3)        0.864   ftop/gbe0/rxHdr_sV<66>
    SLICE_X109Y149.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y173.G2     net (fanout=9)        0.792   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y173.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<5>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<5>_SW0
    SLICE_X98Y173.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi0/data0_reg_or0000<5>_SW0/O
    SLICE_X98Y173.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<5>
                                                       ftop/gbe0/merge_fi0/data0_reg_5_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (6.702ns logic, 5.712ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.431ns (Levels of Logic = 17)
  Clock Path Skew:      -0.062ns (0.638 - 0.700)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/merge_fi0/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y153.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X109Y150.G1    net (fanout=3)        1.011   ftop/gbe0/rxHdr_sV<70>
    SLICE_X109Y150.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y173.G2     net (fanout=9)        0.792   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y173.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<5>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<5>_SW0
    SLICE_X98Y173.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi0/data0_reg_or0000<5>_SW0/O
    SLICE_X98Y173.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<5>
                                                       ftop/gbe0/merge_fi0/data0_reg_5_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     12.431ns (6.572ns logic, 5.859ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.380ns (Levels of Logic = 18)
  Clock Path Skew:      -0.060ns (0.638 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X109Y149.F4    net (fanout=3)        0.625   ftop/gbe0/rxHdr_sV<65>
    SLICE_X109Y149.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.380ns (6.618ns logic, 5.762ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.368ns (Levels of Logic = 16)
  Clock Path Skew:      -0.070ns (0.638 - 0.708)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y153.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X109Y151.G1    net (fanout=3)        0.789   ftop/gbe0/rxHdr_sV<74>
    SLICE_X109Y151.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.368ns (6.442ns logic, 5.926ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.331ns (Levels of Logic = 18)
  Clock Path Skew:      -0.060ns (0.638 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y151.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X109Y149.F3    net (fanout=3)        0.547   ftop/gbe0/rxHdr_sV<64>
    SLICE_X109Y149.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.331ns (6.647ns logic, 5.684ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_6 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.301ns (Levels of Logic = 17)
  Clock Path Skew:      -0.084ns (0.638 - 0.722)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_6 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_6
    SLICE_X109Y150.G4    net (fanout=2)        0.592   ftop/gbe0/macAddress<6>
    SLICE_X109Y150.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.301ns (6.572ns logic, 5.729ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_71 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.319ns (Levels of Logic = 17)
  Clock Path Skew:      -0.062ns (0.638 - 0.700)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_71 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y153.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_71
    SLICE_X109Y150.G3    net (fanout=3)        0.685   ftop/gbe0/rxHdr_sV<71>
    SLICE_X109Y150.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.319ns (6.497ns logic, 5.822ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_12 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.293ns (Levels of Logic = 15)
  Clock Path Skew:      -0.081ns (0.638 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_12 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y153.YQ    Tcko                  0.596   ftop/gbe0/macAddress<13>
                                                       ftop/gbe0/macAddress_12
    SLICE_X109Y152.F4    net (fanout=2)        0.827   ftop/gbe0/macAddress<12>
    SLICE_X109Y152.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.293ns (6.329ns logic, 5.964ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_5 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.273ns (Levels of Logic = 17)
  Clock Path Skew:      -0.084ns (0.638 - 0.722)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_5 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y150.XQ    Tcko                  0.521   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_5
    SLICE_X109Y150.F2    net (fanout=2)        0.622   ftop/gbe0/macAddress<5>
    SLICE_X109Y150.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.273ns (6.514ns logic, 5.759ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_0 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.210ns (Levels of Logic = 18)
  Clock Path Skew:      -0.098ns (0.638 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_0 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y148.YQ    Tcko                  0.524   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_0
    SLICE_X109Y149.F1    net (fanout=2)        0.426   ftop/gbe0/macAddress<0>
    SLICE_X109Y149.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.210ns (6.647ns logic, 5.563ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.230ns (Levels of Logic = 16)
  Clock Path Skew:      -0.060ns (0.638 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y150.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X109Y151.F2    net (fanout=3)        0.735   ftop/gbe0/rxHdr_sV<73>
    SLICE_X109Y151.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (6.358ns logic, 5.872ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_3 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.207ns (Levels of Logic = 18)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_3 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y148.XQ    Tcko                  0.495   ftop/gbe0/macAddress<3>
                                                       ftop/gbe0/macAddress_3
    SLICE_X109Y149.G1    net (fanout=2)        0.469   ftop/gbe0/macAddress<3>
    SLICE_X109Y149.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.207ns (6.601ns logic, 5.606ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_9 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.203ns (Levels of Logic = 16)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_9 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y149.YQ    Tcko                  0.524   ftop/gbe0/macAddress<9>
                                                       ftop/gbe0/macAddress_9
    SLICE_X109Y151.F1    net (fanout=2)        0.679   ftop/gbe0/macAddress<9>
    SLICE_X109Y151.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.203ns (6.387ns logic, 5.816ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.220ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (0.638 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y150.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X107Y151.G2    net (fanout=3)        1.412   ftop/gbe0/rxHdr_sV<78>
    SLICE_X107Y151.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<3>
    SLICE_X107Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<3>
    SLICE_X107Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<5>
    SLICE_X107Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<5>
    SLICE_X107Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<7>
    SLICE_X107Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<7>
    SLICE_X107Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<9>
    SLICE_X107Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<9>
    SLICE_X107Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<11>
    SLICE_X108Y149.G4    net (fanout=3)        0.838   ftop/gbe0/Mcompar_rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510_cmp_ne0000_cy<11>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.220ns (5.792ns logic, 6.428ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_1 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.139ns (Levels of Logic = 18)
  Clock Path Skew:      -0.098ns (0.638 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_1 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y148.XQ    Tcko                  0.495   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_1
    SLICE_X109Y149.F2    net (fanout=2)        0.384   ftop/gbe0/macAddress<1>
    SLICE_X109Y149.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.139ns (6.618ns logic, 5.521ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_4 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 17)
  Clock Path Skew:      -0.084ns (0.638 - 0.722)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_4 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y150.YQ    Tcko                  0.596   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_4
    SLICE_X109Y150.F1    net (fanout=2)        0.426   ftop/gbe0/macAddress<4>
    SLICE_X109Y150.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (6.589ns logic, 5.563ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_8 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.137ns (Levels of Logic = 16)
  Clock Path Skew:      -0.087ns (0.638 - 0.725)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_8 to ftop/gbe0/merge_fi0/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y150.YQ    Tcko                  0.524   ftop/gbe0/macAddress<8>
                                                       ftop/gbe0/macAddress_8
    SLICE_X109Y151.F4    net (fanout=2)        0.613   ftop/gbe0/macAddress<8>
    SLICE_X109Y151.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y159.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y160.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.G2    net (fanout=3)        0.959   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y149.F3    net (fanout=3)        0.044   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y149.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X101Y163.F2    net (fanout=10)       1.570   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X101Y163.X     Tilo                  0.562   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.G4     net (fanout=7)        1.462   ftop/gbe0/merge_fi0_ENQ
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X98Y172.G1     net (fanout=9)        1.067   ftop/gbe0/merge_fi0/d0h
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0
    SLICE_X98Y172.F4     net (fanout=1)        0.035   ftop/gbe0/merge_fi0/data0_reg_or0000<1>_SW0/O
    SLICE_X98Y172.CLK    Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<1>
                                                       ftop/gbe0/merge_fi0/data0_reg_1_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.137ns (6.387ns logic, 5.750ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 0)
  Clock Path Skew:      6.212ns (6.932 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X99Y192.BX     net (fanout=1)        0.250   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X99Y192.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (1.212ns logic, 0.250ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 0)
  Clock Path Skew:      6.222ns (6.959 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y190.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X100Y193.BY    net (fanout=1)        0.289   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X100Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.287ns logic, 0.289ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 0)
  Clock Path Skew:      6.236ns (6.959 - 0.723)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X100Y193.BX    net (fanout=1)        0.477   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X100Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (1.252ns logic, 0.477ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.233ns (6.959 - 0.726)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y188.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y193.BY    net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.272ns logic, 0.460ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 0)
  Clock Path Skew:      6.257ns (6.959 - 0.702)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X101Y192.BX    net (fanout=1)        0.637   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X101Y192.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.212ns logic, 0.637ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.456ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.976 - 0.728)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y191.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X103Y193.BX    net (fanout=1)        4.244   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (1.212ns logic, 4.244ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (6.976 - 0.726)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y192.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X103Y193.BY    net (fanout=1)        4.219   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (1.272ns logic, 4.219ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 0)
  Clock Path Skew:      6.230ns (6.932 - 0.702)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X99Y192.BY     net (fanout=1)        4.252   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X99Y192.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.272ns logic, 4.252ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.656ns (Levels of Logic = 0)
  Clock Path Skew:      6.236ns (6.959 - 0.723)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X101Y192.BY    net (fanout=1)        4.384   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X101Y192.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (1.272ns logic, 4.384ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.889ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.959 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y193.BX    net (fanout=1)        4.677   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (1.212ns logic, 4.677ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.358 - 0.282)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_1 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y187.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<1>
                                                       ftop/gbe0/merge_fo/data0_reg_1
    SLICE_X98Y188.BY     net (fanout=2)        0.318   ftop/gbe0/merge_fo_D_OUT<1>
    SLICE_X98Y188.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.358 - 0.282)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_1 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y187.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<1>
                                                       ftop/gbe0/merge_fo/data0_reg_1
    SLICE_X98Y188.BY     net (fanout=2)        0.318   ftop/gbe0/merge_fo_D_OUT<1>
    SLICE_X98Y188.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X104Y133.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<25>
    SLICE_X104Y133.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.244ns logic, 0.316ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X104Y133.BY    net (fanout=2)        0.341   ftop/gbe0/rxDCPMesg<24>
    SLICE_X104Y133.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.336 - 0.300)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_7 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.477   ftop/gbe0/merge_fo_D_OUT<7>
                                                       ftop/gbe0/merge_fo/data0_reg_7
    SLICE_X96Y189.BY     net (fanout=2)        0.360   ftop/gbe0/merge_fo_D_OUT<7>
    SLICE_X96Y189.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.347ns logic, 0.360ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.336 - 0.300)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_7 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.477   ftop/gbe0/merge_fo_D_OUT<7>
                                                       ftop/gbe0/merge_fo/data0_reg_7
    SLICE_X96Y189.BY     net (fanout=2)        0.360   ftop/gbe0/merge_fo_D_OUT<7>
    SLICE_X96Y189.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.348ns logic, 0.360ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.474 - 0.371)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_9 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y99.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<9>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_9
    SLICE_X103Y98.BX     net (fanout=2)        0.301   ftop/gbe0/dcp_cpRespAF_dD_OUT<9>
    SLICE_X103Y98.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<9>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.431 - 0.319)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_39 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y97.XQ      Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<39>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_39
    SLICE_X101Y96.BX     net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<39>
    SLICE_X101Y96.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_29 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.478 - 0.368)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_29 to ftop/gbe0/rxDCPMesg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y134.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    SLICE_X107Y134.BX    net (fanout=2)        0.315   ftop/gbe0/rxDCPMesg<29>
    SLICE_X107Y134.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_27 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.422 - 0.316)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_27 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y95.XQ      Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<27>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_27
    SLICE_X101Y94.BX     net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<27>
    SLICE_X101Y94.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<27>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y59.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y59.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y59.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y59.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X110Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X102Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X102Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X94Y62.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X94Y62.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X108Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X108Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.532ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.266ns (0.583 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.SR     net (fanout=17)       2.730   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (2.610ns logic, 4.656ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.258ns (0.591 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y88.G2     net (fanout=9)        0.638   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y88.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y97.BY     net (fanout=1)        0.954   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y97.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (2.859ns logic, 4.150ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.258ns (0.591 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y88.G2     net (fanout=9)        0.638   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y88.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y97.BY     net (fanout=1)        0.954   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y97.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.858ns logic, 4.150ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (0.583 - 0.768)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y65.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X110Y64.G3     net (fanout=3)        0.722   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.SR     net (fanout=17)       2.730   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (2.607ns logic, 4.454ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 5)
  Clock Path Skew:      -0.206ns (0.643 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y89.F4     net (fanout=9)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y89.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X112Y94.BY     net (fanout=1)        0.763   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X112Y94.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (2.844ns logic, 4.144ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 5)
  Clock Path Skew:      -0.206ns (0.643 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y89.F4     net (fanout=9)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y89.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X112Y94.BY     net (fanout=1)        0.763   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X112Y94.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (2.843ns logic, 4.144ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.372 - 0.441)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y81.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y67.G1     net (fanout=20)       1.123   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y67.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y67.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.SR     net (fanout=17)       2.730   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (2.555ns logic, 4.546ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 5)
  Clock Path Skew:      -0.261ns (0.588 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y85.G3     net (fanout=9)        0.334   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y95.BY     net (fanout=1)        1.167   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y95.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (2.804ns logic, 4.059ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 5)
  Clock Path Skew:      -0.261ns (0.588 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y85.G3     net (fanout=9)        0.334   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y95.BY     net (fanout=1)        1.167   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y95.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (2.803ns logic, 4.059ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.409 - 0.554)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y69.G4     net (fanout=4)        0.687   ftop/gbe0/gmac/N31
    SLICE_X112Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y68.G3     net (fanout=34)       0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y56.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.089ns logic, 3.846ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.409 - 0.554)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y69.G4     net (fanout=4)        0.687   ftop/gbe0/gmac/N31
    SLICE_X112Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y68.G3     net (fanout=34)       0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y56.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.089ns logic, 3.846ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.409 - 0.554)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y69.G4     net (fanout=4)        0.687   ftop/gbe0/gmac/N31
    SLICE_X112Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y68.G3     net (fanout=34)       0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y57.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y57.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.089ns logic, 3.846ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.409 - 0.554)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y69.G4     net (fanout=4)        0.687   ftop/gbe0/gmac/N31
    SLICE_X112Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y68.G3     net (fanout=34)       0.072   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y57.CE     net (fanout=18)       1.832   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y57.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.089ns logic, 3.846ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (0.588 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y95.SR     net (fanout=17)       2.265   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y95.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.610ns logic, 4.191ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (0.583 - 0.768)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y64.G2     net (fanout=3)        0.458   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.SR     net (fanout=17)       2.730   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (2.682ns logic, 4.190ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.372 - 0.523)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y74.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X111Y67.F3     net (fanout=15)       1.421   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y69.G3     net (fanout=4)        0.671   ftop/gbe0/gmac/N31
    SLICE_X110Y69.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.SR     net (fanout=17)       2.730   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y93.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.066ns logic, 4.822ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.673 - 0.769)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y76.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X111Y66.F2     net (fanout=6)        1.475   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X111Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N20
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y75.G1     net (fanout=14)       1.015   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y75.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y75.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y75.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y70.CE     net (fanout=2)        1.345   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (3.037ns logic, 3.899ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.673 - 0.769)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y76.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X111Y66.F2     net (fanout=6)        1.475   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X111Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N20
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y75.G1     net (fanout=14)       1.015   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y75.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y75.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y75.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y70.CE     net (fanout=2)        1.345   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (3.037ns logic, 3.899ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 5)
  Clock Path Skew:      -0.201ns (0.648 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y89.G2     net (fanout=9)        0.638   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y89.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X112Y96.BY     net (fanout=1)        0.750   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X112Y96.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (2.859ns logic, 3.946ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.201ns (0.648 - 0.849)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y69.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.G4     net (fanout=3)        0.924   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y64.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.F2     net (fanout=1)        0.331   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y82.G3     net (fanout=4)        1.303   ftop/gbe0/gmac/N31
    SLICE_X112Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y89.G2     net (fanout=9)        0.638   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y89.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X112Y96.BY     net (fanout=1)        0.750   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X112Y96.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.804ns (2.858ns logic, 3.946ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.532 - 0.441)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y63.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X113Y63.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X113Y63.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.071 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y71.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y70.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y70.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.542 - 0.447)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y64.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X112Y65.BX     net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X112Y65.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.519ns logic, 0.312ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.043 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X108Y77.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X108Y77.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y84.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X112Y84.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X112Y84.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.498ns logic, 0.319ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.460 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X109Y75.BX     net (fanout=4)        0.418   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X109Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.458ns logic, 0.418ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.460 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X109Y75.BY     net (fanout=6)        0.337   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X109Y75.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.541ns logic, 0.337ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y65.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X114Y64.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X114Y64.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.061 - 0.060)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y64.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X112Y62.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X112Y62.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y81.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X112Y80.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X112Y80.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.035 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y62.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X114Y61.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X114Y61.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.071 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y71.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X111Y70.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X111Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.532 - 0.441)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y63.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X113Y63.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X113Y63.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y81.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y81.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y75.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y75.BX     net (fanout=6)        0.381   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y75.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.478ns logic, 0.381ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.061 - 0.060)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y64.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X112Y62.BY     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X112Y62.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.614ns logic, 0.297ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.043 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X108Y77.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X108Y77.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.035 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y62.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X114Y61.BY     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X114Y61.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.614ns logic, 0.314ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y84.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X112Y84.BY     net (fanout=2)        0.382   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X112Y84.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.556ns logic, 0.382ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y65.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X114Y64.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X114Y64.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y76.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y76.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y76.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y76.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y74.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2584120 paths analyzed, 41243 endpoints analyzed, 1418 failing endpoints
 1418 timing errors detected. (1418 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.101ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.714ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.714ns (6.419ns logic, 9.295ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.714ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.714ns (6.419ns logic, 9.295ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.673ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.673ns (6.419ns logic, 9.254ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.239ns (0.199 - 0.438)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y135.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X38Y137.G2     net (fanout=5)        0.719   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.698ns (6.359ns logic, 9.339ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.239ns (0.199 - 0.438)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y135.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X38Y137.G2     net (fanout=5)        0.719   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.698ns (6.359ns logic, 9.339ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.657ns (Levels of Logic = 9)
  Clock Path Skew:      -0.239ns (0.199 - 0.438)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y135.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X38Y137.G2     net (fanout=5)        0.719   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.657ns (6.359ns logic, 9.298ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y137.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X39Y137.G3     net (fanout=4)        0.459   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X39Y137.Y      Tilo                  0.561   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d56001
    SLICE_X39Y139.G1     net (fanout=2)        0.418   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d5600
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.435ns (6.278ns logic, 9.157ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y137.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X39Y137.G3     net (fanout=4)        0.459   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X39Y137.Y      Tilo                  0.561   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d56001
    SLICE_X39Y139.G1     net (fanout=2)        0.418   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d5600
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.435ns (6.278ns logic, 9.157ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.394ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y137.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X39Y137.G3     net (fanout=4)        0.459   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X39Y137.Y      Tilo                  0.561   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d56001
    SLICE_X39Y139.G1     net (fanout=2)        0.418   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d5600
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.394ns (6.278ns logic, 9.116ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.389ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y137.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X38Y137.G4     net (fanout=4)        0.410   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.389ns (6.359ns logic, 9.030ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.389ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y137.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X38Y137.G4     net (fanout=4)        0.410   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.389ns (6.359ns logic, 9.030ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.388ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y139.F4     net (fanout=3)        0.042   ftop/edp0/N276
    SLICE_X39Y139.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X39Y138.F1     net (fanout=106)      0.167   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X39Y138.X      Tilo                  0.562   ftop/edp0/N436
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X37Y139.G2     net (fanout=1)        0.339   ftop/edp0/N436
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.388ns (6.420ns logic, 8.968ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.388ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y139.F4     net (fanout=3)        0.042   ftop/edp0/N276
    SLICE_X39Y139.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X39Y138.F1     net (fanout=106)      0.167   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X39Y138.X      Tilo                  0.562   ftop/edp0/N436
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X37Y139.G2     net (fanout=1)        0.339   ftop/edp0/N436
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.388ns (6.420ns logic, 8.968ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y141.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_3_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_2
    SLICE_X38Y140.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_3_cnt<2>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.383ns (6.318ns logic, 9.065ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y141.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_3_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_2
    SLICE_X38Y140.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_3_cnt<2>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.383ns (6.318ns logic, 9.065ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.361ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X39Y137.G4     net (fanout=5)        0.359   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X39Y137.Y      Tilo                  0.561   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d56001
    SLICE_X39Y139.G1     net (fanout=2)        0.418   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d5600
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB0    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.361ns (6.304ns logic, 9.057ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.361ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X39Y137.G4     net (fanout=5)        0.359   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X39Y137.Y      Tilo                  0.561   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d56001
    SLICE_X39Y139.G1     net (fanout=2)        0.418   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d5600
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB1    net (fanout=16)       3.201   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.361ns (6.304ns logic, 9.057ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.348ns (Levels of Logic = 9)
  Clock Path Skew:      -0.403ns (0.410 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y137.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X38Y137.G4     net (fanout=4)        0.410   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X38Y137.Y      Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X39Y139.G2     net (fanout=2)        0.340   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.348ns (6.359ns logic, 8.989ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.347ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X38Y140.F3     net (fanout=5)        0.729   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y139.F4     net (fanout=3)        0.042   ftop/edp0/N276
    SLICE_X39Y139.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X39Y138.F1     net (fanout=106)      0.167   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X39Y138.X      Tilo                  0.562   ftop/edp0/N436
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X37Y139.G2     net (fanout=1)        0.339   ftop/edp0/N436
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.347ns (6.420ns logic, 8.927ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM1 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.342ns (Levels of Logic = 9)
  Clock Path Skew:      -0.387ns (0.410 - 0.797)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y141.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_3_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_2
    SLICE_X38Y140.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_3_cnt<2>
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/N434
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0_SW0
    SLICE_X39Y139.G4     net (fanout=1)        0.286   ftop/edp0/N434
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X37Y135.G2     net (fanout=3)        0.558   ftop/edp0/N276
    SLICE_X37Y135.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X37Y135.F4     net (fanout=1)        0.022   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X37Y135.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X37Y139.G3     net (fanout=99)       0.295   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X37Y139.Y      Tilo                  0.561   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata21
    SLICE_X37Y139.F4     net (fanout=2)        0.025   ftop/edp0/N308
    SLICE_X37Y139.X      Tilo                  0.562   ftop/edp0/N354
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X33Y127.G4     net (fanout=9)        1.800   ftop/edp0/N354
    SLICE_X33Y127.Y      Tilo                  0.561   ftop/edp0/bram_memory_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.F1     net (fanout=27)       1.799   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X32Y113.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_2_s1<1>
                                                       ftop/edp0/bram_memory_2_ENB1
    SLICE_X34Y106.G4     net (fanout=1)        0.580   ftop/edp0/bram_memory_2_ENB
    SLICE_X34Y106.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y16.WEB2    net (fanout=16)       3.160   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y16.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM1
                                                       ftop/edp0/bram_memory_2/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.342ns (6.318ns logic, 9.024ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.138ns (0.554 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y130.XQ    Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X110Y133.BY    net (fanout=3)        0.333   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X110Y133.CLK   Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.138ns (0.554 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y130.XQ    Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X110Y133.BY    net (fanout=3)        0.333   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X110Y133.CLK   Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.562 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X42Y48.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X42Y48.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.562 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X42Y48.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X42Y48.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.433 - 0.359)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y20.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X108Y21.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X108Y21.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.433 - 0.359)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y20.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X108Y21.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X108Y21.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_4 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (0.584 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_4 to ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.YQ      Tcko                  0.477   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_4
    SLICE_X42Y46.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<4>
    SLICE_X42Y46.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.347ns logic, 0.334ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_4 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (0.584 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_4 to ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.YQ      Tcko                  0.477   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_4
    SLICE_X42Y46.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<4>
    SLICE_X42Y46.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.348ns logic, 0.334ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.463 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y26.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X108Y29.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X108Y29.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.463 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y26.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X108Y29.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X108Y29.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.432 - 0.343)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y25.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X106Y26.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X106Y26.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.432 - 0.343)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y25.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X106Y26.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X106Y26.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.572 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_13
    SLICE_X54Y100.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X54Y100.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.552 - 0.475)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y99.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X56Y99.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X56Y99.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.572 - 0.479)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_13
    SLICE_X54Y100.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X54Y100.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.552 - 0.475)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y99.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X56Y99.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X56Y99.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.541 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y40.XQ      Tcko                  0.396   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X60Y41.BY      net (fanout=2)        0.345   ftop/cp/td<27>
    SLICE_X60Y41.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.266ns logic, 0.345ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.541 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y40.XQ      Tcko                  0.396   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X60Y41.BY      net (fanout=2)        0.345   ftop/cp/td<27>
    SLICE_X60Y41.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.267ns logic, 0.345ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.544 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y40.YQ      Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X64Y41.BY      net (fanout=2)        0.326   ftop/cp/td<26>
    SLICE_X64Y41.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.544 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y40.YQ      Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X64Y41.BY      net (fanout=2)        0.326   ftop/cp/td<26>
    SLICE_X64Y41.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_1/SR
  Location pin: SLICE_X76Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_1/SR
  Location pin: SLICE_X76Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_0/SR
  Location pin: SLICE_X76Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_0/SR
  Location pin: SLICE_X76Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_5/SR
  Location pin: SLICE_X78Y27.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_5/SR
  Location pin: SLICE_X78Y27.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_4/SR
  Location pin: SLICE_X78Y27.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_4/SR
  Location pin: SLICE_X78Y27.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_7/SR
  Location pin: SLICE_X78Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_7/SR
  Location pin: SLICE_X78Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_6/SR
  Location pin: SLICE_X78Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_6/SR
  Location pin: SLICE_X78Y26.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_3/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_3/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_2/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_2/SR
  Location pin: SLICE_X48Y84.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_5/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_5/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_4/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_4/SR
  Location pin: SLICE_X48Y85.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.101ns|            0|         1418|            2|      2584120|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.101ns|          N/A|         1418|            0|      2584120|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.532|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.785|         |    3.868|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.101|         |         |         |
sys0_clkp      |   16.101|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.101|         |         |         |
sys0_clkp      |   16.101|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2949  Score: 3840358  (Setup/Max: 3814350, Hold: 26008)

Constraints cover 2849310 paths, 0 nets, and 81834 connections

Design statistics:
   Minimum period:  16.101ns{1}   (Maximum frequency:  62.108MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 24 17:24:36 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



