INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 5.15.0-47-generic) on Tue Sep 13 08:52:11 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-springer-github/2022.1/fetching_decoding_ip'
Sourcing Tcl script '/home/goossens/goossens-springer-github/2022.1/fetching_decoding_ip/fetching_decoding_ip/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/goossens/goossens-springer-github/2022.1/fetching_decoding_ip/fetching_decoding_ip/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project fetching_decoding_ip 
INFO: [HLS 200-10] Opening project '/home/goossens/goossens-springer-github/2022.1/fetching_decoding_ip/fetching_decoding_ip'.
INFO: [HLS 200-1510] Running: set_top fetching_decoding_ip 
INFO: [HLS 200-1510] Running: add_files decode.cpp 
INFO: [HLS 200-10] Adding design file 'decode.cpp' to the project
INFO: [HLS 200-1510] Running: add_files execute.cpp 
INFO: [HLS 200-10] Adding design file 'execute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files fetch.cpp 
INFO: [HLS 200-10] Adding design file 'fetch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files fetching_decoding_ip.cpp 
INFO: [HLS 200-10] Adding design file 'fetching_decoding_ip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files immediate.cpp 
INFO: [HLS 200-10] Adding design file 'immediate.cpp' to the project
INFO: [HLS 200-1510] Running: add_files print.cpp 
INFO: [HLS 200-10] Adding design file 'print.cpp' to the project
INFO: [HLS 200-1510] Running: add_files type.cpp 
INFO: [HLS 200-10] Adding design file 'type.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench_fetching_decoding_ip.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench_fetching_decoding_ip.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/goossens/goossens-springer-github/2022.1/fetching_decoding_ip/fetching_decoding_ip/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fetching_decoding_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fetching_decoding_ip fetching_decoding_ip 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench_fetching_decoding_ip.cpp in debug mode
   Compiling ../../../../type.cpp in debug mode
   Compiling ../../../../print.cpp in debug mode
   Compiling ../../../../immediate.cpp in debug mode
   Compiling ../../../../fetching_decoding_ip.cpp in debug mode
   Compiling ../../../../fetch.cpp in debug mode
   Compiling ../../../../execute.cpp in debug mode
   Compiling ../../../../decode.cpp in debug mode
   Generating csim.exe
0000: 00500593
opcode:      4
rd:          b
func3:       0
rs1:         0
rs2:         5
func7:       0
I_TYPE
0004: 00158613
opcode:      4
rd:          c
func3:       0
rs1:         b
rs2:         1
func7:       0
I_TYPE
0008: 00c67693
opcode:      4
rd:          d
func3:       7
rs1:         c
rs2:         c
func7:       0
I_TYPE
0012: fff68713
opcode:      4
rd:          e
func3:       0
rs1:         d
rs2:        1f
func7:      7f
I_TYPE
0016: 00576793
opcode:      4
rd:          f
func3:       6
rs1:         e
rs2:         5
func7:       0
I_TYPE
0020: 00c7c813
opcode:      4
rd:         10
func3:       4
rs1:         f
rs2:         c
func7:       0
I_TYPE
0024: 00d83893
opcode:      4
rd:         11
func3:       3
rs1:        10
rs2:         d
func7:       0
I_TYPE
0028: 00b83293
opcode:      4
rd:          5
func3:       3
rs1:        10
rs2:         b
func7:       0
I_TYPE
0032: 01c81313
opcode:      4
rd:          6
func3:       1
rs1:        10
rs2:        1c
func7:       0
I_TYPE
0036: ff632393
opcode:      4
rd:          7
func3:       2
rs1:         6
rs2:        16
func7:      7f
I_TYPE
0040: 7e633e13
opcode:      4
rd:         1c
func3:       3
rs1:         6
rs2:         6
func7:      3f
I_TYPE
0044: 01c35e93
opcode:      4
rd:         1d
func3:       5
rs1:         6
rs2:        1c
func7:       0
I_TYPE
0048: 41c35f13
opcode:      4
rd:         1e
func3:       5
rs1:         6
rs2:        1c
func7:      20
I_TYPE
0052: 00008067
opcode:     19
rd:          0
func3:       0
rs1:         1
rs2:         0
func7:       0
I_TYPE
14 fetched and decoded instructions
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.5 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.34 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-112] Total CPU user time: 11.46 seconds. Total CPU system time: 1.39 seconds. Total elapsed time: 10.89 seconds; peak allocated memory: 462.793 MB.
