{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 12:41:01 2011 " "Info: Processing started: Sun Jan 09 12:41:01 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Open_JTAG -c Open_JTAG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Open_JTAG -c Open_JTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_mux:inst1\|wcks " "Info: Detected ripple clock \"clock_mux:inst1\|wcks\" as buffer" {  } { { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_mux:inst1\|wcks" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register serializer:inst\|tap_state\[1\] register serializer:inst\|tap_state\[1\] 3.866 ns " "Info: Slack time is 3.866 ns for clock \"clk\" between source register \"serializer:inst\|tap_state\[1\]\" and destination register \"serializer:inst\|tap_state\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "58.94 MHz 16.967 ns " "Info: Fmax is 58.94 MHz (period= 16.967 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.124 ns + Largest register register " "Info: + Largest register to register requirement is 20.124 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|tap_state\[1\] 3 REG LC_X3_Y5_N3 32 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X3_Y5_N3; Fanout = 32; REG Node = 'serializer:inst\|tap_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.847 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|tap_state\[1\] 3 REG LC_X3_Y5_N3 32 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X3_Y5_N3; Fanout = 32; REG Node = 'serializer:inst\|tap_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.258 ns - Longest register register " "Info: - Longest register to register delay is 16.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serializer:inst\|tap_state\[1\] 1 REG LC_X3_Y5_N3 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N3; Fanout = 32; REG Node = 'serializer:inst\|tap_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serializer:inst|tap_state[1] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.914 ns) 1.891 ns serializer:inst\|Add2~0 2 COMB LC_X3_Y5_N6 2 " "Info: 2: + IC(0.977 ns) + CELL(0.914 ns) = 1.891 ns; Loc. = LC_X3_Y5_N6; Fanout = 2; COMB Node = 'serializer:inst\|Add2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { serializer:inst|tap_state[1] serializer:inst|Add2~0 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.740 ns) 4.514 ns serializer:inst\|Equal15~2 3 COMB LC_X2_Y6_N9 3 " "Info: 3: + IC(1.883 ns) + CELL(0.740 ns) = 4.514 ns; Loc. = LC_X2_Y6_N9; Fanout = 3; COMB Node = 'serializer:inst\|Equal15~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { serializer:inst|Add2~0 serializer:inst|Equal15~2 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.511 ns) 6.290 ns serializer:inst\|tap_state~32 4 COMB LC_X3_Y6_N9 1 " "Info: 4: + IC(1.265 ns) + CELL(0.511 ns) = 6.290 ns; Loc. = LC_X3_Y6_N9; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { serializer:inst|Equal15~2 serializer:inst|tap_state~32 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 7.213 ns serializer:inst\|tap_state~33 5 COMB LC_X3_Y6_N0 1 " "Info: 5: + IC(0.723 ns) + CELL(0.200 ns) = 7.213 ns; Loc. = LC_X3_Y6_N0; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { serializer:inst|tap_state~32 serializer:inst|tap_state~33 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 8.517 ns serializer:inst\|tap_state~34 6 COMB LC_X3_Y6_N6 1 " "Info: 6: + IC(0.793 ns) + CELL(0.511 ns) = 8.517 ns; Loc. = LC_X3_Y6_N6; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { serializer:inst|tap_state~33 serializer:inst|tap_state~34 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 9.799 ns serializer:inst\|tap_state~35 7 COMB LC_X3_Y6_N2 1 " "Info: 7: + IC(0.771 ns) + CELL(0.511 ns) = 9.799 ns; Loc. = LC_X3_Y6_N2; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { serializer:inst|tap_state~34 serializer:inst|tap_state~35 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.740 ns) 12.386 ns serializer:inst\|tap_state~36 8 COMB LC_X3_Y5_N7 1 " "Info: 8: + IC(1.847 ns) + CELL(0.740 ns) = 12.386 ns; Loc. = LC_X3_Y5_N7; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { serializer:inst|tap_state~35 serializer:inst|tap_state~36 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 13.669 ns serializer:inst\|tap_state~39 9 COMB LC_X3_Y5_N0 1 " "Info: 9: + IC(0.772 ns) + CELL(0.511 ns) = 13.669 ns; Loc. = LC_X3_Y5_N0; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { serializer:inst|tap_state~36 serializer:inst|tap_state~39 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 14.946 ns serializer:inst\|tap_state~40 10 COMB LC_X3_Y5_N1 1 " "Info: 10: + IC(0.766 ns) + CELL(0.511 ns) = 14.946 ns; Loc. = LC_X3_Y5_N1; Fanout = 1; COMB Node = 'serializer:inst\|tap_state~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { serializer:inst|tap_state~39 serializer:inst|tap_state~40 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.591 ns) 16.258 ns serializer:inst\|tap_state\[1\] 11 REG LC_X3_Y5_N3 32 " "Info: 11: + IC(0.721 ns) + CELL(0.591 ns) = 16.258 ns; Loc. = LC_X3_Y5_N3; Fanout = 32; REG Node = 'serializer:inst\|tap_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { serializer:inst|tap_state~40 serializer:inst|tap_state[1] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.740 ns ( 35.31 % ) " "Info: Total cell delay = 5.740 ns ( 35.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.518 ns ( 64.69 % ) " "Info: Total interconnect delay = 10.518 ns ( 64.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.258 ns" { serializer:inst|tap_state[1] serializer:inst|Add2~0 serializer:inst|Equal15~2 serializer:inst|tap_state~32 serializer:inst|tap_state~33 serializer:inst|tap_state~34 serializer:inst|tap_state~35 serializer:inst|tap_state~36 serializer:inst|tap_state~39 serializer:inst|tap_state~40 serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.258 ns" { serializer:inst|tap_state[1] {} serializer:inst|Add2~0 {} serializer:inst|Equal15~2 {} serializer:inst|tap_state~32 {} serializer:inst|tap_state~33 {} serializer:inst|tap_state~34 {} serializer:inst|tap_state~35 {} serializer:inst|tap_state~36 {} serializer:inst|tap_state~39 {} serializer:inst|tap_state~40 {} serializer:inst|tap_state[1] {} } { 0.000ns 0.977ns 1.883ns 1.265ns 0.723ns 0.793ns 0.771ns 1.847ns 0.772ns 0.766ns 0.721ns } { 0.000ns 0.914ns 0.740ns 0.511ns 0.200ns 0.511ns 0.511ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tap_state[1] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.258 ns" { serializer:inst|tap_state[1] serializer:inst|Add2~0 serializer:inst|Equal15~2 serializer:inst|tap_state~32 serializer:inst|tap_state~33 serializer:inst|tap_state~34 serializer:inst|tap_state~35 serializer:inst|tap_state~36 serializer:inst|tap_state~39 serializer:inst|tap_state~40 serializer:inst|tap_state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.258 ns" { serializer:inst|tap_state[1] {} serializer:inst|Add2~0 {} serializer:inst|Equal15~2 {} serializer:inst|tap_state~32 {} serializer:inst|tap_state~33 {} serializer:inst|tap_state~34 {} serializer:inst|tap_state~35 {} serializer:inst|tap_state~36 {} serializer:inst|tap_state~39 {} serializer:inst|tap_state~40 {} serializer:inst|tap_state[1] {} } { 0.000ns 0.977ns 1.883ns 1.265ns 0.723ns 0.793ns 0.771ns 1.847ns 0.772ns 0.766ns 0.721ns } { 0.000ns 0.914ns 0.740ns 0.511ns 0.200ns 0.511ns 0.511ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register serializer:inst\|trst register serializer:inst\|trst 1.659 ns " "Info: Minimum slack time is 1.659 ns for clock \"clk\" between source register \"serializer:inst\|trst\" and destination register \"serializer:inst\|trst\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.504 ns + Shortest register register " "Info: + Shortest register to register delay is 1.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serializer:inst\|trst 1 REG LC_X6_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'serializer:inst\|trst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serializer:inst|trst } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.591 ns) 1.504 ns serializer:inst\|trst 2 REG LC_X6_Y7_N9 2 " "Info: 2: + IC(0.913 ns) + CELL(0.591 ns) = 1.504 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'serializer:inst\|trst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { serializer:inst|trst serializer:inst|trst } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.30 % ) " "Info: Total cell delay = 0.591 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.913 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { serializer:inst|trst serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.504 ns" { serializer:inst|trst {} serializer:inst|trst {} } { 0.000ns 0.913ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|trst 3 REG LC_X6_Y7_N9 2 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'serializer:inst\|trst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.847 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|trst 3 REG LC_X6_Y7_N9 2 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'serializer:inst\|trst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { serializer:inst|trst serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.504 ns" { serializer:inst|trst {} serializer:inst|trst {} } { 0.000ns 0.913ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|trst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|trst {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "serializer:inst\|ft_byte\[0\] db\[0\] clk 6.452 ns register " "Info: tsu for register \"serializer:inst\|ft_byte\[0\]\" (data pin = \"db\[0\]\", clock pin = \"clk\") is 6.452 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.966 ns + Longest pin register " "Info: + Longest pin to register delay is 13.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns db\[0\] 1 PIN PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'db\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { db[0] } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 320 680 856 336 "db\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns db~7 2 COMB IOC_X1_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X1_Y8_N0; Fanout = 1; COMB Node = 'db~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { db[0] db~7 } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 320 680 856 336 "db\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.508 ns) + CELL(0.740 ns) 7.380 ns serializer:inst\|ft_byte\[0\]~1 3 COMB LC_X10_Y6_N3 1 " "Info: 3: + IC(5.508 ns) + CELL(0.740 ns) = 7.380 ns; Loc. = LC_X10_Y6_N3; Fanout = 1; COMB Node = 'serializer:inst\|ft_byte\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { db~7 serializer:inst|ft_byte[0]~1 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.914 ns) 9.015 ns serializer:inst\|ft_byte\[0\]~2 4 COMB LC_X10_Y6_N8 1 " "Info: 4: + IC(0.721 ns) + CELL(0.914 ns) = 9.015 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'serializer:inst\|ft_byte\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { serializer:inst|ft_byte[0]~1 serializer:inst|ft_byte[0]~2 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.914 ns) 10.651 ns serializer:inst\|ft_byte\[0\]~5 5 COMB LC_X10_Y6_N1 1 " "Info: 5: + IC(0.722 ns) + CELL(0.914 ns) = 10.651 ns; Loc. = LC_X10_Y6_N1; Fanout = 1; COMB Node = 'serializer:inst\|ft_byte\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { serializer:inst|ft_byte[0]~2 serializer:inst|ft_byte[0]~5 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(1.183 ns) 13.966 ns serializer:inst\|ft_byte\[0\] 6 REG LC_X9_Y5_N2 25 " "Info: 6: + IC(2.132 ns) + CELL(1.183 ns) = 13.966 ns; Loc. = LC_X9_Y5_N2; Fanout = 25; REG Node = 'serializer:inst\|ft_byte\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { serializer:inst|ft_byte[0]~5 serializer:inst|ft_byte[0] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.883 ns ( 34.96 % ) " "Info: Total cell delay = 4.883 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.083 ns ( 65.04 % ) " "Info: Total interconnect delay = 9.083 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.966 ns" { db[0] db~7 serializer:inst|ft_byte[0]~1 serializer:inst|ft_byte[0]~2 serializer:inst|ft_byte[0]~5 serializer:inst|ft_byte[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.966 ns" { db[0] {} db~7 {} serializer:inst|ft_byte[0]~1 {} serializer:inst|ft_byte[0]~2 {} serializer:inst|ft_byte[0]~5 {} serializer:inst|ft_byte[0] {} } { 0.000ns 0.000ns 5.508ns 0.721ns 0.722ns 2.132ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.914ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.847 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|ft_byte\[0\] 3 REG LC_X9_Y5_N2 25 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X9_Y5_N2; Fanout = 25; REG Node = 'serializer:inst\|ft_byte\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|ft_byte[0] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|ft_byte[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|ft_byte[0] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.966 ns" { db[0] db~7 serializer:inst|ft_byte[0]~1 serializer:inst|ft_byte[0]~2 serializer:inst|ft_byte[0]~5 serializer:inst|ft_byte[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.966 ns" { db[0] {} db~7 {} serializer:inst|ft_byte[0]~1 {} serializer:inst|ft_byte[0]~2 {} serializer:inst|ft_byte[0]~5 {} serializer:inst|ft_byte[0] {} } { 0.000ns 0.000ns 5.508ns 0.721ns 0.722ns 2.132ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.914ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|ft_byte[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|ft_byte[0] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk db\[3\] serializer:inst\|db\[3\]~reg0 14.614 ns register " "Info: tco from clock \"clk\" to destination pin \"db\[3\]\" through register \"serializer:inst\|db\[3\]~reg0\" is 14.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|db\[3\]~reg0 3 REG LC_X11_Y4_N5 1 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X11_Y4_N5; Fanout = 1; REG Node = 'serializer:inst\|db\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|db[3]~reg0 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|db[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|db[3]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.391 ns + Longest register pin " "Info: + Longest register to pin delay is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serializer:inst\|db\[3\]~reg0 1 REG LC_X11_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N5; Fanout = 1; REG Node = 'serializer:inst\|db\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serializer:inst|db[3]~reg0 } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.069 ns) + CELL(2.322 ns) 6.391 ns db\[3\] 2 PIN PIN_5 0 " "Info: 2: + IC(4.069 ns) + CELL(2.322 ns) = 6.391 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'db\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { serializer:inst|db[3]~reg0 db[3] } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 320 680 856 336 "db\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 36.33 % ) " "Info: Total cell delay = 2.322 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.069 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.069 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { serializer:inst|db[3]~reg0 db[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { serializer:inst|db[3]~reg0 {} db[3] {} } { 0.000ns 4.069ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|db[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|db[3]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { serializer:inst|db[3]~reg0 db[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { serializer:inst|db[3]~reg0 {} db[3] {} } { 0.000ns 4.069ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "serializer:inst\|tdo_in\[7\] tdo clk 1.297 ns register " "Info: th for register \"serializer:inst\|tdo_in\[7\]\" (data pin = \"tdo\", clock pin = \"clk\") is 1.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 560 48 216 576 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clock_mux:inst1\|wcks 2 REG LC_X10_Y3_N2 72 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 72; REG Node = 'clock_mux:inst1\|wcks'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clock_mux:inst1|wcks } "NODE_NAME" } } { "clock_mux.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/clock_mux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns serializer:inst\|tdo_in\[7\] 3 REG LC_X11_Y5_N6 2 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X11_Y5_N6; Fanout = 2; REG Node = 'serializer:inst\|tdo_in\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { clock_mux:inst1|wcks serializer:inst|tdo_in[7] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tdo_in[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tdo_in[7] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.771 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns tdo 1 PIN PIN_50 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 2; PIN Node = 'tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tdo } "NODE_NAME" } } { "Open_JTAG.bdf" "" { Schematic "C:/AlteraWorks/91/NewOpenJtag/Open_JTAG.bdf" { { 352 16 184 368 "tdo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(1.183 ns) 6.771 ns serializer:inst\|tdo_in\[7\] 2 REG LC_X11_Y5_N6 2 " "Info: 2: + IC(4.456 ns) + CELL(1.183 ns) = 6.771 ns; Loc. = LC_X11_Y5_N6; Fanout = 2; REG Node = 'serializer:inst\|tdo_in\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { tdo serializer:inst|tdo_in[7] } "NODE_NAME" } } { "serializer.vhd" "" { Text "C:/AlteraWorks/91/NewOpenJtag/serializer.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 34.19 % ) " "Info: Total cell delay = 2.315 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 65.81 % ) " "Info: Total interconnect delay = 4.456 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.771 ns" { tdo serializer:inst|tdo_in[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.771 ns" { tdo {} tdo~combout {} serializer:inst|tdo_in[7] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { clk clock_mux:inst1|wcks serializer:inst|tdo_in[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { clk {} clk~combout {} clock_mux:inst1|wcks {} serializer:inst|tdo_in[7] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.771 ns" { tdo serializer:inst|tdo_in[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.771 ns" { tdo {} tdo~combout {} serializer:inst|tdo_in[7] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 12:41:03 2011 " "Info: Processing ended: Sun Jan 09 12:41:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
