
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003602                       # Number of seconds simulated
sim_ticks                                  3602457579                       # Number of ticks simulated
final_tick                               530568820764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153975                       # Simulator instruction rate (inst/s)
host_op_rate                                   194402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274378                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917292                       # Number of bytes of host memory used
host_seconds                                 13129.55                       # Real time elapsed on the host
sim_insts                                  2021619381                       # Number of instructions simulated
sim_ops                                    2552415291                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       156288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               182400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       123904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            123904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1221                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1425                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             968                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  968                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       497438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43383717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       532969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6217977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50632102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       497438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       532969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1030408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34394298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34394298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34394298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       497438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43383717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       532969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6217977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               85026400                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8638988                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120271                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535809                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1283964                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212179                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328182                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9184                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3125581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17281524                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120271                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3798563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1144179                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        653930                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1530985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8503347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4704784     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335440      3.94%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269399      3.17%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          652190      7.67%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175666      2.07%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228458      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165378      1.94%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92070      1.08%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879962     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8503347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3271177                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       635393                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3651300                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        920679                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532887                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4661                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20651814                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10340                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        920679                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3512292                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       142725                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3429375                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358743                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19914625                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148897                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111298                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          240                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27883306                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92941003                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92941003                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10813996                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4108                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2326                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987837                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1858424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       321544                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18827050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14939114                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29949                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6517676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19936425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8503347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2966820     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823394     21.44%     56.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200343     14.12%     70.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885300     10.41%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759560      8.93%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394125      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338382      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63407      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72016      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8503347                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87251     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17544     14.34%     85.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17583     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12448050     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212551      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483317      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793543      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14939114                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729267                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122379                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008192                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38533899                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25348765                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14557144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15061493                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56836                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735066                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242012                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        920679                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63545                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8321                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18831016                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1858424                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944627                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2314                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247913                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391889                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164591                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074702                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772702                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701727                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14566968                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14557144                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9481116                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26764321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685052                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354245                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6550418                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214266                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7582668                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2957226     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098484     27.67%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852198     11.24%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479652      6.33%     84.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392169      5.17%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159452      2.10%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189893      2.50%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95142      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358452      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7582668                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358452                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26055374                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38583633                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157543                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157543                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66128234                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20124507                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19059500                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8638988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3265839                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2666987                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       218936                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1387784                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1284822                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          337983                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9731                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3381550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17740885                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3265839                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1622805                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3847101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1140181                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        462011                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1647250                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8610136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4763035     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          316600      3.68%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          472595      5.49%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          326183      3.79%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          230312      2.67%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224274      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136048      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          288140      3.35%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1852949     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8610136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053584                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3476464                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       486487                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3674313                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53625                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        919246                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21254537                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        919246                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3673683                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51060                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       154524                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3526822                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       284797                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20615395                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        118555                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        97220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28915841                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95967951                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95967951                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17767513                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11148317                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3710                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1772                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           848718                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1894016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       964667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11571                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       348386                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19203112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15323165                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30486                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6419826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19675138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8610136                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.913184                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3056817     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1709029     19.85%     55.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1282076     14.89%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       833737      9.68%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       823020      9.56%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       403401      4.69%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355525      4.13%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65710      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80821      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8610136                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83410     71.41%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16587     14.20%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16806     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12819711     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193451      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1765      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1507478      9.84%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800760      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15323165                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773722                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116803                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007623                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39403755                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25626515                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14898997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15439968                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48480                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       739414                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          667                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230321                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        919246                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26504                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5200                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19206654                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1894016                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       964667                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1772                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252216                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15041497                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1407121                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281668                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2189930                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2137061                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            782809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741118                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14905606                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14898997                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9656827                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27444759                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724623                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10330745                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12734135                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6472542                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       220509                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7690890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2925575     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2209128     28.72%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       833663     10.84%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       466794      6.07%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398747      5.18%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178259      2.32%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171624      2.23%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       115528      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       391572      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7690890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10330745                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12734135                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1888948                       # Number of memory references committed
system.switch_cpus1.commit.loads              1154602                       # Number of loads committed
system.switch_cpus1.commit.membars               1766                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1847527                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11464046                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263375                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       391572                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26505995                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39333216                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10330745                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12734135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10330745                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836241                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836241                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195828                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195828                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67555939                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20730262                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19524503                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3532                       # number of misc regfile writes
system.l20.replacements                          1235                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          906997                       # Total number of references to valid blocks.
system.l20.sampled_refs                         66771                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.583697                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        38500.785995                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.957490                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   639.713006                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26270.543509                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.587475                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.009761                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.400857                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6070                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6070                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2582                       # number of Writeback hits
system.l20.Writeback_hits::total                 2582                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6070                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6070                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6070                       # number of overall hits
system.l20.overall_hits::total                   6070                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1221                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1235                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1221                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1235                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1221                       # number of overall misses
system.l20.overall_misses::total                 1235                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1302752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    112720489                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      114023241                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1302752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    112720489                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       114023241                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1302752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    112720489                       # number of overall miss cycles
system.l20.overall_miss_latency::total      114023241                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7291                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7305                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2582                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2582                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7291                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7305                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7291                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7305                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.167467                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169062                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167467                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169062                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167467                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169062                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92318.172809                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92326.510931                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92318.172809                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92326.510931                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92318.172809                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92326.510931                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 778                       # number of writebacks
system.l20.writebacks::total                      778                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1221                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1235                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1221                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1235                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1221                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1235                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    103636336                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    104836190                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    103636336                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    104836190                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    103636336                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    104836190                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169062                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169062                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169062                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84878.244062                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84887.603239                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84878.244062                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84887.603239                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84878.244062                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84887.603239                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           190                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          366379                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65726                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.574339                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        45992.167602                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.967669                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    87.864729                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                19250                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.701785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001341                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.293732                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3300                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3301                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1161                       # number of Writeback hits
system.l21.Writeback_hits::total                 1161                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3300                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3301                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3300                       # number of overall hits
system.l21.overall_hits::total                   3301                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          175                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  190                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          175                       # number of demand (read+write) misses
system.l21.demand_misses::total                   190                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          175                       # number of overall misses
system.l21.overall_misses::total                  190                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1222954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     14665135                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       15888089                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1222954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     14665135                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        15888089                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1222954                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     14665135                       # number of overall miss cycles
system.l21.overall_miss_latency::total       15888089                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3475                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1161                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1161                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3475                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3491                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3475                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3491                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.050360                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.054426                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.050360                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.054426                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.050360                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.054426                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83800.771429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83621.521053                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83800.771429                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83621.521053                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83800.771429                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83621.521053                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 190                       # number of writebacks
system.l21.writebacks::total                      190                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          175                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             190                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          175                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              190                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          175                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             190                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     13306979                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     14413314                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     13306979                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     14413314                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     13306979                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     14413314                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050360                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.054426                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.050360                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.054426                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.050360                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.054426                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76039.880000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 75859.547368                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76039.880000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 75859.547368                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76039.880000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 75859.547368                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957459                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538586                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015168.181087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957459                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1530969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1530969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1530969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1530969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1530969                       # number of overall hits
system.cpu0.icache.overall_hits::total        1530969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1511022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1511022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1511022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1511022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1511022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1511022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1530985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1530985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1530985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1530985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1530985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1530985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94438.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94438.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94438.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1324422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1324422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1324422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94601.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7291                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720138                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7547                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21825.909368                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.457425                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.542575                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872881                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127119                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755762                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755762                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15755                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15755                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15755                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    576384022                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    576384022                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    576384022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    576384022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    576384022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    576384022                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014694                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014694                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36584.196890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36584.196890                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36584.196890                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36584.196890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36584.196890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36584.196890                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2582                       # number of writebacks
system.cpu0.dcache.writebacks::total             2582                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8464                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8464                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8464                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8464                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8464                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7291                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7291                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    163023752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    163023752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    163023752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    163023752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    163023752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    163023752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22359.587437                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22359.587437                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22359.587437                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22359.587437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22359.587437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22359.587437                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966953                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002943517                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170873.413420                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966953                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740332                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1647231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1647231                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1647231                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1647231                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1647231                       # number of overall hits
system.cpu1.icache.overall_hits::total        1647231                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1521855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1521855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1647250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1647250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1647250                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1647250                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1647250                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1647250                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3475                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148174485                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3731                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39714.415706                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.398630                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.601370                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1070612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1070612                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730815                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1769                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1769                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1766                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1801427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1801427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1801427                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1801427                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7000                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7000                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7000                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    165897420                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    165897420                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    165897420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    165897420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    165897420                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    165897420                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1077612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1077612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       730815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       730815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1808427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1808427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1808427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1808427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006496                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003871                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003871                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003871                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23699.631429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23699.631429                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23699.631429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23699.631429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23699.631429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23699.631429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1161                       # number of writebacks
system.cpu1.dcache.writebacks::total             1161                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3525                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3525                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3525                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3475                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3475                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3475                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3475                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3475                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     41499106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     41499106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     41499106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     41499106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     41499106                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     41499106                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001922                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001922                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001922                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001922                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11942.188777                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11942.188777                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11942.188777                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11942.188777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11942.188777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11942.188777                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
