// Seed: 2815943363
module module_0 (
    input  logic id_0,
    output tri1  id_1,
    input  logic id_2,
    input  logic id_3
);
  logic id_4;
  assign id_1[1] = id_0;
  logic id_5;
  assign id_4 = 1;
  id_6(
      id_2, 1, 1
  );
endmodule
`define pp_4 0
