-- Copyright (C) 2025  Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Altera and sold by Altera or its authorized distributors.  Please
-- refer to the Altera Software License Subscription Agreements 
-- on the Quartus Prime software download page.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

-- DATE "06/22/2025 19:38:35"

-- 
-- Device: Altera EP4CE6F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopDE IS
    PORT (
	CLOCK : IN std_logic;
	Reset : IN std_logic;
	Regin : IN std_logic_vector(4 DOWNTO 0);
	PC : OUT std_logic_vector(31 DOWNTO 0);
	Estado : OUT std_logic_vector(3 DOWNTO 0);
	DEBUG_INSTR : OUT std_logic_vector(31 DOWNTO 0)
	);
END TopDE;

-- Design Ports Information
-- Regin[0]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Regin[1]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Regin[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Regin[3]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Regin[4]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[3]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[4]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[5]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[7]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[9]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[11]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[15]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[16]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[17]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[18]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[19]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[20]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[21]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[22]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[23]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[24]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[25]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[26]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[29]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[30]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Estado[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Estado[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Estado[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Estado[3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[5]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[10]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[11]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[12]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[13]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[14]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[15]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[17]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[18]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[19]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[20]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[21]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[22]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[24]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[25]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[26]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[27]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[28]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[29]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[30]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_INSTR[31]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopDE IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_Regin : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Estado : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DEBUG_INSTR : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \s_clock_cpu~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Regin[0]~input_o\ : std_logic;
SIGNAL \Regin[1]~input_o\ : std_logic;
SIGNAL \Regin[2]~input_o\ : std_logic;
SIGNAL \Regin[3]~input_o\ : std_logic;
SIGNAL \Regin[4]~input_o\ : std_logic;
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \PC[10]~output_o\ : std_logic;
SIGNAL \PC[11]~output_o\ : std_logic;
SIGNAL \PC[12]~output_o\ : std_logic;
SIGNAL \PC[13]~output_o\ : std_logic;
SIGNAL \PC[14]~output_o\ : std_logic;
SIGNAL \PC[15]~output_o\ : std_logic;
SIGNAL \PC[16]~output_o\ : std_logic;
SIGNAL \PC[17]~output_o\ : std_logic;
SIGNAL \PC[18]~output_o\ : std_logic;
SIGNAL \PC[19]~output_o\ : std_logic;
SIGNAL \PC[20]~output_o\ : std_logic;
SIGNAL \PC[21]~output_o\ : std_logic;
SIGNAL \PC[22]~output_o\ : std_logic;
SIGNAL \PC[23]~output_o\ : std_logic;
SIGNAL \PC[24]~output_o\ : std_logic;
SIGNAL \PC[25]~output_o\ : std_logic;
SIGNAL \PC[26]~output_o\ : std_logic;
SIGNAL \PC[27]~output_o\ : std_logic;
SIGNAL \PC[28]~output_o\ : std_logic;
SIGNAL \PC[29]~output_o\ : std_logic;
SIGNAL \PC[30]~output_o\ : std_logic;
SIGNAL \PC[31]~output_o\ : std_logic;
SIGNAL \Estado[0]~output_o\ : std_logic;
SIGNAL \Estado[1]~output_o\ : std_logic;
SIGNAL \Estado[2]~output_o\ : std_logic;
SIGNAL \Estado[3]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[0]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[1]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[2]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[3]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[4]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[5]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[6]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[7]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[8]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[9]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[10]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[11]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[12]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[13]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[14]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[15]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[16]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[17]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[18]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[19]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[20]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[21]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[22]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[23]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[24]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[25]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[26]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[27]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[28]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[29]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[30]~output_o\ : std_logic;
SIGNAL \DEBUG_INSTR[31]~output_o\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \s_clock_cpu~0_combout\ : std_logic;
SIGNAL \s_clock_cpu~feeder_combout\ : std_logic;
SIGNAL \s_clock_cpu~q\ : std_logic;
SIGNAL \s_clock_cpu~clkctrl_outclk\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_READ_2~q\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_WB~q\ : std_logic;
SIGNAL \Controller_inst|Equal0~1_combout\ : std_logic;
SIGNAL \Controller_inst|Selector3~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~0_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_BEQ_EXEC~1_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_BEQ_EXEC~q\ : std_logic;
SIGNAL \Datapath_inst|Mux0~0_combout\ : std_logic;
SIGNAL \Controller_inst|Equal0~2_combout\ : std_logic;
SIGNAL \Controller_inst|Selector3~1_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_ALU_WB~q\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_JAL_EXEC~5_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_JAL_EXEC~q\ : std_logic;
SIGNAL \Controller_inst|WideOr9~combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[10]~feeder_combout\ : std_logic;
SIGNAL \Controller_inst|Selector0~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux27~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux27~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux28~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux28~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[4]~28_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~605_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~606_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~65_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~602_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~603_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~600_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~64_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~14_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~601_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~604_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~598_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~599_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~607_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~588_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~589_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][4]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~595_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~596_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][4]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~590_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~591_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~592_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~593_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~594_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~597_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[4]~608_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[5]~27_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~63_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~581_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~582_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~579_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~580_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~583_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~62_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~577_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~578_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~584_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][5]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~585_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~586_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][5]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~567_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~568_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~574_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~575_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][5]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~571_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~572_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~569_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~570_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~573_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~576_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[5]~587_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[6]~26_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~558_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~60_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~559_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~61_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~560_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~561_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~562_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~563_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~564_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~556_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~557_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~565_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][6]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~553_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~554_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~546_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~547_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~550_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~551_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][6]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~548_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~549_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~552_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~555_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[6]~566_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~59_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[7]~25_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~539_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~540_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~537_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~538_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~541_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~542_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~543_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~535_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~58_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~536_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~544_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][7]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~525_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~526_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~532_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~533_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~527_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~528_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~529_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][7]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~530_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~531_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~534_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[7]~545_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[7]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Mux12~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux3~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~123_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~30_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out[23]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~101_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][28]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~102_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~94_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~95_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~96_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~97_combout\ : std_logic;
SIGNAL \Datapath_inst|Imm_gen_inst|Mux31~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux17~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux17~1_combout\ : std_logic;
SIGNAL \Controller_inst|ALUOp[0]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~71_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~16_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~390_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~391_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~49_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][14]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~392_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~393_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~394_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][14]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~395_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~396_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~388_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~389_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~397_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][14]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~385_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~386_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~382_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~383_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~380_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~381_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~384_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][14]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~378_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~379_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~387_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[14]~398_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[14]~18_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~68_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~416_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~417_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~409_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~410_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~411_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~412_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux16~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux16~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~74_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~367_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~368_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~374_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~375_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~48_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~371_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~372_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~369_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~370_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~373_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~376_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~357_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~358_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][15]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~364_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~365_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~359_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~360_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~361_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][15]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~362_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~363_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~366_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[15]~377_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~17_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[15]~17_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~73\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~75_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux16~0_combout\ : std_logic;
SIGNAL \Controller_inst|ALUOp[1]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux30~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux16~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[15]~17_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~367_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~368_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~374_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~375_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~369_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~370_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~371_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~372_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~373_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~376_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~357_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~358_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~364_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~365_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~361_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~362_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~359_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~360_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~363_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~366_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[15]~377_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux15~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux15~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~348_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~349_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~47_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][16]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~350_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~351_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~352_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~346_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~347_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~353_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~354_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~355_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~340_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~341_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~338_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~339_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~342_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~343_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~344_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][16]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~336_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~337_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~345_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[16]~356_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~18_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[16]~16_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux15~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~77_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~76\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~78_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux15~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[16]~16_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][16]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~343_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~344_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~336_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~337_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~340_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~341_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~338_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~339_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~342_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~345_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~346_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~347_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~350_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~351_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~348_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~349_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~352_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~353_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~354_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~355_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[16]~356_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux14~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux14~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~315_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~316_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][17]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~322_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~323_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~317_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~318_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~319_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][17]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~320_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~321_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~324_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~325_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~326_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~327_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~328_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~46_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~329_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~330_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~331_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~332_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][17]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~333_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~334_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[17]~335_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~19_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[17]~15_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux14~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~80_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~79\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~81_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux14~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[17]~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~322_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~323_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~317_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~318_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~319_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~320_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~321_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~315_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~316_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~324_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~325_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~326_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~332_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~333_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~329_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~330_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~327_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~328_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~331_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~334_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[17]~335_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~50_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~413_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~414_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~415_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~418_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~406_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~407_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~399_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~400_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][13]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][13]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~403_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~404_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~401_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~402_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~405_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~408_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[13]~419_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[13]~19_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux19~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux19~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~65_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[11]~21_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~441_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~442_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][11]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~448_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~449_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][11]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~445_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~446_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~443_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~444_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~447_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~450_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~453_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~454_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~52_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~455_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~456_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~457_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~451_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~452_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~458_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~459_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~460_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[11]~461_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[11]~21_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux20~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux20~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux20~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux20~5_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~62_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux21~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux22~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux21~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux21~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~114_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[9]~23_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][9]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~490_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~491_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~483_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~484_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][9]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~487_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~488_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~485_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~486_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~489_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~492_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~493_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~494_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~500_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~501_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~495_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~496_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~54_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~497_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~55_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~498_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~499_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~502_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[9]~503_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[9]~23_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~10_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[8]~24_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~514_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~515_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~516_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~517_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~56_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~518_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~57_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~519_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~520_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~521_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~522_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~523_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][8]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~504_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~505_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~506_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~507_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~508_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~509_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~510_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][8]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~511_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~512_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~513_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[8]~524_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[8]~24_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~55_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux2~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~124_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~73_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~74_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~80_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~81_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][30]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~49_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~50_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~44_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~45_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~46_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~47_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~48_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][30]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~42_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~43_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~51_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~54_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~55_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~33_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][30]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~56_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~57_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~58_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~52_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~53_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~59_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][30]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~60_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~61_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[30]~62_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~32_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[30]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux1~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~125_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux4~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~122_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][26]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~143_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~144_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~136_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~137_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux10~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~241_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~242_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][21]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~248_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~249_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~243_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~244_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~42_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~245_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~246_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~247_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~250_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~238_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~239_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~231_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~232_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~233_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~234_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~235_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][21]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~236_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~237_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~240_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[21]~251_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~23_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[21]~11_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux10~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~116_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~22_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~269_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~270_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~262_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~263_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~43_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][20]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~266_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~267_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~264_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~265_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~268_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~271_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~254_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~255_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~256_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~257_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~258_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~252_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~253_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][20]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~259_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~260_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~261_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[20]~272_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[20]~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~273_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~274_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][19]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~280_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~281_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][19]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~277_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~278_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~275_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~276_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~279_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~282_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~283_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~284_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~290_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~291_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~44_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~287_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~288_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~285_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~286_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~289_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~292_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[19]~293_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~21_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[19]~13_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~86_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux13~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux13~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux13~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~83_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~82\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~84_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux13~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~45_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][18]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[18]~14_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~308_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~309_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~306_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~307_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~310_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~311_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~312_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~304_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~305_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~313_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][18]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~301_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~302_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~298_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~299_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~296_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~297_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~300_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][18]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~294_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~295_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~303_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[18]~314_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~20_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[18]~14_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~85\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~88\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~90\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~91_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux10~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[21]~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][21]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~231_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~232_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~238_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~239_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~233_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~234_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~235_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~236_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~237_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~240_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~241_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~242_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~248_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~249_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~245_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~246_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~243_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~244_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~247_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~250_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[21]~251_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux9~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~220_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~221_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~227_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~228_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~41_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][22]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~224_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~225_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~222_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~223_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~226_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~229_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][22]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~210_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~211_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][22]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~217_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~218_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~214_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~215_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~212_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~213_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~216_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~219_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[22]~230_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~24_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[22]~10_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux9~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~117_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~92\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~93_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux9~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[22]~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~210_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~211_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~217_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~218_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~214_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~215_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~212_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~213_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~216_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~219_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~220_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~221_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~227_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~228_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~222_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~223_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~224_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~225_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~226_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~229_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[22]~230_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~25_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~199_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~200_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][23]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~206_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~207_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~201_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~202_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~40_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~203_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~204_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~205_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~208_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~189_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~190_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~196_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~197_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~193_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][23]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~194_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~191_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~192_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~195_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~198_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[23]~209_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[23]~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux8~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~118_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~94\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~95_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux8~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux8~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[23]~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][23]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~189_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~190_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~196_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~197_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~193_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~194_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~191_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~192_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~195_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~198_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~199_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~200_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~201_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~202_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~203_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~204_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~205_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~206_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~207_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~208_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[23]~209_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~26_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~185_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][24]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~186_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~178_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~179_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~180_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~181_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~39_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][24]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~182_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~183_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~184_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~187_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][24]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~175_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~176_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][24]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~168_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~169_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~170_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~171_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~172_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~173_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~174_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~177_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[24]~188_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[24]~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux7~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux7~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~119_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~96\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~97_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux7~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[24]~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~175_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~176_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~168_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~169_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~170_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~171_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~172_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~173_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~174_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~177_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~185_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~186_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~178_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~179_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~180_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~181_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~182_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~183_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~184_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~187_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[24]~188_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux6~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~147_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~148_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~149_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~150_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][25]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~151_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~152_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~153_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][25]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~154_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~155_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~156_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~157_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~158_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~159_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~160_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~38_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~161_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~162_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~163_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~164_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~165_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~166_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[25]~167_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~27_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[25]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux6~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~120_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~98\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~99_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux6~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[25]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~157_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~158_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~164_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~165_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~161_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~162_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~159_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~160_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~163_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~166_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~147_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~148_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~149_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~150_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~151_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~152_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~153_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~154_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~155_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~156_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[25]~167_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~37_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][26]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~140_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~141_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~138_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~139_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~142_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~145_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][26]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~126_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~127_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][26]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~133_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~134_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~128_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~129_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~130_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~131_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~132_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~135_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[26]~146_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~28_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[26]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~100\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~101_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux5~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux5~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[26]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~136_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~137_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~143_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~144_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~140_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~141_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~138_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~139_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~142_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~145_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~126_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~127_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~133_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~134_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~130_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~131_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~128_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~129_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~132_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~135_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[26]~146_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux5~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~121_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~102\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~104\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~106\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~108\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~109_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux1~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux1~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[30]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~44_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~45_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~46_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~47_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~48_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~42_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~43_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~49_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~50_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~51_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~54_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~55_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~56_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~57_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~58_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~52_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~53_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~59_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~60_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~61_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[30]~62_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~21_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~22_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][31]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~28_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~29_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~23_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~24_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][31]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~25_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~26_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~27_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~30_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~31_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~32_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~33_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~34_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~32_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~35_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~36_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~37_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~38_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~39_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~40_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[31]~41_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~33_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[31]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux0~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~126_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~110\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~111_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux0~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux0~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[31]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~28_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~29_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~21_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~22_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~23_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~24_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~25_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~26_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~27_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~30_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~31_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~32_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~35_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~36_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~33_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~34_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~37_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~38_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~39_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~40_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[31]~41_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~34_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][29]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~77_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~78_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~75_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~76_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~79_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~82_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][29]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~70_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~71_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~63_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~64_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][29]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~67_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~68_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~65_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~66_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~69_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~72_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[29]~83_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~31_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[29]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~107_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux2~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux2~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[29]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][29]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~80_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~81_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~73_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~74_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~75_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~76_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~77_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~78_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~79_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~82_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~70_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~71_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~63_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~64_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~65_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~66_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~67_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~68_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~69_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~72_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[29]~83_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux24~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~52_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux25~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~49_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux26~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~46_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux27~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux27~4_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~43_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~600_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~601_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~602_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~603_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~604_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~598_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~599_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~605_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~606_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~607_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~592_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~593_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~590_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~591_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~594_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~588_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~589_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~595_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~596_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~597_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[4]~608_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[4]~28_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~40_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~640_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~641_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~642_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~643_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~69_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~68_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~644_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~645_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~646_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~647_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~648_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~649_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][2]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~630_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~631_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~632_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~633_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~634_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~635_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~636_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][2]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~637_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~638_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~639_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[2]~650_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[2]~30_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux30~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux30~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~34_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux31~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux31~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux31~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux31~3_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~29_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~5_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux13~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux14~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux15~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux16~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux17~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux18~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux19~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux20~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux22~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux31~4_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~13_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~15_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~17_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~19_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~21_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~23_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~25_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~27_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~29_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~31_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~33_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~35_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~37_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~39_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~41_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~43_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~45_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~47_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~49_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~51_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~53_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~55_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~57_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~59_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~61_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|LessThan0~62_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~31_cout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~32_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~28_combout\ : std_logic;
SIGNAL \Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~3_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~6_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[0]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~24_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][0]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~14_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~16_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~17_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~18_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~19_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][0]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][0]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[0]~20_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[0]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~33\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~36\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~39\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~42\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~45\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~48\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~51\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~54\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~57\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~59\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~61\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~64\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~67\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~70\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~72_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux17~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux17~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[14]~18_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~378_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~379_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~380_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~381_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~382_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~383_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~384_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~385_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~386_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~387_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~388_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~389_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~392_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~393_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~390_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~391_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~394_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~395_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~396_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~397_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[14]~398_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~35_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][28]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~98_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~99_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~100_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~103_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~88_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~89_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~86_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~87_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~90_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][28]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~84_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~85_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][28]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~91_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~92_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~93_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[28]~104_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[28]~4_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~105_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux3~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux3~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[28]~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~94_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~95_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~96_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~97_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~98_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~99_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~100_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~101_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~102_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~103_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~84_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~85_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~86_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~87_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~88_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~89_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~90_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~91_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~92_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~93_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[28]~104_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux18~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux18~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux18~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~69_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux18~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[13]~19_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][13]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~399_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~400_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~406_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~407_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~403_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~404_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~401_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~402_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~405_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~408_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~409_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~410_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~416_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~417_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~413_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~414_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~411_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~412_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~415_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~418_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[13]~419_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~619_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~620_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~621_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~622_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~66_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~623_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~67_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~624_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~625_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~626_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~627_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~628_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][3]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~613_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~614_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~611_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~612_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~615_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][3]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~616_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~617_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~609_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~610_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~618_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[3]~629_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~5_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[3]~29_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux28~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~41_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux28~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALUOut_reg|reg_out[3]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[3]~29_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~626_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~627_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~619_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~620_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~623_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~624_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~621_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~622_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~625_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~628_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~609_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~610_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~616_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~617_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~613_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~614_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~611_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~612_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~615_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~618_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[3]~629_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[8]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~430_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~431_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~51_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~434_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~435_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~432_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~433_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~436_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~437_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~438_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~439_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][12]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~427_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~428_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][12]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~420_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~421_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~422_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~423_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~424_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~425_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~426_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~429_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[12]~440_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~14_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[12]~20_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux19~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~66_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux19~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[12]~20_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~437_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~438_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~430_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~431_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~432_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~433_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~434_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~435_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~436_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~439_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~427_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~428_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~420_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~421_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~424_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~425_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~422_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~423_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~426_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~429_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[12]~440_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux29~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux29~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~37_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~38_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux29~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux29~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALUOut_reg|reg_out[2]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[2]~30_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~637_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~638_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~630_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~631_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~632_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~633_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~634_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~635_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~636_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~639_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~647_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~648_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~644_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~645_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~642_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~643_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~646_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~640_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~641_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~649_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[2]~650_combout\ : std_logic;
SIGNAL \Datapath_inst|Imm_gen_inst|Mux31~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Imm_gen_inst|Mux31~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux0~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux11~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~115_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~89_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux11~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux11~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[20]~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][20]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~254_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~255_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~256_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~257_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~258_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~252_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~253_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~259_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~260_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~261_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~266_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~267_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~264_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~265_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~268_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~269_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~270_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~262_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~263_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~271_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[20]~272_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Equal0~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~651_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~652_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][1]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~658_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~659_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~653_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~654_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][1]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~655_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~656_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~657_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~660_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~668_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~669_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~70_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~665_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~666_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~663_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~664_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~667_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~661_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~662_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~670_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[1]~671_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~3_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[1]~31_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux30~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~35_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux30~3_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[1]~31_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~661_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~662_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~663_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~664_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~665_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~666_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~667_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~668_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~669_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~670_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~651_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~652_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~658_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~659_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~655_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~656_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~653_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~654_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~657_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~660_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[1]~671_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_JAL_EXEC~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux12~5_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux12~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~87_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux12~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[19]~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][19]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~290_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~291_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~283_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~284_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~285_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~286_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~287_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~288_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~289_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~292_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~280_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~281_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~273_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~274_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~277_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~278_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~275_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~276_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~279_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~282_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[19]~293_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~453_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~454_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~455_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~456_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~457_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~451_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~452_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~458_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~459_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~460_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~448_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~449_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~441_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~442_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~443_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~444_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~445_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~446_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~447_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~450_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[11]~461_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[10]~22_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][10]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~469_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~470_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~466_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~467_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][10]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~464_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~465_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~468_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~462_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~463_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~471_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~472_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~473_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~474_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~53_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~475_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~476_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~477_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~478_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][10]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~479_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~480_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~481_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[10]~482_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[11]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~105_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~106_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][27]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~112_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~113_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][27]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~109_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~110_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~107_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~108_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~111_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~114_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~122_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~123_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~115_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~116_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~117_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~118_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs~36_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~119_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~120_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~121_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~124_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[27]~125_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~29_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[27]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux4~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~103_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux4~1_combout\ : std_logic;
SIGNAL \Datapath_inst|s_write_data_reg[27]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~115_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~116_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~122_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~123_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~119_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~120_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~117_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~118_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~121_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~124_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~107_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~108_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~109_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~110_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~111_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~105_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~106_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~112_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~113_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~114_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[27]~125_combout\ : std_logic;
SIGNAL \Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux20~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~63_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux20~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ : std_logic;
SIGNAL \Controller_inst|Equal0~0_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_MEM_ADDR~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_ADDR~q\ : std_logic;
SIGNAL \Controller_inst|Selector4~0_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~476_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~477_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~474_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~475_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~478_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~479_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~480_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~472_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~473_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~481_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~469_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~470_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~462_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~463_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~466_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~467_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~464_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~465_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~468_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~471_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[10]~482_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[10]~22_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~60_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux21~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux21~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~4_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~3_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~5_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~8_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~9_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~7_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~10_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~6_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Equal0~11_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~113_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~58_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux22~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux22~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[23]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~516_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~517_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~518_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~519_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~520_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~514_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~515_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~521_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~522_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~523_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~504_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~505_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~508_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~509_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~506_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~507_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~510_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~511_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~512_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~513_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[8]~524_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux23~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux23~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~56_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux23~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~529_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~530_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~527_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~528_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~531_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~532_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~533_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~525_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~526_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~534_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~539_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~540_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~537_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~538_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~541_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~535_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~536_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~542_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~543_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~544_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[7]~545_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[7]~25_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~53_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux24~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux24~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~550_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~551_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~548_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~549_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~552_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~553_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~554_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~546_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~547_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~555_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~556_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~557_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~563_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~564_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~560_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~561_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~558_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~559_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~562_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~565_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[6]~566_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[6]~26_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~50_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux25~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux25~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_EXEC_R~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_EXEC_R~q\ : std_logic;
SIGNAL \Controller_inst|Selector2~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~569_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~570_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~571_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~572_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~573_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~574_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~575_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~567_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~568_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~576_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~584_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~585_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~577_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~578_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~579_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~580_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~581_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~582_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~583_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~586_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGA[5]~587_combout\ : std_logic;
SIGNAL \Datapath_inst|s_alu_a[5]~27_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~47_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux26~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux26~1_combout\ : std_logic;
SIGNAL \Datapath_inst|ALUOut_reg|reg_out[5]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~500_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~501_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~493_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~494_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~497_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~498_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~495_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~496_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~499_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~502_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~490_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~491_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~483_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~484_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~487_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~488_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~485_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~486_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~489_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~492_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[9]~503_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux30~2_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Add0~44_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux27~0_combout\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux27~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_MEM_READ_1~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_READ_1~q\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ : std_logic;
SIGNAL \Controller_inst|Mux0~0_combout\ : std_logic;
SIGNAL \Controller_inst|Selector0~3_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_WRITE_2~q\ : std_logic;
SIGNAL \Controller_inst|Selector0~2_combout\ : std_logic;
SIGNAL \Controller_inst|Selector0~1_combout\ : std_logic;
SIGNAL \Controller_inst|Selector0~4_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_FETCH_1~q\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_FETCH_2~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_FETCH_2~q\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_DECODE~feeder_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_DECODE~q\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_JALR_EXEC~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_JALR_EXEC~q\ : std_logic;
SIGNAL \Controller_inst|Selector3~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_PC_UPDATE~q\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[21]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|Equal1~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~304_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~305_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~308_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~309_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~306_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~307_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~310_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~311_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~312_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~313_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~301_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~302_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~294_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~295_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~296_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~297_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~298_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~299_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~300_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~303_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[18]~314_combout\ : std_logic;
SIGNAL \Datapath_inst|IR_reg|reg_out[22]~feeder_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~10_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~11_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~17_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~18_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~14_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~15_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~12_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~13_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~16_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~19_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~0_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~1_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~2_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~3_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~4_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~5_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~6_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~7_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~8_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~9_combout\ : std_logic;
SIGNAL \Datapath_inst|Regs_inst|oREGB[0]~20_combout\ : std_logic;
SIGNAL \Datapath_inst|Mux22~8_combout\ : std_logic;
SIGNAL \Controller_inst|nx_state.ST_MEM_WRITE_1~0_combout\ : std_logic;
SIGNAL \Controller_inst|pr_state.ST_MEM_WRITE_1~q\ : std_logic;
SIGNAL \Datapath_inst|ALU_inst|Mux31~4_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~0_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out~1_combout\ : std_logic;
SIGNAL \Datapath_inst|PC_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|IR_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|A_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|B_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Datapath_inst|ALUOut_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Reset~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK <= CLOCK;
ww_Reset <= Reset;
ww_Regin <= Regin;
PC <= ww_PC;
Estado <= ww_Estado;
DEBUG_INSTR <= ww_DEBUG_INSTR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\Datapath_inst|B_reg|reg_out\(8) & \Datapath_inst|B_reg|reg_out\(7) & \Datapath_inst|B_reg|reg_out\(6) & \Datapath_inst|B_reg|reg_out\(5) & 
\Datapath_inst|B_reg|reg_out\(4) & \Datapath_inst|B_reg|reg_out\(3) & \Datapath_inst|B_reg|reg_out\(2) & \Datapath_inst|B_reg|reg_out\(1) & \Datapath_inst|B_reg|reg_out\(0));

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ & \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ & \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ & \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ & \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ & \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ & \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ & \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\Datapath_inst|B_reg|reg_out\(17) & \Datapath_inst|B_reg|reg_out\(16) & \Datapath_inst|B_reg|reg_out\(15) & \Datapath_inst|B_reg|reg_out\(14) & 
\Datapath_inst|B_reg|reg_out\(13) & \Datapath_inst|B_reg|reg_out\(12) & \Datapath_inst|B_reg|reg_out\(11) & \Datapath_inst|B_reg|reg_out\(10) & \Datapath_inst|B_reg|reg_out\(9));

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ & \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ & \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ & \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ & \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ & \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ & \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ & \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\Datapath_inst|B_reg|reg_out\(26) & \Datapath_inst|B_reg|reg_out\(25) & \Datapath_inst|B_reg|reg_out\(24) & \Datapath_inst|B_reg|reg_out\(23) & 
\Datapath_inst|B_reg|reg_out\(22) & \Datapath_inst|B_reg|reg_out\(21) & \Datapath_inst|B_reg|reg_out\(20) & \Datapath_inst|B_reg|reg_out\(19) & \Datapath_inst|B_reg|reg_out\(18));

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ & \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ & \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ & \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ & \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ & \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ & \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ & \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \Datapath_inst|B_reg|reg_out\(31) & \Datapath_inst|B_reg|reg_out\(30) & \Datapath_inst|B_reg|reg_out\(29) & 
\Datapath_inst|B_reg|reg_out\(28) & \Datapath_inst|B_reg|reg_out\(27));

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ & \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ & \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ & \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ & \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ & \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ & 
\Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ & \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ & \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\);

\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31) <= \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\(4);

\s_clock_cpu~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \s_clock_cpu~q\);

\Reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reset~input_o\);
\ALT_INV_Reset~inputclkctrl_outclk\ <= NOT \Reset~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X23_Y24_N2
\PC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(0),
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

-- Location: IOOBUF_X21_Y24_N9
\PC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(1),
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\PC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(2),
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

-- Location: IOOBUF_X34_Y6_N16
\PC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(3),
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

-- Location: IOOBUF_X34_Y2_N23
\PC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(4),
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

-- Location: IOOBUF_X34_Y7_N23
\PC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(5),
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\PC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(6),
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\PC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(7),
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

-- Location: IOOBUF_X34_Y11_N2
\PC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(8),
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\PC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(9),
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\PC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(10),
	devoe => ww_devoe,
	o => \PC[10]~output_o\);

-- Location: IOOBUF_X25_Y24_N9
\PC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(11),
	devoe => ww_devoe,
	o => \PC[11]~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\PC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(12),
	devoe => ww_devoe,
	o => \PC[12]~output_o\);

-- Location: IOOBUF_X28_Y24_N23
\PC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(13),
	devoe => ww_devoe,
	o => \PC[13]~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\PC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(14),
	devoe => ww_devoe,
	o => \PC[14]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\PC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(15),
	devoe => ww_devoe,
	o => \PC[15]~output_o\);

-- Location: IOOBUF_X34_Y20_N2
\PC[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(16),
	devoe => ww_devoe,
	o => \PC[16]~output_o\);

-- Location: IOOBUF_X34_Y17_N2
\PC[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(17),
	devoe => ww_devoe,
	o => \PC[17]~output_o\);

-- Location: IOOBUF_X28_Y24_N2
\PC[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(18),
	devoe => ww_devoe,
	o => \PC[18]~output_o\);

-- Location: IOOBUF_X34_Y17_N23
\PC[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(19),
	devoe => ww_devoe,
	o => \PC[19]~output_o\);

-- Location: IOOBUF_X34_Y17_N16
\PC[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(20),
	devoe => ww_devoe,
	o => \PC[20]~output_o\);

-- Location: IOOBUF_X34_Y9_N23
\PC[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(21),
	devoe => ww_devoe,
	o => \PC[21]~output_o\);

-- Location: IOOBUF_X34_Y8_N23
\PC[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(22),
	devoe => ww_devoe,
	o => \PC[22]~output_o\);

-- Location: IOOBUF_X34_Y7_N16
\PC[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(23),
	devoe => ww_devoe,
	o => \PC[23]~output_o\);

-- Location: IOOBUF_X34_Y19_N16
\PC[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(24),
	devoe => ww_devoe,
	o => \PC[24]~output_o\);

-- Location: IOOBUF_X34_Y7_N9
\PC[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(25),
	devoe => ww_devoe,
	o => \PC[25]~output_o\);

-- Location: IOOBUF_X34_Y4_N23
\PC[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(26),
	devoe => ww_devoe,
	o => \PC[26]~output_o\);

-- Location: IOOBUF_X34_Y19_N9
\PC[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(27),
	devoe => ww_devoe,
	o => \PC[27]~output_o\);

-- Location: IOOBUF_X34_Y18_N16
\PC[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(28),
	devoe => ww_devoe,
	o => \PC[28]~output_o\);

-- Location: IOOBUF_X25_Y24_N16
\PC[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(29),
	devoe => ww_devoe,
	o => \PC[29]~output_o\);

-- Location: IOOBUF_X30_Y24_N23
\PC[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(30),
	devoe => ww_devoe,
	o => \PC[30]~output_o\);

-- Location: IOOBUF_X25_Y24_N23
\PC[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|PC_reg|reg_out\(31),
	devoe => ww_devoe,
	o => \PC[31]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\Estado[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Estado[0]~output_o\);

-- Location: IOOBUF_X21_Y24_N2
\Estado[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Estado[1]~output_o\);

-- Location: IOOBUF_X11_Y24_N9
\Estado[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Estado[2]~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\Estado[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Estado[3]~output_o\);

-- Location: IOOBUF_X34_Y5_N16
\DEBUG_INSTR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(0),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[0]~output_o\);

-- Location: IOOBUF_X34_Y19_N2
\DEBUG_INSTR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(1),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[1]~output_o\);

-- Location: IOOBUF_X34_Y4_N16
\DEBUG_INSTR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(2),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[2]~output_o\);

-- Location: IOOBUF_X34_Y18_N2
\DEBUG_INSTR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(3),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[3]~output_o\);

-- Location: IOOBUF_X34_Y11_N9
\DEBUG_INSTR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(4),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[4]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\DEBUG_INSTR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(5),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[5]~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\DEBUG_INSTR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(6),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[6]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\DEBUG_INSTR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(7),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[7]~output_o\);

-- Location: IOOBUF_X25_Y24_N2
\DEBUG_INSTR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(8),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[8]~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\DEBUG_INSTR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(9),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[9]~output_o\);

-- Location: IOOBUF_X34_Y5_N23
\DEBUG_INSTR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(10),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[10]~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\DEBUG_INSTR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(11),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[11]~output_o\);

-- Location: IOOBUF_X34_Y8_N9
\DEBUG_INSTR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(12),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[12]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\DEBUG_INSTR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(13),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[13]~output_o\);

-- Location: IOOBUF_X30_Y24_N9
\DEBUG_INSTR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(14),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[14]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\DEBUG_INSTR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(15),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[15]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\DEBUG_INSTR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(16),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[16]~output_o\);

-- Location: IOOBUF_X13_Y24_N2
\DEBUG_INSTR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(17),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[17]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\DEBUG_INSTR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(18),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[18]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\DEBUG_INSTR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(19),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[19]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\DEBUG_INSTR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(20),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[20]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\DEBUG_INSTR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(21),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[21]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\DEBUG_INSTR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(22),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[22]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\DEBUG_INSTR[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(23),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[23]~output_o\);

-- Location: IOOBUF_X34_Y10_N2
\DEBUG_INSTR[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(24),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[24]~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\DEBUG_INSTR[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(25),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[25]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\DEBUG_INSTR[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(26),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[26]~output_o\);

-- Location: IOOBUF_X34_Y3_N16
\DEBUG_INSTR[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(27),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[27]~output_o\);

-- Location: IOOBUF_X30_Y0_N9
\DEBUG_INSTR[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(28),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[28]~output_o\);

-- Location: IOOBUF_X34_Y3_N23
\DEBUG_INSTR[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(29),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[29]~output_o\);

-- Location: IOOBUF_X34_Y8_N16
\DEBUG_INSTR[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(30),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[30]~output_o\);

-- Location: IOOBUF_X34_Y20_N16
\DEBUG_INSTR[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Datapath_inst|IR_reg|reg_out\(31),
	devoe => ww_devoe,
	o => \DEBUG_INSTR[31]~output_o\);

-- Location: IOIBUF_X0_Y10_N15
\CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: LCCOMB_X1_Y11_N18
\s_clock_cpu~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_clock_cpu~0_combout\ = !\s_clock_cpu~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_clock_cpu~q\,
	combout => \s_clock_cpu~0_combout\);

-- Location: LCCOMB_X1_Y11_N12
\s_clock_cpu~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_clock_cpu~feeder_combout\ = \s_clock_cpu~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_clock_cpu~0_combout\,
	combout => \s_clock_cpu~feeder_combout\);

-- Location: FF_X1_Y11_N13
s_clock_cpu : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~input_o\,
	d => \s_clock_cpu~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_clock_cpu~q\);

-- Location: CLKCTRL_G3
\s_clock_cpu~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \s_clock_cpu~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \s_clock_cpu~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y14_N14
\Datapath_inst|Memoria_inst|mux_addr[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux21~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux21~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datab => \Datapath_inst|PC_reg|reg_out\(10),
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux21~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[10]~8_combout\);

-- Location: IOIBUF_X0_Y11_N8
\Reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: CLKCTRL_G2
\Reset~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reset~inputclkctrl_outclk\);

-- Location: FF_X31_Y14_N1
\Controller_inst|pr_state.ST_MEM_READ_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_READ_2~q\);

-- Location: FF_X31_Y14_N17
\Controller_inst|pr_state.ST_MEM_WB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|pr_state.ST_MEM_READ_2~q\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_WB~q\);

-- Location: LCCOMB_X29_Y12_N22
\Controller_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Equal0~1_combout\ = (!\Datapath_inst|IR_reg|reg_out\(6) & (\Datapath_inst|IR_reg|reg_out\(5) & \Datapath_inst|IR_reg|reg_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	datac => \Datapath_inst|IR_reg|reg_out\(5),
	datad => \Datapath_inst|IR_reg|reg_out\(4),
	combout => \Controller_inst|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y12_N14
\Controller_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector3~2_combout\ = (\Controller_inst|pr_state.ST_EXEC_R~q\ & ((!\Controller_inst|Equal0~1_combout\) # (!\Controller_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Equal0~0_combout\,
	datab => \Controller_inst|Equal0~1_combout\,
	datad => \Controller_inst|pr_state.ST_EXEC_R~q\,
	combout => \Controller_inst|Selector3~2_combout\);

-- Location: LCCOMB_X30_Y12_N20
\Datapath_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(2) & ((\Controller_inst|pr_state.ST_MEM_ADDR~q\) # ((\Controller_inst|Selector3~0_combout\) # (\Controller_inst|Selector3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(2),
	datac => \Controller_inst|Selector3~0_combout\,
	datad => \Controller_inst|Selector3~2_combout\,
	combout => \Datapath_inst|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y12_N24
\Controller_inst|nx_state.ST_BEQ_EXEC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(5) & !\Datapath_inst|IR_reg|reg_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datad => \Datapath_inst|IR_reg|reg_out\(4),
	combout => \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\);

-- Location: LCCOMB_X32_Y12_N6
\Controller_inst|nx_state.ST_BEQ_EXEC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_BEQ_EXEC~1_combout\ = (\Controller_inst|pr_state.ST_DECODE~q\ & (\Controller_inst|Equal0~0_combout\ & (\Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\ & \Datapath_inst|IR_reg|reg_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datab => \Controller_inst|Equal0~0_combout\,
	datac => \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(6),
	combout => \Controller_inst|nx_state.ST_BEQ_EXEC~1_combout\);

-- Location: FF_X30_Y16_N17
\Controller_inst|pr_state.ST_BEQ_EXEC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|nx_state.ST_BEQ_EXEC~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_BEQ_EXEC~q\);

-- Location: LCCOMB_X29_Y12_N12
\Datapath_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux0~0_combout\ = (!\Datapath_inst|IR_reg|reg_out\(3) & !\Datapath_inst|IR_reg|reg_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|IR_reg|reg_out\(3),
	datad => \Datapath_inst|IR_reg|reg_out\(2),
	combout => \Datapath_inst|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y12_N12
\Controller_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Equal0~2_combout\ = (\Datapath_inst|IR_reg|reg_out\(4) & (!\Datapath_inst|IR_reg|reg_out\(6) & (\Datapath_inst|IR_reg|reg_out\(5) & \Controller_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(4),
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	datac => \Datapath_inst|IR_reg|reg_out\(5),
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Controller_inst|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y12_N6
\Controller_inst|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector3~1_combout\ = (\Controller_inst|pr_state.ST_MEM_ADDR~q\) # ((\Controller_inst|Selector3~0_combout\) # ((\Controller_inst|pr_state.ST_EXEC_R~q\ & !\Controller_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datab => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datac => \Controller_inst|Selector3~0_combout\,
	datad => \Controller_inst|Equal0~2_combout\,
	combout => \Controller_inst|Selector3~1_combout\);

-- Location: FF_X31_Y14_N11
\Controller_inst|pr_state.ST_ALU_WB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|pr_state.ST_EXEC_R~q\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_ALU_WB~q\);

-- Location: LCCOMB_X29_Y12_N10
\Controller_inst|nx_state.ST_JAL_EXEC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\ = (\Datapath_inst|IR_reg|reg_out\(6) & (\Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\ & (\Datapath_inst|IR_reg|reg_out\(2) & \Datapath_inst|Imm_gen_inst|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(6),
	datab => \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(2),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\,
	combout => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\);

-- Location: LCCOMB_X31_Y14_N12
\Controller_inst|nx_state.ST_JAL_EXEC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_JAL_EXEC~5_combout\ = (\Controller_inst|pr_state.ST_DECODE~q\ & (\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\ & \Datapath_inst|IR_reg|reg_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datac => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(3),
	combout => \Controller_inst|nx_state.ST_JAL_EXEC~5_combout\);

-- Location: FF_X31_Y14_N13
\Controller_inst|pr_state.ST_JAL_EXEC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_JAL_EXEC~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_JAL_EXEC~q\);

-- Location: LCCOMB_X31_Y14_N10
\Controller_inst|WideOr9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|WideOr9~combout\ = (\Controller_inst|pr_state.ST_JALR_EXEC~q\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\) # ((\Controller_inst|pr_state.ST_ALU_WB~q\) # (\Controller_inst|pr_state.ST_JAL_EXEC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_JALR_EXEC~q\,
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Controller_inst|pr_state.ST_ALU_WB~q\,
	datad => \Controller_inst|pr_state.ST_JAL_EXEC~q\,
	combout => \Controller_inst|WideOr9~combout\);

-- Location: LCCOMB_X28_Y13_N26
\Datapath_inst|IR_reg|reg_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[10]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10),
	combout => \Datapath_inst|IR_reg|reg_out[10]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\Datapath_inst|IR_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[10]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(10));

-- Location: LCCOMB_X29_Y12_N28
\Controller_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector0~0_combout\ = ((\Datapath_inst|IR_reg|reg_out\(4)) # ((!\Datapath_inst|IR_reg|reg_out\(6)) # (!\Datapath_inst|IR_reg|reg_out\(2)))) # (!\Datapath_inst|IR_reg|reg_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Datapath_inst|IR_reg|reg_out\(2),
	datad => \Datapath_inst|IR_reg|reg_out\(6),
	combout => \Controller_inst|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y12_N2
\Datapath_inst|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux27~2_combout\ = (\Datapath_inst|Imm_gen_inst|Mux31~0_combout\ & (((\Datapath_inst|Mux0~0_combout\ & \Datapath_inst|Mux22~8_combout\)) # (!\Controller_inst|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~0_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\,
	datac => \Controller_inst|Selector0~0_combout\,
	datad => \Datapath_inst|Mux22~8_combout\,
	combout => \Datapath_inst|Mux27~2_combout\);

-- Location: LCCOMB_X29_Y12_N30
\Datapath_inst|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux27~5_combout\ = (!\Datapath_inst|IR_reg|reg_out\(4) & (\Controller_inst|Equal0~0_combout\ & (\Datapath_inst|IR_reg|reg_out\(5) & !\Datapath_inst|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(4),
	datab => \Controller_inst|Equal0~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(5),
	datad => \Datapath_inst|Mux27~2_combout\,
	combout => \Datapath_inst|Mux27~5_combout\);

-- Location: LCCOMB_X28_Y13_N10
\Datapath_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux28~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & ((\Datapath_inst|Mux27~5_combout\) # ((\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Mux27~2_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(10) & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Mux27~2_combout\,
	datad => \Datapath_inst|Mux27~5_combout\,
	combout => \Datapath_inst|Mux28~0_combout\);

-- Location: LCCOMB_X28_Y13_N30
\Datapath_inst|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux28~1_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux28~0_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|B_reg|reg_out\(3),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|Mux28~0_combout\,
	combout => \Datapath_inst|Mux28~1_combout\);

-- Location: LCCOMB_X28_Y10_N14
\Datapath_inst|s_write_data_reg[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[4]~28_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(4),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4),
	combout => \Datapath_inst|s_write_data_reg[4]~28_combout\);

-- Location: LCCOMB_X28_Y11_N2
\Datapath_inst|Regs_inst|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~15_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~15_combout\);

-- Location: LCCOMB_X24_Y12_N14
\Datapath_inst|Regs_inst|s_banco_regs[15][0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\ = (!\Reset~input_o\ & (\Controller_inst|WideOr9~combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|WideOr9~combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~15_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\);

-- Location: FF_X26_Y10_N17
\Datapath_inst|Regs_inst|s_banco_regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\);

-- Location: LCCOMB_X28_Y11_N20
\Datapath_inst|Regs_inst|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~3_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~3_combout\);

-- Location: LCCOMB_X26_Y11_N2
\Datapath_inst|Regs_inst|s_banco_regs[13][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~3_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~3_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\);

-- Location: FF_X28_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\);

-- Location: LCCOMB_X28_Y11_N10
\Datapath_inst|Regs_inst|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~12_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & !\Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~12_combout\);

-- Location: LCCOMB_X25_Y11_N0
\Datapath_inst|Regs_inst|s_banco_regs[11][0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & \Datapath_inst|Regs_inst|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Datapath_inst|Regs_inst|Decoder0~12_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\);

-- Location: FF_X24_Y7_N7
\Datapath_inst|Regs_inst|s_banco_regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\);

-- Location: FF_X24_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\);

-- Location: LCCOMB_X24_Y7_N12
\Datapath_inst|Regs_inst|oREGB[4]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~605_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~605_combout\);

-- Location: LCCOMB_X28_Y10_N20
\Datapath_inst|Regs_inst|oREGB[4]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~606_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[4]~605_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[4]~605_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[4]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[4]~605_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~606_combout\);

-- Location: LCCOMB_X28_Y11_N14
\Datapath_inst|Regs_inst|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~8_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~8_combout\);

-- Location: LCCOMB_X25_Y11_N22
\Datapath_inst|Regs_inst|s_banco_regs[4][0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & \Datapath_inst|Regs_inst|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Datapath_inst|Regs_inst|Decoder0~8_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\);

-- Location: FF_X23_Y8_N7
\Datapath_inst|Regs_inst|s_banco_regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\);

-- Location: FF_X25_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\);

-- Location: LCCOMB_X30_Y10_N12
\Datapath_inst|Regs_inst|s_banco_regs~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~65_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(4),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~65_combout\);

-- Location: LCCOMB_X28_Y11_N26
\Datapath_inst|Regs_inst|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~6_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(9) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(9),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(8),
	combout => \Datapath_inst|Regs_inst|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y11_N6
\Datapath_inst|Regs_inst|s_banco_regs[2][7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\ = (\Reset~input_o\) # ((\Controller_inst|WideOr9~combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~6_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\);

-- Location: FF_X30_Y10_N13
\Datapath_inst|Regs_inst|s_banco_regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~65_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\);

-- Location: LCCOMB_X25_Y8_N20
\Datapath_inst|Regs_inst|oREGB[4]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~602_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~602_combout\);

-- Location: LCCOMB_X25_Y8_N10
\Datapath_inst|Regs_inst|oREGB[4]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~603_combout\ = (\Datapath_inst|Regs_inst|oREGB[4]~602_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\ & (\Datapath_inst|IR_reg|reg_out\(22) & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[4]~602_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~603_combout\);

-- Location: LCCOMB_X28_Y11_N6
\Datapath_inst|Regs_inst|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~2_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & !\Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~2_combout\);

-- Location: LCCOMB_X26_Y11_N20
\Datapath_inst|Regs_inst|s_banco_regs[1][0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~2_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\);

-- Location: FF_X25_Y8_N15
\Datapath_inst|Regs_inst|s_banco_regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\);

-- Location: LCCOMB_X28_Y11_N4
\Datapath_inst|Regs_inst|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~1_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~1_combout\);

-- Location: LCCOMB_X26_Y11_N8
\Datapath_inst|Regs_inst|s_banco_regs[5][0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~1_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~1_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\);

-- Location: FF_X23_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\);

-- Location: LCCOMB_X23_Y8_N16
\Datapath_inst|Regs_inst|oREGB[4]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~600_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~600_combout\);

-- Location: LCCOMB_X28_Y11_N12
\Datapath_inst|Regs_inst|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~13_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (\Datapath_inst|IR_reg|reg_out\(7) & (\Datapath_inst|IR_reg|reg_out\(9) & \Datapath_inst|IR_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(7),
	datac => \Datapath_inst|IR_reg|reg_out\(9),
	datad => \Datapath_inst|IR_reg|reg_out\(8),
	combout => \Datapath_inst|Regs_inst|Decoder0~13_combout\);

-- Location: LCCOMB_X26_Y11_N22
\Datapath_inst|Regs_inst|s_banco_regs[7][0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~13_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\);

-- Location: FF_X22_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\);

-- Location: LCCOMB_X30_Y10_N22
\Datapath_inst|Regs_inst|s_banco_regs~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~64_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(4),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~64_combout\);

-- Location: LCCOMB_X28_Y11_N8
\Datapath_inst|Regs_inst|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~14_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(9) & (\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(9),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(8),
	combout => \Datapath_inst|Regs_inst|Decoder0~14_combout\);

-- Location: LCCOMB_X25_Y11_N16
\Datapath_inst|Regs_inst|s_banco_regs[3][6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\ = (\Reset~input_o\) # ((\Datapath_inst|Regs_inst|Decoder0~14_combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Decoder0~14_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\);

-- Location: FF_X30_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~64_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\);

-- Location: LCCOMB_X22_Y8_N18
\Datapath_inst|Regs_inst|oREGB[4]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~601_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[4]~600_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[4]~600_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[4]~600_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[4]~600_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~601_combout\);

-- Location: LCCOMB_X29_Y11_N20
\Datapath_inst|Regs_inst|oREGB[4]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~604_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[4]~601_combout\) # (\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|oREGB[4]~603_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~603_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[4]~601_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~604_combout\);

-- Location: LCCOMB_X28_Y11_N28
\Datapath_inst|Regs_inst|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~11_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~11_combout\);

-- Location: LCCOMB_X25_Y11_N14
\Datapath_inst|Regs_inst|s_banco_regs[12][0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~11_combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~11_combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\);

-- Location: FF_X23_Y10_N1
\Datapath_inst|Regs_inst|s_banco_regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\);

-- Location: LCCOMB_X28_Y11_N0
\Datapath_inst|Regs_inst|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~7_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (\Datapath_inst|IR_reg|reg_out\(9) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(9),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(8),
	combout => \Datapath_inst|Regs_inst|Decoder0~7_combout\);

-- Location: LCCOMB_X26_Y11_N16
\Datapath_inst|Regs_inst|s_banco_regs[14][0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~7_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~7_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\);

-- Location: FF_X26_Y10_N7
\Datapath_inst|Regs_inst|s_banco_regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\);

-- Location: LCCOMB_X28_Y11_N16
\Datapath_inst|Regs_inst|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~5_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(9) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(9),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(8),
	combout => \Datapath_inst|Regs_inst|Decoder0~5_combout\);

-- Location: LCCOMB_X26_Y11_N24
\Datapath_inst|Regs_inst|s_banco_regs[10][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~5_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~5_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\);

-- Location: FF_X25_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\);

-- Location: LCCOMB_X28_Y11_N24
\Datapath_inst|Regs_inst|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~9_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (!\Datapath_inst|IR_reg|reg_out\(7) & !\Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~9_combout\);

-- Location: LCCOMB_X25_Y11_N6
\Datapath_inst|Regs_inst|s_banco_regs[8][0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (!\Reset~input_o\ & \Datapath_inst|Regs_inst|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Regs_inst|Decoder0~9_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\);

-- Location: FF_X25_Y7_N15
\Datapath_inst|Regs_inst|s_banco_regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\);

-- Location: LCCOMB_X25_Y7_N14
\Datapath_inst|Regs_inst|oREGB[4]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~598_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~598_combout\);

-- Location: LCCOMB_X26_Y10_N6
\Datapath_inst|Regs_inst|oREGB[4]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~599_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[4]~598_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[4]~598_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[4]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[4]~598_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~599_combout\);

-- Location: LCCOMB_X29_Y11_N30
\Datapath_inst|Regs_inst|oREGB[4]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~607_combout\ = (\Datapath_inst|Regs_inst|oREGB[4]~604_combout\ & ((\Datapath_inst|Regs_inst|oREGB[4]~606_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[4]~604_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGB[4]~599_combout\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~606_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[4]~604_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[4]~599_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~607_combout\);

-- Location: LCCOMB_X25_Y11_N2
\Datapath_inst|Regs_inst|s_banco_regs[19][0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\ = (\Datapath_inst|Regs_inst|Decoder0~14_combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Decoder0~14_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\);

-- Location: FF_X16_Y12_N19
\Datapath_inst|Regs_inst|s_banco_regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\);

-- Location: LCCOMB_X25_Y11_N30
\Datapath_inst|Regs_inst|s_banco_regs[27][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\ = (\Datapath_inst|Regs_inst|Decoder0~12_combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Decoder0~12_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\);

-- Location: FF_X13_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\);

-- Location: LCCOMB_X26_Y11_N4
\Datapath_inst|Regs_inst|s_banco_regs[18][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~6_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\);

-- Location: FF_X14_Y15_N3
\Datapath_inst|Regs_inst|s_banco_regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\);

-- Location: LCCOMB_X25_Y11_N28
\Datapath_inst|Regs_inst|s_banco_regs[26][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\ = (\Controller_inst|WideOr9~combout\ & (\Datapath_inst|Regs_inst|Decoder0~5_combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|Regs_inst|Decoder0~5_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\);

-- Location: FF_X14_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\);

-- Location: LCCOMB_X14_Y15_N16
\Datapath_inst|Regs_inst|oREGB[4]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~588_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~588_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Datapath_inst|Regs_inst|oREGB[4]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~589_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[4]~588_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[4]~588_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[4]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[4]~588_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~589_combout\);

-- Location: LCCOMB_X26_Y11_N10
\Datapath_inst|Regs_inst|s_banco_regs[22][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~4_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~4_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\);

-- Location: FF_X12_Y12_N19
\Datapath_inst|Regs_inst|s_banco_regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\);

-- Location: LCCOMB_X14_Y12_N6
\Datapath_inst|Regs_inst|s_banco_regs[23][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][4]~feeder_combout\ = \Datapath_inst|s_write_data_reg[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N12
\Datapath_inst|Regs_inst|s_banco_regs[23][0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\ = (\Datapath_inst|Regs_inst|Decoder0~13_combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Decoder0~13_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\);

-- Location: FF_X14_Y12_N7
\Datapath_inst|Regs_inst|s_banco_regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][4]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\);

-- Location: LCCOMB_X12_Y12_N18
\Datapath_inst|Regs_inst|oREGB[4]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~595_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~595_combout\);

-- Location: LCCOMB_X24_Y12_N16
\Datapath_inst|Regs_inst|s_banco_regs[31][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\ = (!\Reset~input_o\ & (\Controller_inst|WideOr9~combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|WideOr9~combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~15_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\);

-- Location: FF_X12_Y12_N25
\Datapath_inst|Regs_inst|s_banco_regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\);

-- Location: LCCOMB_X26_Y11_N14
\Datapath_inst|Regs_inst|s_banco_regs[30][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~7_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~7_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\);

-- Location: FF_X13_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\);

-- Location: LCCOMB_X12_Y12_N24
\Datapath_inst|Regs_inst|oREGB[4]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~596_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[4]~595_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[4]~595_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[4]~595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[4]~595_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~596_combout\);

-- Location: LCCOMB_X25_Y11_N26
\Datapath_inst|Regs_inst|s_banco_regs[20][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & \Datapath_inst|Regs_inst|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Datapath_inst|Regs_inst|Decoder0~8_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\);

-- Location: FF_X19_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\);

-- Location: LCCOMB_X25_Y12_N30
\Datapath_inst|Regs_inst|s_banco_regs[21][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][4]~feeder_combout\ = \Datapath_inst|s_write_data_reg[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][4]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N12
\Datapath_inst|Regs_inst|s_banco_regs[21][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~1_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~1_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\);

-- Location: FF_X25_Y12_N31
\Datapath_inst|Regs_inst|s_banco_regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][4]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\);

-- Location: LCCOMB_X19_Y13_N30
\Datapath_inst|Regs_inst|oREGB[4]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~590_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~590_combout\);

-- Location: FF_X19_Y13_N13
\Datapath_inst|Regs_inst|s_banco_regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\);

-- Location: LCCOMB_X25_Y11_N4
\Datapath_inst|Regs_inst|s_banco_regs[28][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\ = (\Controller_inst|WideOr9~combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~11_combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~11_combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\);

-- Location: FF_X11_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\);

-- Location: LCCOMB_X19_Y13_N12
\Datapath_inst|Regs_inst|oREGB[4]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~591_combout\ = (\Datapath_inst|Regs_inst|oREGB[4]~590_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[4]~590_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~590_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~591_combout\);

-- Location: LCCOMB_X25_Y11_N20
\Datapath_inst|Regs_inst|s_banco_regs[24][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\ = (\Controller_inst|WideOr9~combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (!\Reset~input_o\ & \Datapath_inst|Regs_inst|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Regs_inst|Decoder0~9_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\);

-- Location: FF_X11_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\);

-- Location: LCCOMB_X28_Y11_N22
\Datapath_inst|Regs_inst|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~10_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (!\Datapath_inst|IR_reg|reg_out\(7) & !\Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~10_combout\);

-- Location: LCCOMB_X25_Y11_N10
\Datapath_inst|Regs_inst|s_banco_regs[16][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Controller_inst|WideOr9~combout\ & \Datapath_inst|Regs_inst|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Controller_inst|WideOr9~combout\,
	datad => \Datapath_inst|Regs_inst|Decoder0~10_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\);

-- Location: FF_X12_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\);

-- Location: LCCOMB_X12_Y11_N2
\Datapath_inst|Regs_inst|oREGB[4]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~592_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~592_combout\);

-- Location: LCCOMB_X25_Y11_N18
\Datapath_inst|Regs_inst|s_banco_regs[25][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\ = (\Controller_inst|WideOr9~combout\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~0_combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~0_combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\);

-- Location: FF_X12_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\);

-- Location: LCCOMB_X26_Y11_N26
\Datapath_inst|Regs_inst|s_banco_regs[17][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Regs_inst|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Regs_inst|Decoder0~2_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\);

-- Location: FF_X13_Y11_N23
\Datapath_inst|Regs_inst|s_banco_regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[4]~28_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\);

-- Location: LCCOMB_X12_Y11_N16
\Datapath_inst|Regs_inst|oREGB[4]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~593_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[4]~592_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[4]~592_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[4]~592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[4]~592_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~593_combout\);

-- Location: LCCOMB_X12_Y11_N0
\Datapath_inst|Regs_inst|oREGB[4]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~594_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[4]~591_combout\) # ((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (((\Datapath_inst|Regs_inst|oREGB[4]~593_combout\ & !\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~591_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[4]~593_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~594_combout\);

-- Location: LCCOMB_X12_Y11_N6
\Datapath_inst|Regs_inst|oREGB[4]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~597_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[4]~594_combout\ & ((\Datapath_inst|Regs_inst|oREGB[4]~596_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[4]~594_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[4]~589_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[4]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~589_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[4]~596_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[4]~594_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[4]~597_combout\);

-- Location: LCCOMB_X29_Y11_N16
\Datapath_inst|Regs_inst|oREGB[4]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[4]~608_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[4]~597_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[4]~607_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[4]~607_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[4]~597_combout\,
	datac => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(24),
	combout => \Datapath_inst|Regs_inst|oREGB[4]~608_combout\);

-- Location: FF_X29_Y11_N17
\Datapath_inst|B_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[4]~608_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(4));

-- Location: LCCOMB_X25_Y9_N26
\Datapath_inst|s_write_data_reg[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[5]~27_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(5),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5),
	combout => \Datapath_inst|s_write_data_reg[5]~27_combout\);

-- Location: FF_X24_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\);

-- Location: LCCOMB_X25_Y9_N14
\Datapath_inst|Regs_inst|s_banco_regs~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~63_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(5),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~63_combout\);

-- Location: FF_X25_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~63_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\);

-- Location: FF_X24_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\);

-- Location: LCCOMB_X24_Y11_N2
\Datapath_inst|Regs_inst|oREGB[5]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~581_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~581_combout\);

-- Location: LCCOMB_X24_Y11_N12
\Datapath_inst|Regs_inst|oREGB[5]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~582_combout\ = (\Datapath_inst|Regs_inst|oREGB[5]~581_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[5]~581_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~582_combout\);

-- Location: FF_X25_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\);

-- Location: FF_X25_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\);

-- Location: LCCOMB_X25_Y7_N30
\Datapath_inst|Regs_inst|oREGB[5]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~579_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~579_combout\);

-- Location: FF_X23_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\);

-- Location: FF_X23_Y10_N3
\Datapath_inst|Regs_inst|s_banco_regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\);

-- Location: LCCOMB_X23_Y7_N28
\Datapath_inst|Regs_inst|oREGB[5]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~580_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[5]~579_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[5]~579_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[5]~579_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[5]~579_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~580_combout\);

-- Location: LCCOMB_X23_Y7_N10
\Datapath_inst|Regs_inst|oREGB[5]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~583_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|oREGB[5]~580_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[5]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[5]~582_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[5]~580_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~583_combout\);

-- Location: LCCOMB_X25_Y9_N4
\Datapath_inst|Regs_inst|s_banco_regs~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~62_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(5),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~62_combout\);

-- Location: FF_X25_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~62_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\);

-- Location: FF_X23_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\);

-- Location: FF_X23_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\);

-- Location: FF_X21_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\);

-- Location: LCCOMB_X21_Y9_N24
\Datapath_inst|Regs_inst|oREGB[5]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~577_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~577_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Datapath_inst|Regs_inst|oREGB[5]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~578_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[5]~577_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[5]~577_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[5]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[5]~577_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~578_combout\);

-- Location: FF_X24_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\);

-- Location: FF_X24_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\);

-- Location: LCCOMB_X24_Y7_N16
\Datapath_inst|Regs_inst|oREGB[5]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~584_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~584_combout\);

-- Location: FF_X23_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\);

-- Location: LCCOMB_X17_Y13_N6
\Datapath_inst|Regs_inst|s_banco_regs[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][5]~feeder_combout\ = \Datapath_inst|s_write_data_reg[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][5]~feeder_combout\);

-- Location: FF_X17_Y13_N7
\Datapath_inst|Regs_inst|s_banco_regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][5]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\);

-- Location: LCCOMB_X23_Y10_N20
\Datapath_inst|Regs_inst|oREGB[5]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~585_combout\ = (\Datapath_inst|Regs_inst|oREGB[5]~584_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[5]~584_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[5]~584_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~585_combout\);

-- Location: LCCOMB_X23_Y7_N20
\Datapath_inst|Regs_inst|oREGB[5]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~586_combout\ = (\Datapath_inst|Regs_inst|oREGB[5]~583_combout\ & (((\Datapath_inst|Regs_inst|oREGB[5]~585_combout\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[5]~583_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[5]~578_combout\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[5]~583_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[5]~578_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[5]~585_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~586_combout\);

-- Location: LCCOMB_X13_Y15_N20
\Datapath_inst|Regs_inst|s_banco_regs[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][5]~feeder_combout\ = \Datapath_inst|s_write_data_reg[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][5]~feeder_combout\);

-- Location: FF_X13_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][5]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\);

-- Location: FF_X14_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\);

-- Location: FF_X13_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\);

-- Location: FF_X16_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\);

-- Location: LCCOMB_X13_Y15_N12
\Datapath_inst|Regs_inst|oREGB[5]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~567_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~567_combout\);

-- Location: LCCOMB_X14_Y15_N14
\Datapath_inst|Regs_inst|oREGB[5]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~568_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[5]~567_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[5]~567_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[5]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[5]~567_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~568_combout\);

-- Location: FF_X16_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\);

-- Location: FF_X16_Y13_N1
\Datapath_inst|Regs_inst|s_banco_regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\);

-- Location: LCCOMB_X16_Y13_N0
\Datapath_inst|Regs_inst|oREGB[5]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~574_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~574_combout\);

-- Location: FF_X16_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\);

-- Location: FF_X17_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\);

-- Location: LCCOMB_X16_Y13_N14
\Datapath_inst|Regs_inst|oREGB[5]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~575_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[5]~574_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[5]~574_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[5]~574_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[5]~574_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~575_combout\);

-- Location: LCCOMB_X11_Y11_N30
\Datapath_inst|Regs_inst|s_banco_regs[24][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][5]~feeder_combout\ = \Datapath_inst|s_write_data_reg[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][5]~feeder_combout\);

-- Location: FF_X11_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][5]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\);

-- Location: FF_X14_Y11_N7
\Datapath_inst|Regs_inst|s_banco_regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\);

-- Location: FF_X13_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\);

-- Location: FF_X14_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\);

-- Location: LCCOMB_X14_Y11_N24
\Datapath_inst|Regs_inst|oREGB[5]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~571_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~571_combout\);

-- Location: LCCOMB_X14_Y11_N6
\Datapath_inst|Regs_inst|oREGB[5]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~572_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[5]~571_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[5]~571_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[5]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[5]~571_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~572_combout\);

-- Location: FF_X17_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\);

-- Location: FF_X11_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\);

-- Location: FF_X18_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\);

-- Location: LCCOMB_X18_Y11_N8
\Datapath_inst|Regs_inst|oREGB[5]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~569_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~569_combout\);

-- Location: FF_X17_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[5]~27_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\);

-- Location: LCCOMB_X17_Y11_N28
\Datapath_inst|Regs_inst|oREGB[5]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~570_combout\ = (\Datapath_inst|Regs_inst|oREGB[5]~569_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[5]~569_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[5]~569_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[5]~570_combout\);

-- Location: LCCOMB_X16_Y11_N16
\Datapath_inst|Regs_inst|oREGB[5]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~573_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[5]~570_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[5]~572_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[5]~572_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[5]~570_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~573_combout\);

-- Location: LCCOMB_X16_Y11_N30
\Datapath_inst|Regs_inst|oREGB[5]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~576_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[5]~573_combout\ & ((\Datapath_inst|Regs_inst|oREGB[5]~575_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[5]~573_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[5]~568_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[5]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[5]~568_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[5]~575_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[5]~573_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~576_combout\);

-- Location: LCCOMB_X30_Y11_N20
\Datapath_inst|Regs_inst|oREGB[5]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[5]~587_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[5]~576_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[5]~586_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[5]~586_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[5]~576_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[5]~587_combout\);

-- Location: FF_X30_Y11_N21
\Datapath_inst|B_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[5]~587_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(5));

-- Location: LCCOMB_X22_Y12_N30
\Datapath_inst|s_write_data_reg[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[6]~26_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(6),
	combout => \Datapath_inst|s_write_data_reg[6]~26_combout\);

-- Location: FF_X23_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\);

-- Location: FF_X23_Y8_N1
\Datapath_inst|Regs_inst|s_banco_regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\);

-- Location: LCCOMB_X23_Y8_N0
\Datapath_inst|Regs_inst|oREGB[6]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~558_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~558_combout\);

-- Location: LCCOMB_X25_Y9_N24
\Datapath_inst|Regs_inst|s_banco_regs~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~60_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(6),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~60_combout\);

-- Location: FF_X25_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~60_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\);

-- Location: FF_X23_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\);

-- Location: LCCOMB_X23_Y7_N26
\Datapath_inst|Regs_inst|oREGB[6]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~559_combout\ = (\Datapath_inst|Regs_inst|oREGB[6]~558_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[6]~558_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[6]~558_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~559_combout\);

-- Location: FF_X23_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\);

-- Location: LCCOMB_X25_Y9_N2
\Datapath_inst|Regs_inst|s_banco_regs~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~61_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(6),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~61_combout\);

-- Location: FF_X25_Y9_N3
\Datapath_inst|Regs_inst|s_banco_regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~61_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\);

-- Location: FF_X24_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\);

-- Location: LCCOMB_X24_Y11_N20
\Datapath_inst|Regs_inst|oREGB[6]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~560_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~560_combout\);

-- Location: LCCOMB_X23_Y7_N6
\Datapath_inst|Regs_inst|oREGB[6]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~561_combout\ = (\Datapath_inst|Regs_inst|oREGB[6]~560_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\,
	datac => \Datapath_inst|Regs_inst|oREGB[6]~560_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~561_combout\);

-- Location: LCCOMB_X23_Y7_N0
\Datapath_inst|Regs_inst|oREGB[6]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~562_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[6]~559_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[6]~561_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[6]~559_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~561_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~562_combout\);

-- Location: FF_X22_Y7_N11
\Datapath_inst|Regs_inst|s_banco_regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\);

-- Location: FF_X22_Y7_N5
\Datapath_inst|Regs_inst|s_banco_regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\);

-- Location: LCCOMB_X22_Y7_N4
\Datapath_inst|Regs_inst|oREGB[6]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~563_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~563_combout\);

-- Location: FF_X24_Y12_N19
\Datapath_inst|Regs_inst|s_banco_regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\);

-- Location: FF_X23_Y10_N13
\Datapath_inst|Regs_inst|s_banco_regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\);

-- Location: LCCOMB_X23_Y10_N12
\Datapath_inst|Regs_inst|oREGB[6]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~564_combout\ = (\Datapath_inst|Regs_inst|oREGB[6]~563_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[6]~563_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[6]~563_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~564_combout\);

-- Location: FF_X25_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\);

-- Location: FF_X25_Y7_N7
\Datapath_inst|Regs_inst|s_banco_regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\);

-- Location: LCCOMB_X25_Y7_N6
\Datapath_inst|Regs_inst|oREGB[6]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~556_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~556_combout\);

-- Location: FF_X23_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\);

-- Location: FF_X23_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\);

-- Location: LCCOMB_X23_Y7_N12
\Datapath_inst|Regs_inst|oREGB[6]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~557_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[6]~556_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[6]~556_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[6]~556_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[6]~556_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~557_combout\);

-- Location: LCCOMB_X23_Y7_N18
\Datapath_inst|Regs_inst|oREGB[6]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~565_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[6]~562_combout\ & (\Datapath_inst|Regs_inst|oREGB[6]~564_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[6]~562_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[6]~557_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[6]~562_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[6]~562_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[6]~564_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~557_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~565_combout\);

-- Location: FF_X13_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\);

-- Location: FF_X17_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\);

-- Location: LCCOMB_X16_Y13_N26
\Datapath_inst|Regs_inst|s_banco_regs[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][6]~feeder_combout\ = \Datapath_inst|s_write_data_reg[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][6]~feeder_combout\);

-- Location: FF_X16_Y13_N27
\Datapath_inst|Regs_inst|s_banco_regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][6]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\);

-- Location: FF_X16_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\);

-- Location: LCCOMB_X16_Y13_N28
\Datapath_inst|Regs_inst|oREGB[6]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~553_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~553_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Datapath_inst|Regs_inst|oREGB[6]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~554_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[6]~553_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[6]~553_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[6]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~553_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~554_combout\);

-- Location: FF_X16_Y12_N13
\Datapath_inst|Regs_inst|s_banco_regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\);

-- Location: FF_X16_Y12_N27
\Datapath_inst|Regs_inst|s_banco_regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\);

-- Location: FF_X14_Y15_N11
\Datapath_inst|Regs_inst|s_banco_regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\);

-- Location: FF_X14_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\);

-- Location: LCCOMB_X14_Y15_N10
\Datapath_inst|Regs_inst|oREGB[6]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~546_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~546_combout\);

-- Location: LCCOMB_X16_Y12_N26
\Datapath_inst|Regs_inst|oREGB[6]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~547_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[6]~546_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[6]~546_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[6]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~546_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~547_combout\);

-- Location: FF_X18_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\);

-- Location: FF_X14_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\);

-- Location: FF_X11_Y11_N7
\Datapath_inst|Regs_inst|s_banco_regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\);

-- Location: FF_X14_Y11_N1
\Datapath_inst|Regs_inst|s_banco_regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\);

-- Location: LCCOMB_X14_Y11_N0
\Datapath_inst|Regs_inst|oREGB[6]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~550_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~550_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Datapath_inst|Regs_inst|oREGB[6]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~551_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[6]~550_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[6]~550_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[6]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~550_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~551_combout\);

-- Location: FF_X11_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\);

-- Location: FF_X18_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\);

-- Location: LCCOMB_X17_Y11_N12
\Datapath_inst|Regs_inst|s_banco_regs[21][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][6]~feeder_combout\ = \Datapath_inst|s_write_data_reg[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][6]~feeder_combout\);

-- Location: FF_X17_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][6]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\);

-- Location: FF_X18_Y11_N23
\Datapath_inst|Regs_inst|s_banco_regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[6]~26_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\);

-- Location: LCCOMB_X18_Y11_N22
\Datapath_inst|Regs_inst|oREGB[6]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~548_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[6]~548_combout\);

-- Location: LCCOMB_X18_Y14_N22
\Datapath_inst|Regs_inst|oREGB[6]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~549_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[6]~548_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[6]~548_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[6]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~548_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~549_combout\);

-- Location: LCCOMB_X16_Y11_N6
\Datapath_inst|Regs_inst|oREGB[6]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~552_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[6]~549_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[6]~551_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[6]~551_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[6]~549_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~552_combout\);

-- Location: LCCOMB_X16_Y11_N20
\Datapath_inst|Regs_inst|oREGB[6]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~555_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[6]~552_combout\ & (\Datapath_inst|Regs_inst|oREGB[6]~554_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[6]~552_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[6]~547_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[6]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[6]~554_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[6]~547_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[6]~552_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~555_combout\);

-- Location: LCCOMB_X30_Y11_N10
\Datapath_inst|Regs_inst|oREGB[6]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[6]~566_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[6]~555_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[6]~565_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[6]~565_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[6]~555_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[6]~566_combout\);

-- Location: FF_X30_Y11_N11
\Datapath_inst|B_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[6]~566_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(6));

-- Location: LCCOMB_X21_Y11_N26
\Datapath_inst|Regs_inst|s_banco_regs~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~59_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(7),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~59_combout\);

-- Location: FF_X21_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~59_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\);

-- Location: LCCOMB_X21_Y11_N10
\Datapath_inst|s_write_data_reg[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[7]~25_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(7),
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|s_write_data_reg[7]~25_combout\);

-- Location: FF_X24_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\);

-- Location: LCCOMB_X24_Y11_N26
\Datapath_inst|Regs_inst|oREGB[7]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~539_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~539_combout\);

-- Location: FF_X19_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\);

-- Location: LCCOMB_X19_Y7_N12
\Datapath_inst|Regs_inst|oREGB[7]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~540_combout\ = (\Datapath_inst|Regs_inst|oREGB[7]~539_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[7]~539_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~540_combout\);

-- Location: FF_X25_Y7_N21
\Datapath_inst|Regs_inst|s_banco_regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\);

-- Location: FF_X25_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\);

-- Location: LCCOMB_X25_Y7_N26
\Datapath_inst|Regs_inst|oREGB[7]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~537_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~537_combout\);

-- Location: FF_X23_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\);

-- Location: FF_X18_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\);

-- Location: LCCOMB_X18_Y7_N30
\Datapath_inst|Regs_inst|oREGB[7]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~538_combout\ = (\Datapath_inst|Regs_inst|oREGB[7]~537_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\) # (!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[7]~537_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\ & ((\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[7]~537_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~538_combout\);

-- Location: LCCOMB_X19_Y7_N26
\Datapath_inst|Regs_inst|oREGB[7]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~541_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|oREGB[7]~538_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[7]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[7]~540_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[7]~538_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~541_combout\);

-- Location: FF_X21_Y11_N1
\Datapath_inst|Regs_inst|s_banco_regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\);

-- Location: FF_X22_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\);

-- Location: FF_X22_Y7_N9
\Datapath_inst|Regs_inst|s_banco_regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\);

-- Location: LCCOMB_X22_Y7_N8
\Datapath_inst|Regs_inst|oREGB[7]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~542_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~542_combout\);

-- Location: FF_X23_Y10_N17
\Datapath_inst|Regs_inst|s_banco_regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\);

-- Location: LCCOMB_X23_Y10_N16
\Datapath_inst|Regs_inst|oREGB[7]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~543_combout\ = (\Datapath_inst|Regs_inst|oREGB[7]~542_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[7]~542_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[7]~542_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~543_combout\);

-- Location: FF_X22_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\);

-- Location: FF_X22_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\);

-- Location: LCCOMB_X22_Y11_N4
\Datapath_inst|Regs_inst|oREGB[7]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~535_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~535_combout\);

-- Location: FF_X24_Y10_N11
\Datapath_inst|Regs_inst|s_banco_regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\);

-- Location: LCCOMB_X25_Y11_N8
\Datapath_inst|Regs_inst|s_banco_regs~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~58_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(7),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~58_combout\);

-- Location: FF_X25_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~58_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\);

-- Location: LCCOMB_X24_Y10_N10
\Datapath_inst|Regs_inst|oREGB[7]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~536_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[7]~535_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[7]~535_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[7]~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[7]~535_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~536_combout\);

-- Location: LCCOMB_X24_Y10_N0
\Datapath_inst|Regs_inst|oREGB[7]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~544_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[7]~541_combout\ & (\Datapath_inst|Regs_inst|oREGB[7]~543_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[7]~541_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[7]~536_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[7]~541_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[7]~541_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[7]~543_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~536_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~544_combout\);

-- Location: LCCOMB_X13_Y15_N22
\Datapath_inst|Regs_inst|s_banco_regs[27][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][7]~feeder_combout\ = \Datapath_inst|s_write_data_reg[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][7]~feeder_combout\);

-- Location: FF_X13_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][7]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\);

-- Location: FF_X14_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\);

-- Location: FF_X13_Y15_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\);

-- Location: FF_X16_Y15_N27
\Datapath_inst|Regs_inst|s_banco_regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\);

-- Location: LCCOMB_X13_Y15_N18
\Datapath_inst|Regs_inst|oREGB[7]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~525_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~525_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Datapath_inst|Regs_inst|oREGB[7]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~526_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[7]~525_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[7]~525_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[7]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~525_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~526_combout\);

-- Location: FF_X17_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\);

-- Location: FF_X16_Y13_N19
\Datapath_inst|Regs_inst|s_banco_regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\);

-- Location: FF_X16_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\);

-- Location: FF_X16_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\);

-- Location: LCCOMB_X16_Y13_N24
\Datapath_inst|Regs_inst|oREGB[7]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~532_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~532_combout\);

-- Location: LCCOMB_X16_Y13_N18
\Datapath_inst|Regs_inst|oREGB[7]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~533_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[7]~532_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[7]~532_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[7]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~532_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~533_combout\);

-- Location: FF_X17_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\);

-- Location: FF_X17_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\);

-- Location: FF_X11_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\);

-- Location: FF_X18_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\);

-- Location: LCCOMB_X18_Y11_N28
\Datapath_inst|Regs_inst|oREGB[7]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~527_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~527_combout\);

-- Location: LCCOMB_X17_Y11_N26
\Datapath_inst|Regs_inst|oREGB[7]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~528_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[7]~527_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[7]~527_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[7]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~527_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~528_combout\);

-- Location: FF_X13_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\);

-- Location: FF_X14_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\);

-- Location: LCCOMB_X14_Y11_N16
\Datapath_inst|Regs_inst|oREGB[7]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~529_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~529_combout\);

-- Location: FF_X14_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\);

-- Location: LCCOMB_X11_Y11_N14
\Datapath_inst|Regs_inst|s_banco_regs[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][7]~feeder_combout\ = \Datapath_inst|s_write_data_reg[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[7]~25_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][7]~feeder_combout\);

-- Location: FF_X11_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][7]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\);

-- Location: LCCOMB_X14_Y11_N2
\Datapath_inst|Regs_inst|oREGB[7]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~530_combout\ = (\Datapath_inst|Regs_inst|oREGB[7]~529_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[7]~529_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[7]~529_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~530_combout\);

-- Location: LCCOMB_X14_Y11_N4
\Datapath_inst|Regs_inst|oREGB[7]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~531_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[7]~528_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[7]~530_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[7]~528_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~530_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~531_combout\);

-- Location: LCCOMB_X22_Y11_N28
\Datapath_inst|Regs_inst|oREGB[7]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~534_combout\ = (\Datapath_inst|Regs_inst|oREGB[7]~531_combout\ & (((\Datapath_inst|Regs_inst|oREGB[7]~533_combout\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[7]~531_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[7]~526_combout\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[7]~526_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[7]~533_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[7]~531_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[7]~534_combout\);

-- Location: LCCOMB_X30_Y11_N0
\Datapath_inst|Regs_inst|oREGB[7]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[7]~545_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[7]~534_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[7]~544_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[7]~544_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[7]~534_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[7]~545_combout\);

-- Location: FF_X30_Y11_N1
\Datapath_inst|B_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[7]~545_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(7));

-- Location: M9K_X27_Y11_N0
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007349A4D26E789A4D276F49A4CC71349A0C469359C4D26B359C4D26B359C4D2683",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de1_text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	portare => VCC,
	clk0 => \s_clock_cpu~clkctrl_outclk\,
	portadatain => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y11_N0
\Datapath_inst|IR_reg|reg_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[7]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(7),
	combout => \Datapath_inst|IR_reg|reg_out[7]~feeder_combout\);

-- Location: FF_X29_Y11_N1
\Datapath_inst|IR_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[7]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(7));

-- Location: LCCOMB_X28_Y11_N30
\Datapath_inst|Regs_inst|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~4_combout\ = (!\Datapath_inst|IR_reg|reg_out\(10) & (\Datapath_inst|IR_reg|reg_out\(8) & (!\Datapath_inst|IR_reg|reg_out\(7) & \Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~4_combout\);

-- Location: LCCOMB_X26_Y11_N18
\Datapath_inst|Regs_inst|s_banco_regs[6][0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\ = (!\Reset~input_o\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~4_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~4_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\);

-- Location: FF_X25_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\);

-- Location: FF_X25_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\);

-- Location: FF_X23_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\);

-- Location: FF_X23_Y8_N5
\Datapath_inst|Regs_inst|s_banco_regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\);

-- Location: LCCOMB_X29_Y12_N20
\Datapath_inst|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~2_combout\ = (\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|IR_reg|reg_out\(3)) # (!\Datapath_inst|IR_reg|reg_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(3),
	datad => \Datapath_inst|IR_reg|reg_out\(2),
	combout => \Datapath_inst|Mux12~2_combout\);

-- Location: LCCOMB_X28_Y10_N30
\Datapath_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux3~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(28),
	datac => \Datapath_inst|Mux0~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y12_N0
\Datapath_inst|ULA_ctrl_inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\ & (\Controller_inst|pr_state.ST_EXEC_R~q\ & (\Controller_inst|Equal0~0_combout\ & \Controller_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\,
	datab => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datac => \Controller_inst|Equal0~0_combout\,
	datad => \Controller_inst|Equal0~1_combout\,
	combout => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\);

-- Location: LCCOMB_X30_Y16_N28
\Datapath_inst|ALU_inst|Add0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~123_combout\ = \Datapath_inst|Mux3~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Datapath_inst|Mux3~0_combout\,
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~123_combout\);

-- Location: LCCOMB_X30_Y15_N14
\Datapath_inst|PC_reg|reg_out~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~30_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(28)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALU_inst|Mux3~1_combout\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(28),
	combout => \Datapath_inst|PC_reg|reg_out~30_combout\);

-- Location: LCCOMB_X32_Y12_N24
\Datapath_inst|PC_reg|reg_out[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out[23]~2_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_PC_UPDATE~q\) # (\Controller_inst|pr_state.ST_FETCH_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|PC_reg|reg_out[23]~2_combout\);

-- Location: FF_X30_Y15_N15
\Datapath_inst|PC_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~30_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(28));

-- Location: FF_X17_Y10_N13
\Datapath_inst|Regs_inst|s_banco_regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\);

-- Location: LCCOMB_X17_Y10_N18
\Datapath_inst|Regs_inst|oREGA[28]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~101_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~101_combout\);

-- Location: LCCOMB_X21_Y11_N2
\Datapath_inst|Regs_inst|s_banco_regs[15][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][28]~feeder_combout\ = \Datapath_inst|s_write_data_reg[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][28]~feeder_combout\);

-- Location: FF_X21_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][28]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\);

-- Location: FF_X18_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\);

-- Location: LCCOMB_X17_Y10_N8
\Datapath_inst|Regs_inst|oREGA[28]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~102_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[28]~101_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[28]~101_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[28]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|oREGA[28]~101_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~102_combout\);

-- Location: FF_X21_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\);

-- Location: FF_X21_Y6_N27
\Datapath_inst|Regs_inst|s_banco_regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\);

-- Location: FF_X19_Y6_N21
\Datapath_inst|Regs_inst|s_banco_regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\);

-- Location: FF_X19_Y6_N19
\Datapath_inst|Regs_inst|s_banco_regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\);

-- Location: LCCOMB_X19_Y6_N20
\Datapath_inst|Regs_inst|oREGA[28]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~94_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~94_combout\);

-- Location: LCCOMB_X21_Y6_N26
\Datapath_inst|Regs_inst|oREGA[28]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~95_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[28]~94_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[28]~94_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[28]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~94_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~95_combout\);

-- Location: FF_X16_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\);

-- Location: FF_X22_Y14_N27
\Datapath_inst|Regs_inst|s_banco_regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\);

-- Location: FF_X18_Y10_N17
\Datapath_inst|Regs_inst|s_banco_regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\);

-- Location: LCCOMB_X22_Y14_N26
\Datapath_inst|Regs_inst|oREGA[28]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~96_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~96_combout\);

-- Location: FF_X18_Y7_N21
\Datapath_inst|Regs_inst|s_banco_regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\);

-- Location: LCCOMB_X19_Y14_N20
\Datapath_inst|Regs_inst|oREGA[28]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~97_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[28]~96_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[28]~96_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[28]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[28]~96_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~97_combout\);

-- Location: LCCOMB_X29_Y12_N8
\Datapath_inst|Imm_gen_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Imm_gen_inst|Mux31~2_combout\ = (\Datapath_inst|IR_reg|reg_out\(31) & (\Datapath_inst|Imm_gen_inst|Mux31~0_combout\ & (\Datapath_inst|IR_reg|reg_out\(6) & \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(31),
	datab => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\,
	combout => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\);

-- Location: LCCOMB_X26_Y12_N2
\Datapath_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux17~0_combout\ = (\Datapath_inst|Mux12~2_combout\ & (((\Datapath_inst|Mux12~3_combout\ & \Datapath_inst|Imm_gen_inst|Mux31~1_combout\)))) # (!\Datapath_inst|Mux12~2_combout\ & ((\Datapath_inst|B_reg|reg_out\(14)) # 
-- ((\Datapath_inst|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|B_reg|reg_out\(14),
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|Mux12~3_combout\,
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux17~0_combout\);

-- Location: LCCOMB_X30_Y12_N28
\Datapath_inst|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux17~1_combout\ = (\Datapath_inst|Mux17~0_combout\ & ((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\) # ((!\Datapath_inst|Mux12~1_combout\)))) # (!\Datapath_inst|Mux17~0_combout\ & (((\Datapath_inst|IR_reg|reg_out\(14) & 
-- \Datapath_inst|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datab => \Datapath_inst|Mux17~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(14),
	datad => \Datapath_inst|Mux12~1_combout\,
	combout => \Datapath_inst|Mux17~1_combout\);

-- Location: LCCOMB_X30_Y16_N16
\Controller_inst|ALUOp[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|ALUOp[0]~1_combout\ = (\Datapath_inst|ALU_inst|Equal0~11_combout\) # (!\Controller_inst|pr_state.ST_BEQ_EXEC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	combout => \Controller_inst|ALUOp[0]~1_combout\);

-- Location: LCCOMB_X30_Y13_N24
\Datapath_inst|ALU_inst|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~71_combout\ = (\Datapath_inst|Mux17~1_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux17~1_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux17~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~71_combout\);

-- Location: LCCOMB_X33_Y12_N10
\Datapath_inst|PC_reg|reg_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~16_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(14)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux17~1_combout\,
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(14),
	combout => \Datapath_inst|PC_reg|reg_out~16_combout\);

-- Location: FF_X33_Y12_N11
\Datapath_inst|PC_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~16_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(14));

-- Location: FF_X29_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\);

-- Location: FF_X28_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\);

-- Location: FF_X29_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\);

-- Location: FF_X29_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\);

-- Location: LCCOMB_X29_Y9_N26
\Datapath_inst|Regs_inst|oREGA[14]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~390_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~390_combout\);

-- Location: LCCOMB_X29_Y9_N20
\Datapath_inst|Regs_inst|oREGA[14]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~391_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[14]~390_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[14]~390_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[14]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[14]~390_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~391_combout\);

-- Location: LCCOMB_X25_Y9_N12
\Datapath_inst|Regs_inst|s_banco_regs~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~49_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14),
	datac => \Datapath_inst|ALUOut_reg|reg_out\(14),
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~49_combout\);

-- Location: LCCOMB_X26_Y9_N4
\Datapath_inst|Regs_inst|s_banco_regs[3][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][14]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~49_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][14]~feeder_combout\);

-- Location: FF_X26_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][14]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\);

-- Location: FF_X26_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\);

-- Location: LCCOMB_X26_Y9_N18
\Datapath_inst|Regs_inst|oREGA[14]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~392_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~392_combout\);

-- Location: FF_X25_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~49_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\);

-- Location: LCCOMB_X26_Y9_N24
\Datapath_inst|Regs_inst|oREGA[14]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~393_combout\ = (\Datapath_inst|Regs_inst|oREGA[14]~392_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~392_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~393_combout\);

-- Location: LCCOMB_X26_Y9_N22
\Datapath_inst|Regs_inst|oREGA[14]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~394_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[14]~391_combout\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|oREGA[14]~393_combout\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~391_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[14]~393_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~394_combout\);

-- Location: FF_X25_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\);

-- Location: LCCOMB_X26_Y8_N18
\Datapath_inst|Regs_inst|s_banco_regs[15][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][14]~feeder_combout\ = \Datapath_inst|s_write_data_reg[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][14]~feeder_combout\);

-- Location: FF_X26_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][14]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\);

-- Location: FF_X26_Y6_N27
\Datapath_inst|Regs_inst|s_banco_regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\);

-- Location: FF_X26_Y6_N29
\Datapath_inst|Regs_inst|s_banco_regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\);

-- Location: LCCOMB_X26_Y6_N26
\Datapath_inst|Regs_inst|oREGA[14]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~395_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~395_combout\);

-- Location: LCCOMB_X26_Y6_N24
\Datapath_inst|Regs_inst|oREGA[14]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~396_combout\ = (\Datapath_inst|Regs_inst|oREGA[14]~395_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[14]~395_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[14]~395_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~396_combout\);

-- Location: FF_X23_Y6_N29
\Datapath_inst|Regs_inst|s_banco_regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\);

-- Location: FF_X23_Y6_N15
\Datapath_inst|Regs_inst|s_banco_regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\);

-- Location: LCCOMB_X23_Y6_N14
\Datapath_inst|Regs_inst|oREGA[14]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~388_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~388_combout\);

-- Location: FF_X21_Y7_N19
\Datapath_inst|Regs_inst|s_banco_regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\);

-- Location: FF_X22_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\);

-- Location: LCCOMB_X22_Y7_N28
\Datapath_inst|Regs_inst|oREGA[14]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~389_combout\ = (\Datapath_inst|Regs_inst|oREGA[14]~388_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[14]~388_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~388_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~389_combout\);

-- Location: LCCOMB_X26_Y9_N20
\Datapath_inst|Regs_inst|oREGA[14]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~397_combout\ = (\Datapath_inst|Regs_inst|oREGA[14]~394_combout\ & ((\Datapath_inst|Regs_inst|oREGA[14]~396_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[14]~394_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGA[14]~389_combout\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~394_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[14]~396_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[14]~389_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~397_combout\);

-- Location: FF_X13_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\);

-- Location: LCCOMB_X19_Y12_N22
\Datapath_inst|Regs_inst|s_banco_regs[23][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][14]~feeder_combout\ = \Datapath_inst|s_write_data_reg[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][14]~feeder_combout\);

-- Location: FF_X19_Y12_N23
\Datapath_inst|Regs_inst|s_banco_regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][14]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\);

-- Location: LCCOMB_X16_Y12_N6
\Datapath_inst|Regs_inst|oREGA[14]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~385_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~385_combout\);

-- Location: FF_X16_Y12_N5
\Datapath_inst|Regs_inst|s_banco_regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\);

-- Location: LCCOMB_X16_Y12_N16
\Datapath_inst|Regs_inst|oREGA[14]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~386_combout\ = (\Datapath_inst|Regs_inst|oREGA[14]~385_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[14]~385_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[14]~385_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~386_combout\);

-- Location: FF_X22_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\);

-- Location: FF_X18_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\);

-- Location: FF_X19_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\);

-- Location: FF_X18_Y15_N19
\Datapath_inst|Regs_inst|s_banco_regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\);

-- Location: LCCOMB_X18_Y15_N18
\Datapath_inst|Regs_inst|oREGA[14]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~382_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~382_combout\);

-- Location: LCCOMB_X18_Y15_N12
\Datapath_inst|Regs_inst|oREGA[14]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~383_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[14]~382_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[14]~382_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[14]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[14]~382_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~383_combout\);

-- Location: FF_X12_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\);

-- Location: FF_X13_Y14_N3
\Datapath_inst|Regs_inst|s_banco_regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\);

-- Location: FF_X17_Y12_N27
\Datapath_inst|Regs_inst|s_banco_regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\);

-- Location: FF_X17_Y12_N1
\Datapath_inst|Regs_inst|s_banco_regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\);

-- Location: LCCOMB_X17_Y12_N0
\Datapath_inst|Regs_inst|oREGA[14]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~380_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~380_combout\);

-- Location: LCCOMB_X13_Y14_N2
\Datapath_inst|Regs_inst|oREGA[14]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~381_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[14]~380_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[14]~380_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[14]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[14]~380_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~381_combout\);

-- Location: LCCOMB_X18_Y15_N22
\Datapath_inst|Regs_inst|oREGA[14]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~384_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15)) # (\Datapath_inst|Regs_inst|oREGA[14]~381_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[14]~383_combout\ & (!\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~383_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[14]~381_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~384_combout\);

-- Location: FF_X22_Y15_N9
\Datapath_inst|Regs_inst|s_banco_regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\);

-- Location: FF_X19_Y15_N9
\Datapath_inst|Regs_inst|s_banco_regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\);

-- Location: LCCOMB_X23_Y15_N6
\Datapath_inst|Regs_inst|s_banco_regs[21][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][14]~feeder_combout\ = \Datapath_inst|s_write_data_reg[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][14]~feeder_combout\);

-- Location: FF_X23_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][14]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\);

-- Location: FF_X23_Y15_N9
\Datapath_inst|Regs_inst|s_banco_regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\);

-- Location: LCCOMB_X23_Y15_N8
\Datapath_inst|Regs_inst|oREGA[14]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~378_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[14]~378_combout\);

-- Location: LCCOMB_X19_Y15_N22
\Datapath_inst|Regs_inst|oREGA[14]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~379_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[14]~378_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[14]~378_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[14]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[14]~378_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~379_combout\);

-- Location: LCCOMB_X18_Y15_N24
\Datapath_inst|Regs_inst|oREGA[14]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~387_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[14]~384_combout\ & (\Datapath_inst|Regs_inst|oREGA[14]~386_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[14]~384_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[14]~379_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[14]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~386_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[14]~384_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[14]~379_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~387_combout\);

-- Location: LCCOMB_X33_Y12_N26
\Datapath_inst|Regs_inst|oREGA[14]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[14]~398_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[14]~387_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[14]~397_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[14]~397_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[14]~387_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[14]~398_combout\);

-- Location: FF_X33_Y12_N27
\Datapath_inst|A_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[14]~398_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(14));

-- Location: LCCOMB_X33_Y12_N4
\Datapath_inst|s_alu_a[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[14]~18_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(14)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(14),
	datac => \Datapath_inst|A_reg|reg_out\(14),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[14]~18_combout\);

-- Location: LCCOMB_X30_Y13_N28
\Datapath_inst|ALU_inst|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~68_combout\ = (\Datapath_inst|Mux18~1_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux18~1_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux18~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~68_combout\);

-- Location: LCCOMB_X30_Y14_N16
\Datapath_inst|PC_reg|reg_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~15_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(13))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(13),
	datad => \Datapath_inst|ALU_inst|Mux18~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~15_combout\);

-- Location: FF_X30_Y14_N17
\Datapath_inst|PC_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~15_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(13));

-- Location: FF_X26_Y8_N13
\Datapath_inst|Regs_inst|s_banco_regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\);

-- Location: FF_X26_Y8_N11
\Datapath_inst|Regs_inst|s_banco_regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\);

-- Location: FF_X26_Y7_N11
\Datapath_inst|Regs_inst|s_banco_regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\);

-- Location: FF_X26_Y7_N1
\Datapath_inst|Regs_inst|s_banco_regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\);

-- Location: LCCOMB_X26_Y7_N0
\Datapath_inst|Regs_inst|oREGA[13]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~416_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~416_combout\);

-- Location: LCCOMB_X26_Y8_N10
\Datapath_inst|Regs_inst|oREGA[13]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~417_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[13]~416_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[13]~416_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[13]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~416_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~417_combout\);

-- Location: FF_X25_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\);

-- Location: FF_X25_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\);

-- Location: FF_X19_Y9_N29
\Datapath_inst|Regs_inst|s_banco_regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\);

-- Location: FF_X21_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\);

-- Location: LCCOMB_X21_Y9_N4
\Datapath_inst|Regs_inst|oREGA[13]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~409_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\) # (\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~409_combout\);

-- Location: LCCOMB_X25_Y13_N30
\Datapath_inst|Regs_inst|oREGA[13]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~410_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[13]~409_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[13]~409_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[13]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~409_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~410_combout\);

-- Location: FF_X22_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\);

-- Location: FF_X23_Y6_N5
\Datapath_inst|Regs_inst|s_banco_regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\);

-- Location: FF_X23_Y6_N19
\Datapath_inst|Regs_inst|s_banco_regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\);

-- Location: LCCOMB_X23_Y6_N18
\Datapath_inst|Regs_inst|oREGA[13]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~411_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~411_combout\);

-- Location: FF_X22_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\);

-- Location: LCCOMB_X22_Y7_N24
\Datapath_inst|Regs_inst|oREGA[13]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~412_combout\ = (\Datapath_inst|Regs_inst|oREGA[13]~411_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[13]~411_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[13]~411_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~412_combout\);

-- Location: LCCOMB_X26_Y12_N10
\Datapath_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux16~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(15),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux16~0_combout\);

-- Location: LCCOMB_X28_Y12_N8
\Datapath_inst|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux16~1_combout\ = (\Datapath_inst|Mux12~1_combout\ & ((\Datapath_inst|Mux16~0_combout\ & (\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)) # (!\Datapath_inst|Mux16~0_combout\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))) # 
-- (!\Datapath_inst|Mux12~1_combout\ & (((\Datapath_inst|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datab => \Datapath_inst|Mux12~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Mux16~0_combout\,
	combout => \Datapath_inst|Mux16~1_combout\);

-- Location: LCCOMB_X30_Y13_N16
\Datapath_inst|ALU_inst|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~74_combout\ = (\Controller_inst|pr_state.ST_FETCH_2~q\ & (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Controller_inst|pr_state.ST_FETCH_2~q\ & 
-- (\Datapath_inst|Mux16~1_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|Mux16~1_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~74_combout\);

-- Location: FF_X24_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\);

-- Location: LCCOMB_X24_Y9_N10
\Datapath_inst|Regs_inst|oREGA[15]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~367_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~367_combout\);

-- Location: FF_X23_Y12_N13
\Datapath_inst|Regs_inst|s_banco_regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\);

-- Location: FF_X23_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\);

-- Location: LCCOMB_X23_Y9_N18
\Datapath_inst|Regs_inst|oREGA[15]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~368_combout\ = (\Datapath_inst|Regs_inst|oREGA[15]~367_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[15]~367_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~367_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~368_combout\);

-- Location: FF_X24_Y12_N25
\Datapath_inst|Regs_inst|s_banco_regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\);

-- Location: FF_X24_Y5_N25
\Datapath_inst|Regs_inst|s_banco_regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\);

-- Location: FF_X25_Y5_N15
\Datapath_inst|Regs_inst|s_banco_regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\);

-- Location: FF_X25_Y5_N25
\Datapath_inst|Regs_inst|s_banco_regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\);

-- Location: LCCOMB_X25_Y5_N14
\Datapath_inst|Regs_inst|oREGA[15]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~374_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16)) # ((\Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~374_combout\);

-- Location: LCCOMB_X25_Y5_N8
\Datapath_inst|Regs_inst|oREGA[15]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~375_combout\ = (\Datapath_inst|Regs_inst|oREGA[15]~374_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[15]~374_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\ & \Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[15]~374_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~375_combout\);

-- Location: LCCOMB_X24_Y12_N30
\Datapath_inst|Regs_inst|s_banco_regs~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~48_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(15),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~48_combout\);

-- Location: FF_X24_Y12_N31
\Datapath_inst|Regs_inst|s_banco_regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~48_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\);

-- Location: FF_X24_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~48_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\);

-- Location: FF_X25_Y8_N3
\Datapath_inst|Regs_inst|s_banco_regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\);

-- Location: LCCOMB_X25_Y8_N2
\Datapath_inst|Regs_inst|oREGA[15]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~371_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~371_combout\);

-- Location: LCCOMB_X23_Y12_N22
\Datapath_inst|Regs_inst|oREGA[15]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~372_combout\ = (\Datapath_inst|Regs_inst|oREGA[15]~371_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[15]~371_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~372_combout\);

-- Location: FF_X23_Y6_N9
\Datapath_inst|Regs_inst|s_banco_regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\);

-- Location: FF_X23_Y6_N31
\Datapath_inst|Regs_inst|s_banco_regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\);

-- Location: LCCOMB_X23_Y6_N30
\Datapath_inst|Regs_inst|oREGA[15]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~369_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~369_combout\);

-- Location: FF_X21_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\);

-- Location: FF_X22_Y7_N7
\Datapath_inst|Regs_inst|s_banco_regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\);

-- Location: LCCOMB_X22_Y7_N6
\Datapath_inst|Regs_inst|oREGA[15]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~370_combout\ = (\Datapath_inst|Regs_inst|oREGA[15]~369_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[15]~369_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~369_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~370_combout\);

-- Location: LCCOMB_X23_Y12_N24
\Datapath_inst|Regs_inst|oREGA[15]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~373_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17)) # (\Datapath_inst|Regs_inst|oREGA[15]~370_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[15]~372_combout\ & (!\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~372_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[15]~370_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~373_combout\);

-- Location: LCCOMB_X23_Y12_N30
\Datapath_inst|Regs_inst|oREGA[15]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~376_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[15]~373_combout\ & ((\Datapath_inst|Regs_inst|oREGA[15]~375_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[15]~373_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[15]~368_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[15]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[15]~368_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[15]~375_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~373_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~376_combout\);

-- Location: FF_X22_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\);

-- Location: FF_X23_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\);

-- Location: FF_X23_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\);

-- Location: FF_X19_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\);

-- Location: LCCOMB_X23_Y15_N16
\Datapath_inst|Regs_inst|oREGA[15]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~357_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~357_combout\);

-- Location: LCCOMB_X23_Y15_N22
\Datapath_inst|Regs_inst|oREGA[15]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~358_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[15]~357_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[15]~357_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[15]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~357_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~358_combout\);

-- Location: FF_X17_Y14_N29
\Datapath_inst|Regs_inst|s_banco_regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\);

-- Location: FF_X17_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\);

-- Location: LCCOMB_X13_Y12_N6
\Datapath_inst|Regs_inst|s_banco_regs[27][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][15]~feeder_combout\ = \Datapath_inst|s_write_data_reg[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][15]~feeder_combout\);

-- Location: FF_X13_Y12_N7
\Datapath_inst|Regs_inst|s_banco_regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][15]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\);

-- Location: FF_X13_Y12_N5
\Datapath_inst|Regs_inst|s_banco_regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\);

-- Location: LCCOMB_X13_Y12_N4
\Datapath_inst|Regs_inst|oREGA[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~364_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~364_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Datapath_inst|Regs_inst|oREGA[15]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~365_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[15]~364_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[15]~364_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[15]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~364_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~365_combout\);

-- Location: FF_X17_Y12_N9
\Datapath_inst|Regs_inst|s_banco_regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\);

-- Location: FF_X16_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\);

-- Location: FF_X17_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\);

-- Location: FF_X16_Y15_N25
\Datapath_inst|Regs_inst|s_banco_regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\);

-- Location: LCCOMB_X16_Y15_N24
\Datapath_inst|Regs_inst|oREGA[15]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~359_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~359_combout\);

-- Location: LCCOMB_X16_Y15_N6
\Datapath_inst|Regs_inst|oREGA[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~360_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[15]~359_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[15]~359_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[15]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~359_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~360_combout\);

-- Location: FF_X22_Y15_N11
\Datapath_inst|Regs_inst|s_banco_regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\);

-- Location: FF_X19_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\);

-- Location: LCCOMB_X23_Y15_N14
\Datapath_inst|Regs_inst|oREGA[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~361_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~361_combout\);

-- Location: LCCOMB_X24_Y15_N22
\Datapath_inst|Regs_inst|s_banco_regs[24][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][15]~feeder_combout\ = \Datapath_inst|s_write_data_reg[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][15]~feeder_combout\);

-- Location: FF_X24_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][15]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\);

-- Location: FF_X24_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\);

-- Location: LCCOMB_X24_Y15_N20
\Datapath_inst|Regs_inst|oREGA[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~362_combout\ = (\Datapath_inst|Regs_inst|oREGA[15]~361_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[15]~361_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~361_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~362_combout\);

-- Location: LCCOMB_X24_Y15_N18
\Datapath_inst|Regs_inst|oREGA[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~363_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[15]~360_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[15]~362_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~360_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[15]~362_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[15]~363_combout\);

-- Location: LCCOMB_X23_Y15_N24
\Datapath_inst|Regs_inst|oREGA[15]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~366_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[15]~363_combout\ & ((\Datapath_inst|Regs_inst|oREGA[15]~365_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[15]~363_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[15]~358_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[15]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~358_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[15]~365_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~363_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~366_combout\);

-- Location: LCCOMB_X23_Y12_N0
\Datapath_inst|Regs_inst|oREGA[15]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[15]~377_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[15]~366_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[15]~376_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[15]~376_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[15]~366_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[15]~377_combout\);

-- Location: FF_X23_Y12_N1
\Datapath_inst|A_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[15]~377_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(15));

-- Location: LCCOMB_X31_Y12_N0
\Datapath_inst|PC_reg|reg_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~17_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(15))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(15),
	datad => \Datapath_inst|ALU_inst|Mux16~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~17_combout\);

-- Location: FF_X31_Y12_N1
\Datapath_inst|PC_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~17_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(15));

-- Location: LCCOMB_X23_Y12_N10
\Datapath_inst|s_alu_a[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[15]~17_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(15))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(15),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(15),
	combout => \Datapath_inst|s_alu_a[15]~17_combout\);

-- Location: LCCOMB_X31_Y16_N14
\Datapath_inst|ALU_inst|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~72_combout\ = (\Datapath_inst|ALU_inst|Add0~71_combout\ & ((\Datapath_inst|s_alu_a[14]~18_combout\ & (\Datapath_inst|ALU_inst|Add0~70\ & VCC)) # (!\Datapath_inst|s_alu_a[14]~18_combout\ & (!\Datapath_inst|ALU_inst|Add0~70\)))) 
-- # (!\Datapath_inst|ALU_inst|Add0~71_combout\ & ((\Datapath_inst|s_alu_a[14]~18_combout\ & (!\Datapath_inst|ALU_inst|Add0~70\)) # (!\Datapath_inst|s_alu_a[14]~18_combout\ & ((\Datapath_inst|ALU_inst|Add0~70\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~73\ = CARRY((\Datapath_inst|ALU_inst|Add0~71_combout\ & (!\Datapath_inst|s_alu_a[14]~18_combout\ & !\Datapath_inst|ALU_inst|Add0~70\)) # (!\Datapath_inst|ALU_inst|Add0~71_combout\ & ((!\Datapath_inst|ALU_inst|Add0~70\) # 
-- (!\Datapath_inst|s_alu_a[14]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~71_combout\,
	datab => \Datapath_inst|s_alu_a[14]~18_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~70\,
	combout => \Datapath_inst|ALU_inst|Add0~72_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~73\);

-- Location: LCCOMB_X31_Y16_N16
\Datapath_inst|ALU_inst|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~75_combout\ = ((\Datapath_inst|ALU_inst|Add0~74_combout\ $ (\Datapath_inst|s_alu_a[15]~17_combout\ $ (!\Datapath_inst|ALU_inst|Add0~73\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~76\ = CARRY((\Datapath_inst|ALU_inst|Add0~74_combout\ & ((\Datapath_inst|s_alu_a[15]~17_combout\) # (!\Datapath_inst|ALU_inst|Add0~73\))) # (!\Datapath_inst|ALU_inst|Add0~74_combout\ & (\Datapath_inst|s_alu_a[15]~17_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~74_combout\,
	datab => \Datapath_inst|s_alu_a[15]~17_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~73\,
	combout => \Datapath_inst|ALU_inst|Add0~75_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~76\);

-- Location: LCCOMB_X30_Y13_N10
\Datapath_inst|ALU_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux16~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[15]~17_combout\) # ((\Datapath_inst|Mux16~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (\Datapath_inst|Mux16~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|s_alu_a[15]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Datapath_inst|Mux16~1_combout\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|s_alu_a[15]~17_combout\,
	combout => \Datapath_inst|ALU_inst|Mux16~0_combout\);

-- Location: FF_X30_Y12_N15
\Datapath_inst|IR_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(13));

-- Location: LCCOMB_X30_Y12_N6
\Controller_inst|ALUOp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|ALUOp[1]~0_combout\ = (\Controller_inst|pr_state.ST_EXEC_R~q\ & (\Controller_inst|Equal0~0_combout\ & \Controller_inst|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datac => \Controller_inst|Equal0~0_combout\,
	datad => \Controller_inst|Equal0~1_combout\,
	combout => \Controller_inst|ALUOp[1]~0_combout\);

-- Location: LCCOMB_X30_Y12_N16
\Datapath_inst|ALU_inst|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux30~1_combout\ = (\Datapath_inst|IR_reg|reg_out\(14) & (\Datapath_inst|IR_reg|reg_out\(13) & \Controller_inst|ALUOp[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(14),
	datab => \Datapath_inst|IR_reg|reg_out\(13),
	datad => \Controller_inst|ALUOp[1]~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux30~1_combout\);

-- Location: LCCOMB_X31_Y12_N28
\Datapath_inst|ALU_inst|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux16~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~75_combout\) # ((\Datapath_inst|ALU_inst|Mux16~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (((\Datapath_inst|ALU_inst|Mux16~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~75_combout\,
	datac => \Datapath_inst|ALU_inst|Mux16~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux16~1_combout\);

-- Location: FF_X31_Y12_N29
\Datapath_inst|ALUOut_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux16~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(15));

-- Location: LCCOMB_X24_Y12_N24
\Datapath_inst|s_write_data_reg[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[15]~17_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(15),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15),
	combout => \Datapath_inst|s_write_data_reg[15]~17_combout\);

-- Location: FF_X24_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[15]~17_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\);

-- Location: LCCOMB_X24_Y9_N8
\Datapath_inst|Regs_inst|oREGB[15]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~367_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~367_combout\);

-- Location: LCCOMB_X24_Y9_N20
\Datapath_inst|Regs_inst|oREGB[15]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~368_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~367_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21)))) # (!\Datapath_inst|Regs_inst|oREGB[15]~367_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~367_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~368_combout\);

-- Location: LCCOMB_X21_Y7_N24
\Datapath_inst|Regs_inst|oREGB[15]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~374_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~374_combout\);

-- Location: LCCOMB_X25_Y5_N24
\Datapath_inst|Regs_inst|oREGB[15]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~375_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[15]~374_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[15]~374_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[15]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[15]~374_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~375_combout\);

-- Location: LCCOMB_X23_Y6_N8
\Datapath_inst|Regs_inst|oREGB[15]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~369_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[10][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~369_combout\);

-- Location: LCCOMB_X24_Y5_N24
\Datapath_inst|Regs_inst|oREGB[15]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~370_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~369_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\) # (!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[15]~369_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\ & ((\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~369_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~370_combout\);

-- Location: LCCOMB_X23_Y12_N12
\Datapath_inst|Regs_inst|oREGB[15]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~371_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~371_combout\);

-- Location: LCCOMB_X24_Y11_N8
\Datapath_inst|Regs_inst|oREGB[15]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~372_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~371_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[15]~371_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~372_combout\);

-- Location: LCCOMB_X24_Y5_N14
\Datapath_inst|Regs_inst|oREGB[15]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~373_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[15]~370_combout\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(20) & \Datapath_inst|Regs_inst|oREGB[15]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[15]~370_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|oREGB[15]~372_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~373_combout\);

-- Location: LCCOMB_X25_Y5_N26
\Datapath_inst|Regs_inst|oREGB[15]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~376_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[15]~373_combout\ & ((\Datapath_inst|Regs_inst|oREGB[15]~375_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[15]~373_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[15]~368_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[15]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[15]~368_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[15]~375_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[15]~373_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~376_combout\);

-- Location: LCCOMB_X13_Y12_N10
\Datapath_inst|Regs_inst|oREGB[15]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~357_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\) # (\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[18][15]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~357_combout\);

-- Location: LCCOMB_X17_Y12_N8
\Datapath_inst|Regs_inst|oREGB[15]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~358_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~357_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[15]~357_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~357_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~358_combout\);

-- Location: LCCOMB_X17_Y14_N10
\Datapath_inst|Regs_inst|oREGB[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~364_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~364_combout\);

-- Location: LCCOMB_X17_Y14_N28
\Datapath_inst|Regs_inst|oREGB[15]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~365_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~364_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[15]~364_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\ & \Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~364_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~365_combout\);

-- Location: LCCOMB_X19_Y15_N16
\Datapath_inst|Regs_inst|oREGB[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~361_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][15]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[17][15]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~361_combout\);

-- Location: LCCOMB_X19_Y15_N6
\Datapath_inst|Regs_inst|oREGB[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~362_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[15]~361_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[15]~361_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[15]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][15]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[15]~361_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~362_combout\);

-- Location: LCCOMB_X22_Y15_N10
\Datapath_inst|Regs_inst|oREGB[15]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~359_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~359_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Datapath_inst|Regs_inst|oREGB[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~360_combout\ = (\Datapath_inst|Regs_inst|oREGB[15]~359_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[15]~359_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~359_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][15]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][15]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~360_combout\);

-- Location: LCCOMB_X19_Y15_N26
\Datapath_inst|Regs_inst|oREGB[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~363_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[15]~360_combout\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[15]~362_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~362_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[15]~360_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[15]~363_combout\);

-- Location: LCCOMB_X18_Y12_N24
\Datapath_inst|Regs_inst|oREGB[15]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~366_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[15]~363_combout\ & ((\Datapath_inst|Regs_inst|oREGB[15]~365_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[15]~363_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[15]~358_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[15]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[15]~358_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[15]~365_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[15]~363_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~366_combout\);

-- Location: LCCOMB_X26_Y12_N4
\Datapath_inst|Regs_inst|oREGB[15]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[15]~377_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[15]~366_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[15]~376_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[15]~376_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[15]~366_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[15]~377_combout\);

-- Location: FF_X26_Y12_N5
\Datapath_inst|B_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[15]~377_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(15));

-- Location: LCCOMB_X26_Y12_N14
\Datapath_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux15~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(16),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y12_N24
\Datapath_inst|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux15~1_combout\ = (\Datapath_inst|Mux15~0_combout\ & ((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\) # ((!\Datapath_inst|Mux12~1_combout\)))) # (!\Datapath_inst|Mux15~0_combout\ & (((\Datapath_inst|IR_reg|reg_out\(16) & 
-- \Datapath_inst|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux15~0_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Mux12~1_combout\,
	combout => \Datapath_inst|Mux15~1_combout\);

-- Location: FF_X24_Y10_N7
\Datapath_inst|Regs_inst|s_banco_regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\);

-- Location: FF_X22_Y11_N7
\Datapath_inst|Regs_inst|s_banco_regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\);

-- Location: FF_X23_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\);

-- Location: LCCOMB_X23_Y11_N30
\Datapath_inst|Regs_inst|oREGA[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~348_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~348_combout\);

-- Location: FF_X25_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\);

-- Location: LCCOMB_X24_Y10_N28
\Datapath_inst|Regs_inst|oREGA[16]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~349_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[16]~348_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[16]~348_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[16]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[16]~348_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~349_combout\);

-- Location: LCCOMB_X24_Y12_N2
\Datapath_inst|Regs_inst|s_banco_regs~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~47_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16),
	datac => \Datapath_inst|ALUOut_reg|reg_out\(16),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~47_combout\);

-- Location: LCCOMB_X24_Y9_N22
\Datapath_inst|Regs_inst|s_banco_regs[3][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][16]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Regs_inst|s_banco_regs~47_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][16]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][16]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\);

-- Location: FF_X22_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\);

-- Location: LCCOMB_X22_Y11_N16
\Datapath_inst|Regs_inst|oREGA[16]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~350_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~350_combout\);

-- Location: FF_X24_Y12_N3
\Datapath_inst|Regs_inst|s_banco_regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~47_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\);

-- Location: LCCOMB_X24_Y14_N12
\Datapath_inst|Regs_inst|oREGA[16]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~351_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~350_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~350_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~351_combout\);

-- Location: LCCOMB_X24_Y14_N6
\Datapath_inst|Regs_inst|oREGA[16]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~352_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[16]~349_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[16]~351_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~349_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[16]~351_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~352_combout\);

-- Location: FF_X23_Y6_N21
\Datapath_inst|Regs_inst|s_banco_regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\);

-- Location: FF_X23_Y6_N23
\Datapath_inst|Regs_inst|s_banco_regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\);

-- Location: LCCOMB_X23_Y6_N22
\Datapath_inst|Regs_inst|oREGA[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~346_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~346_combout\);

-- Location: FF_X24_Y7_N21
\Datapath_inst|Regs_inst|s_banco_regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\);

-- Location: FF_X24_Y7_N19
\Datapath_inst|Regs_inst|s_banco_regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\);

-- Location: LCCOMB_X24_Y7_N18
\Datapath_inst|Regs_inst|oREGA[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~347_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~346_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[16]~346_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~346_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~347_combout\);

-- Location: FF_X26_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\);

-- Location: FF_X24_Y12_N1
\Datapath_inst|Regs_inst|s_banco_regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\);

-- Location: FF_X26_Y7_N5
\Datapath_inst|Regs_inst|s_banco_regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\);

-- Location: FF_X26_Y7_N19
\Datapath_inst|Regs_inst|s_banco_regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\);

-- Location: LCCOMB_X26_Y7_N4
\Datapath_inst|Regs_inst|oREGA[16]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~353_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~353_combout\);

-- Location: LCCOMB_X25_Y14_N18
\Datapath_inst|Regs_inst|oREGA[16]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~354_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[16]~353_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[16]~353_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[16]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[16]~353_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~354_combout\);

-- Location: LCCOMB_X24_Y14_N8
\Datapath_inst|Regs_inst|oREGA[16]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~355_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~352_combout\ & (((\Datapath_inst|Regs_inst|oREGA[16]~354_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18)))) # (!\Datapath_inst|Regs_inst|oREGA[16]~352_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[16]~347_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~352_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[16]~347_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[16]~354_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~355_combout\);

-- Location: FF_X19_Y17_N7
\Datapath_inst|Regs_inst|s_banco_regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\);

-- Location: FF_X19_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\);

-- Location: LCCOMB_X19_Y17_N6
\Datapath_inst|Regs_inst|oREGA[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~340_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~340_combout\);

-- Location: FF_X22_Y15_N3
\Datapath_inst|Regs_inst|s_banco_regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\);

-- Location: FF_X18_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\);

-- Location: LCCOMB_X18_Y15_N20
\Datapath_inst|Regs_inst|oREGA[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~341_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~340_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[16]~340_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~340_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~341_combout\);

-- Location: FF_X17_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\);

-- Location: FF_X18_Y12_N17
\Datapath_inst|Regs_inst|s_banco_regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\);

-- Location: FF_X17_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\);

-- Location: FF_X17_Y12_N3
\Datapath_inst|Regs_inst|s_banco_regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\);

-- Location: LCCOMB_X17_Y12_N2
\Datapath_inst|Regs_inst|oREGA[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~338_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~338_combout\);

-- Location: LCCOMB_X18_Y12_N16
\Datapath_inst|Regs_inst|oREGA[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~339_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[16]~338_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[16]~338_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[16]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[16]~338_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~339_combout\);

-- Location: LCCOMB_X18_Y12_N26
\Datapath_inst|Regs_inst|oREGA[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~342_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[16]~339_combout\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[16]~341_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~341_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[16]~339_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~342_combout\);

-- Location: FF_X16_Y12_N9
\Datapath_inst|Regs_inst|s_banco_regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\);

-- Location: LCCOMB_X16_Y12_N8
\Datapath_inst|Regs_inst|oREGA[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~343_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~343_combout\);

-- Location: FF_X17_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\);

-- Location: FF_X16_Y12_N23
\Datapath_inst|Regs_inst|s_banco_regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\);

-- Location: LCCOMB_X16_Y12_N30
\Datapath_inst|Regs_inst|oREGA[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~344_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~343_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[16]~343_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~343_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~344_combout\);

-- Location: FF_X22_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\);

-- Location: FF_X19_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\);

-- Location: LCCOMB_X23_Y15_N4
\Datapath_inst|Regs_inst|s_banco_regs[21][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][16]~feeder_combout\ = \Datapath_inst|s_write_data_reg[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][16]~feeder_combout\);

-- Location: FF_X23_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][16]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\);

-- Location: FF_X23_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\);

-- Location: LCCOMB_X23_Y15_N30
\Datapath_inst|Regs_inst|oREGA[16]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~336_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~336_combout\);

-- Location: LCCOMB_X23_Y15_N28
\Datapath_inst|Regs_inst|oREGA[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~337_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~336_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[16]~336_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[16]~336_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[16]~337_combout\);

-- Location: LCCOMB_X23_Y14_N22
\Datapath_inst|Regs_inst|oREGA[16]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~345_combout\ = (\Datapath_inst|Regs_inst|oREGA[16]~342_combout\ & (((\Datapath_inst|Regs_inst|oREGA[16]~344_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[16]~342_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[16]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[16]~342_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[16]~344_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[16]~337_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~345_combout\);

-- Location: LCCOMB_X24_Y14_N4
\Datapath_inst|Regs_inst|oREGA[16]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[16]~356_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[16]~345_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[16]~355_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|oREGA[16]~355_combout\,
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[16]~345_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[16]~356_combout\);

-- Location: FF_X24_Y14_N5
\Datapath_inst|A_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[16]~356_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(16));

-- Location: LCCOMB_X30_Y14_N14
\Datapath_inst|PC_reg|reg_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~18_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(16)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALU_inst|Mux15~1_combout\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(16),
	combout => \Datapath_inst|PC_reg|reg_out~18_combout\);

-- Location: FF_X30_Y14_N15
\Datapath_inst|PC_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~18_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(16));

-- Location: LCCOMB_X24_Y14_N30
\Datapath_inst|s_alu_a[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[16]~16_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(16))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(16),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(16),
	combout => \Datapath_inst|s_alu_a[16]~16_combout\);

-- Location: LCCOMB_X30_Y13_N14
\Datapath_inst|ALU_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux15~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[16]~16_combout\) # ((!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux15~1_combout\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (\Datapath_inst|Mux15~1_combout\ & \Datapath_inst|s_alu_a[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|Mux15~1_combout\,
	datad => \Datapath_inst|s_alu_a[16]~16_combout\,
	combout => \Datapath_inst|ALU_inst|Mux15~0_combout\);

-- Location: LCCOMB_X30_Y13_N0
\Datapath_inst|ALU_inst|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~77_combout\ = (\Datapath_inst|Mux15~1_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux15~1_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux15~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~77_combout\);

-- Location: LCCOMB_X31_Y16_N18
\Datapath_inst|ALU_inst|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~78_combout\ = (\Datapath_inst|ALU_inst|Add0~77_combout\ & ((\Datapath_inst|s_alu_a[16]~16_combout\ & (\Datapath_inst|ALU_inst|Add0~76\ & VCC)) # (!\Datapath_inst|s_alu_a[16]~16_combout\ & (!\Datapath_inst|ALU_inst|Add0~76\)))) 
-- # (!\Datapath_inst|ALU_inst|Add0~77_combout\ & ((\Datapath_inst|s_alu_a[16]~16_combout\ & (!\Datapath_inst|ALU_inst|Add0~76\)) # (!\Datapath_inst|s_alu_a[16]~16_combout\ & ((\Datapath_inst|ALU_inst|Add0~76\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~79\ = CARRY((\Datapath_inst|ALU_inst|Add0~77_combout\ & (!\Datapath_inst|s_alu_a[16]~16_combout\ & !\Datapath_inst|ALU_inst|Add0~76\)) # (!\Datapath_inst|ALU_inst|Add0~77_combout\ & ((!\Datapath_inst|ALU_inst|Add0~76\) # 
-- (!\Datapath_inst|s_alu_a[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~77_combout\,
	datab => \Datapath_inst|s_alu_a[16]~16_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~76\,
	combout => \Datapath_inst|ALU_inst|Add0~78_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~79\);

-- Location: LCCOMB_X30_Y14_N26
\Datapath_inst|ALU_inst|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux15~1_combout\ = (\Datapath_inst|ALU_inst|Mux15~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~78_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux15~0_combout\ & (\Datapath_inst|ALU_inst|Add0~78_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux15~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~78_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux15~1_combout\);

-- Location: FF_X30_Y14_N27
\Datapath_inst|ALUOut_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux15~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(16));

-- Location: LCCOMB_X24_Y12_N0
\Datapath_inst|s_write_data_reg[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[16]~16_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(16),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16),
	combout => \Datapath_inst|s_write_data_reg[16]~16_combout\);

-- Location: LCCOMB_X17_Y14_N8
\Datapath_inst|Regs_inst|s_banco_regs[23][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][16]~feeder_combout\ = \Datapath_inst|s_write_data_reg[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[16]~16_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][16]~feeder_combout\);

-- Location: FF_X17_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][16]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\);

-- Location: LCCOMB_X17_Y14_N6
\Datapath_inst|Regs_inst|oREGB[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~343_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~343_combout\);

-- Location: LCCOMB_X17_Y13_N14
\Datapath_inst|Regs_inst|oREGB[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~344_combout\ = (\Datapath_inst|Regs_inst|oREGB[16]~343_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[16]~343_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[16]~343_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~344_combout\);

-- Location: LCCOMB_X17_Y12_N28
\Datapath_inst|Regs_inst|oREGB[16]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~336_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~336_combout\);

-- Location: LCCOMB_X16_Y12_N22
\Datapath_inst|Regs_inst|oREGB[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~337_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[16]~336_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[16]~336_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[16]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][16]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~336_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~337_combout\);

-- Location: LCCOMB_X19_Y15_N0
\Datapath_inst|Regs_inst|oREGB[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~340_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~340_combout\);

-- Location: LCCOMB_X19_Y15_N30
\Datapath_inst|Regs_inst|oREGB[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~341_combout\ = (\Datapath_inst|Regs_inst|oREGB[16]~340_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[16]~340_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[16]~340_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~341_combout\);

-- Location: LCCOMB_X22_Y15_N2
\Datapath_inst|Regs_inst|oREGB[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~338_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~338_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Datapath_inst|Regs_inst|oREGB[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~339_combout\ = (\Datapath_inst|Regs_inst|oREGB[16]~338_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[16]~338_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][16]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[16]~338_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~339_combout\);

-- Location: LCCOMB_X19_Y15_N18
\Datapath_inst|Regs_inst|oREGB[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~342_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[16]~339_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[16]~341_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[16]~341_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[16]~339_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~342_combout\);

-- Location: LCCOMB_X19_Y15_N28
\Datapath_inst|Regs_inst|oREGB[16]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~345_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[16]~342_combout\ & (\Datapath_inst|Regs_inst|oREGB[16]~344_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[16]~342_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[16]~337_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[16]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[16]~344_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[16]~337_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~342_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~345_combout\);

-- Location: LCCOMB_X23_Y6_N20
\Datapath_inst|Regs_inst|oREGB[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~346_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[10][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~346_combout\);

-- Location: LCCOMB_X26_Y10_N20
\Datapath_inst|Regs_inst|oREGB[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~347_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[16]~346_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[16]~346_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[16]~346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[16]~346_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~347_combout\);

-- Location: LCCOMB_X25_Y10_N26
\Datapath_inst|Regs_inst|oREGB[16]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~350_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][16]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][16]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~350_combout\);

-- Location: LCCOMB_X24_Y10_N22
\Datapath_inst|Regs_inst|oREGB[16]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~351_combout\ = (\Datapath_inst|Regs_inst|oREGB[16]~350_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\ & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|IR_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][16]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[16]~350_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[16]~351_combout\);

-- Location: LCCOMB_X22_Y11_N6
\Datapath_inst|Regs_inst|oREGB[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~348_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~348_combout\);

-- Location: LCCOMB_X24_Y10_N6
\Datapath_inst|Regs_inst|oREGB[16]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~349_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[16]~348_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[16]~348_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[16]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][16]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][16]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~348_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~349_combout\);

-- Location: LCCOMB_X24_Y10_N20
\Datapath_inst|Regs_inst|oREGB[16]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~352_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|oREGB[16]~349_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[16]~351_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[16]~351_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~349_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~352_combout\);

-- Location: LCCOMB_X24_Y7_N20
\Datapath_inst|Regs_inst|oREGB[16]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~353_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22)) # ((\Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~353_combout\);

-- Location: LCCOMB_X26_Y7_N18
\Datapath_inst|Regs_inst|oREGB[16]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~354_combout\ = (\Datapath_inst|Regs_inst|oREGB[16]~353_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[16]~353_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[16]~353_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][16]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][16]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~354_combout\);

-- Location: LCCOMB_X26_Y10_N26
\Datapath_inst|Regs_inst|oREGB[16]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~355_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[16]~352_combout\ & ((\Datapath_inst|Regs_inst|oREGB[16]~354_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[16]~352_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[16]~347_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[16]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[16]~347_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[16]~352_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~354_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~355_combout\);

-- Location: LCCOMB_X26_Y12_N0
\Datapath_inst|Regs_inst|oREGB[16]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[16]~356_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[16]~345_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[16]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[16]~345_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[16]~355_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[16]~356_combout\);

-- Location: FF_X26_Y12_N1
\Datapath_inst|B_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[16]~356_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(16));

-- Location: LCCOMB_X26_Y12_N22
\Datapath_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux14~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(17),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux14~0_combout\);

-- Location: LCCOMB_X28_Y12_N22
\Datapath_inst|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux14~1_combout\ = (\Datapath_inst|Mux14~0_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)) # (!\Datapath_inst|Mux12~1_combout\))) # (!\Datapath_inst|Mux14~0_combout\ & (\Datapath_inst|Mux12~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux14~0_combout\,
	datab => \Datapath_inst|Mux12~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	combout => \Datapath_inst|Mux14~1_combout\);

-- Location: FF_X22_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\);

-- Location: FF_X23_Y15_N27
\Datapath_inst|Regs_inst|s_banco_regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\);

-- Location: FF_X19_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\);

-- Location: FF_X23_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\);

-- Location: LCCOMB_X23_Y15_N0
\Datapath_inst|Regs_inst|oREGA[17]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~315_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~315_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Datapath_inst|Regs_inst|oREGA[17]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~316_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[17]~315_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[17]~315_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[17]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[17]~315_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~316_combout\);

-- Location: FF_X17_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\);

-- Location: FF_X17_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\);

-- Location: LCCOMB_X16_Y12_N24
\Datapath_inst|Regs_inst|s_banco_regs[27][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][17]~feeder_combout\ = \Datapath_inst|s_write_data_reg[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][17]~feeder_combout\);

-- Location: FF_X16_Y12_N25
\Datapath_inst|Regs_inst|s_banco_regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][17]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\);

-- Location: LCCOMB_X17_Y16_N24
\Datapath_inst|Regs_inst|oREGA[17]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~322_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~322_combout\);

-- Location: LCCOMB_X21_Y14_N18
\Datapath_inst|Regs_inst|oREGA[17]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~323_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[17]~322_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[17]~322_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[17]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[17]~322_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~323_combout\);

-- Location: FF_X16_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\);

-- Location: FF_X17_Y14_N3
\Datapath_inst|Regs_inst|s_banco_regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\);

-- Location: LCCOMB_X16_Y15_N12
\Datapath_inst|Regs_inst|oREGA[17]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~317_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~317_combout\);

-- Location: FF_X17_Y16_N7
\Datapath_inst|Regs_inst|s_banco_regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\);

-- Location: FF_X16_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\);

-- Location: LCCOMB_X16_Y15_N30
\Datapath_inst|Regs_inst|oREGA[17]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~318_combout\ = (\Datapath_inst|Regs_inst|oREGA[17]~317_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[17]~317_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[17]~317_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~318_combout\);

-- Location: FF_X19_Y15_N3
\Datapath_inst|Regs_inst|s_banco_regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\);

-- Location: FF_X22_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\);

-- Location: LCCOMB_X23_Y15_N2
\Datapath_inst|Regs_inst|oREGA[17]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~319_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18)) # (\Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\ & (!\Datapath_inst|IR_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~319_combout\);

-- Location: LCCOMB_X24_Y15_N16
\Datapath_inst|Regs_inst|s_banco_regs[24][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][17]~feeder_combout\ = \Datapath_inst|s_write_data_reg[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][17]~feeder_combout\);

-- Location: FF_X24_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][17]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\);

-- Location: FF_X24_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\);

-- Location: LCCOMB_X24_Y15_N14
\Datapath_inst|Regs_inst|oREGA[17]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~320_combout\ = (\Datapath_inst|Regs_inst|oREGA[17]~319_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[17]~319_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[17]~319_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~320_combout\);

-- Location: LCCOMB_X24_Y15_N28
\Datapath_inst|Regs_inst|oREGA[17]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~321_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[17]~318_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[17]~320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[17]~318_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[17]~320_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~321_combout\);

-- Location: LCCOMB_X24_Y15_N30
\Datapath_inst|Regs_inst|oREGA[17]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~324_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[17]~321_combout\ & ((\Datapath_inst|Regs_inst|oREGA[17]~323_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[17]~321_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[17]~316_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[17]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[17]~316_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[17]~323_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[17]~321_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~324_combout\);

-- Location: FF_X24_Y11_N7
\Datapath_inst|Regs_inst|s_banco_regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\);

-- Location: FF_X24_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\);

-- Location: FF_X24_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\);

-- Location: LCCOMB_X24_Y9_N0
\Datapath_inst|Regs_inst|oREGA[17]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~325_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~325_combout\);

-- Location: FF_X23_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\);

-- Location: LCCOMB_X23_Y9_N22
\Datapath_inst|Regs_inst|oREGA[17]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~326_combout\ = (\Datapath_inst|Regs_inst|oREGA[17]~325_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[17]~325_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[17]~325_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~326_combout\);

-- Location: FF_X22_Y10_N9
\Datapath_inst|Regs_inst|s_banco_regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\);

-- Location: FF_X22_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\);

-- Location: FF_X23_Y6_N13
\Datapath_inst|Regs_inst|s_banco_regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\);

-- Location: FF_X23_Y6_N7
\Datapath_inst|Regs_inst|s_banco_regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\);

-- Location: LCCOMB_X23_Y6_N6
\Datapath_inst|Regs_inst|oREGA[17]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~327_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~327_combout\);

-- Location: LCCOMB_X22_Y10_N22
\Datapath_inst|Regs_inst|oREGA[17]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~328_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[17]~327_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[17]~327_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[17]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[17]~327_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~328_combout\);

-- Location: LCCOMB_X24_Y12_N28
\Datapath_inst|Regs_inst|s_banco_regs~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~46_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(17),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~46_combout\);

-- Location: FF_X24_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~46_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\);

-- Location: FF_X23_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\);

-- Location: FF_X24_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~46_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\);

-- Location: LCCOMB_X23_Y9_N16
\Datapath_inst|Regs_inst|oREGA[17]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~329_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~329_combout\);

-- Location: LCCOMB_X24_Y15_N12
\Datapath_inst|Regs_inst|oREGA[17]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~330_combout\ = (\Datapath_inst|Regs_inst|oREGA[17]~329_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[17]~329_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~330_combout\);

-- Location: LCCOMB_X23_Y14_N4
\Datapath_inst|Regs_inst|oREGA[17]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~331_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[17]~328_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[17]~330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[17]~328_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[17]~330_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~331_combout\);

-- Location: FF_X23_Y7_N9
\Datapath_inst|Regs_inst|s_banco_regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\);

-- Location: FF_X26_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\);

-- Location: FF_X26_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\);

-- Location: LCCOMB_X26_Y7_N26
\Datapath_inst|Regs_inst|oREGA[17]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~332_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[17]~332_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Datapath_inst|Regs_inst|s_banco_regs[15][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][17]~feeder_combout\ = \Datapath_inst|s_write_data_reg[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][17]~feeder_combout\);

-- Location: FF_X22_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][17]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\);

-- Location: LCCOMB_X26_Y7_N8
\Datapath_inst|Regs_inst|oREGA[17]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~333_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[17]~332_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[17]~332_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[17]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[17]~332_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~333_combout\);

-- Location: LCCOMB_X24_Y14_N14
\Datapath_inst|Regs_inst|oREGA[17]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~334_combout\ = (\Datapath_inst|Regs_inst|oREGA[17]~331_combout\ & (((\Datapath_inst|Regs_inst|oREGA[17]~333_combout\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[17]~331_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[17]~326_combout\ & (\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[17]~326_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[17]~331_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[17]~333_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~334_combout\);

-- Location: LCCOMB_X28_Y14_N22
\Datapath_inst|Regs_inst|oREGA[17]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[17]~335_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[17]~324_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[17]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[17]~324_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[17]~334_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[17]~335_combout\);

-- Location: FF_X28_Y14_N23
\Datapath_inst|A_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[17]~335_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(17));

-- Location: LCCOMB_X30_Y14_N24
\Datapath_inst|PC_reg|reg_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~19_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(17))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(17),
	datad => \Datapath_inst|ALU_inst|Mux14~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~19_combout\);

-- Location: FF_X30_Y14_N25
\Datapath_inst|PC_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~19_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(17));

-- Location: LCCOMB_X28_Y14_N16
\Datapath_inst|s_alu_a[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[17]~15_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(17))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(17),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(17),
	combout => \Datapath_inst|s_alu_a[17]~15_combout\);

-- Location: LCCOMB_X28_Y14_N26
\Datapath_inst|ALU_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux14~0_combout\ = (\Datapath_inst|s_alu_a[17]~15_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\) # ((\Datapath_inst|Mux14~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)))) # 
-- (!\Datapath_inst|s_alu_a[17]~15_combout\ & (\Datapath_inst|Mux14~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux14~1_combout\,
	datab => \Datapath_inst|s_alu_a[17]~15_combout\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y13_N28
\Datapath_inst|ALU_inst|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~80_combout\ = (\Datapath_inst|Mux14~1_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux14~1_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux14~1_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~80_combout\);

-- Location: LCCOMB_X31_Y16_N20
\Datapath_inst|ALU_inst|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~81_combout\ = ((\Datapath_inst|s_alu_a[17]~15_combout\ $ (\Datapath_inst|ALU_inst|Add0~80_combout\ $ (!\Datapath_inst|ALU_inst|Add0~79\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~82\ = CARRY((\Datapath_inst|s_alu_a[17]~15_combout\ & ((\Datapath_inst|ALU_inst|Add0~80_combout\) # (!\Datapath_inst|ALU_inst|Add0~79\))) # (!\Datapath_inst|s_alu_a[17]~15_combout\ & (\Datapath_inst|ALU_inst|Add0~80_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[17]~15_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~80_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~79\,
	combout => \Datapath_inst|ALU_inst|Add0~81_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~82\);

-- Location: LCCOMB_X30_Y14_N0
\Datapath_inst|ALU_inst|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux14~1_combout\ = (\Datapath_inst|ALU_inst|Mux14~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~81_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux14~0_combout\ & (\Datapath_inst|ALU_inst|Add0~81_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux14~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~81_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux14~1_combout\);

-- Location: FF_X30_Y14_N1
\Datapath_inst|ALUOut_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux14~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(17));

-- Location: LCCOMB_X24_Y12_N18
\Datapath_inst|s_write_data_reg[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[17]~15_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(17),
	combout => \Datapath_inst|s_write_data_reg[17]~15_combout\);

-- Location: FF_X21_Y14_N19
\Datapath_inst|Regs_inst|s_banco_regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[17]~15_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\);

-- Location: LCCOMB_X17_Y14_N2
\Datapath_inst|Regs_inst|oREGB[17]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~322_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][17]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~322_combout\);

-- Location: LCCOMB_X17_Y14_N4
\Datapath_inst|Regs_inst|oREGB[17]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~323_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[17]~322_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[17]~322_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[17]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~322_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~323_combout\);

-- Location: LCCOMB_X22_Y15_N22
\Datapath_inst|Regs_inst|oREGB[17]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~317_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~317_combout\);

-- Location: LCCOMB_X22_Y15_N16
\Datapath_inst|Regs_inst|oREGB[17]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~318_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~317_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[17]~317_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[17]~317_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~318_combout\);

-- Location: LCCOMB_X19_Y15_N2
\Datapath_inst|Regs_inst|oREGB[17]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~319_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~319_combout\);

-- Location: LCCOMB_X19_Y15_N20
\Datapath_inst|Regs_inst|oREGB[17]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~320_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[17]~319_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[17]~319_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[17]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~319_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~320_combout\);

-- Location: LCCOMB_X19_Y15_N24
\Datapath_inst|Regs_inst|oREGB[17]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~321_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[17]~318_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[17]~320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[17]~318_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~320_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~321_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Datapath_inst|Regs_inst|oREGB[17]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~315_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][17]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][17]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~315_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Datapath_inst|Regs_inst|oREGB[17]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~316_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[17]~315_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[17]~315_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[17]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~315_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~316_combout\);

-- Location: LCCOMB_X18_Y16_N10
\Datapath_inst|Regs_inst|oREGB[17]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~324_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~321_combout\ & ((\Datapath_inst|Regs_inst|oREGB[17]~323_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[17]~321_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGB[17]~316_combout\ & \Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[17]~323_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[17]~321_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[17]~316_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~324_combout\);

-- Location: LCCOMB_X24_Y9_N30
\Datapath_inst|Regs_inst|oREGB[17]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~325_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~325_combout\);

-- Location: LCCOMB_X24_Y9_N26
\Datapath_inst|Regs_inst|oREGB[17]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~326_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~325_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[17]~325_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\ & \Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[17]~325_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~326_combout\);

-- Location: LCCOMB_X22_Y10_N8
\Datapath_inst|Regs_inst|oREGB[17]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~332_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~332_combout\);

-- Location: LCCOMB_X26_Y7_N28
\Datapath_inst|Regs_inst|oREGB[17]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~333_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~332_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[17]~332_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[17]~332_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~333_combout\);

-- Location: LCCOMB_X24_Y11_N6
\Datapath_inst|Regs_inst|oREGB[17]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~329_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~329_combout\);

-- Location: LCCOMB_X24_Y11_N24
\Datapath_inst|Regs_inst|oREGB[17]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~330_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~329_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~329_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~330_combout\);

-- Location: LCCOMB_X23_Y6_N12
\Datapath_inst|Regs_inst|oREGB[17]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~327_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[10][17]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][17]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~327_combout\);

-- Location: LCCOMB_X23_Y7_N8
\Datapath_inst|Regs_inst|oREGB[17]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~328_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[17]~327_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[17]~327_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[17]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][17]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][17]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~327_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~328_combout\);

-- Location: LCCOMB_X24_Y11_N10
\Datapath_inst|Regs_inst|oREGB[17]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~331_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|oREGB[17]~328_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[17]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[17]~330_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[17]~328_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~331_combout\);

-- Location: LCCOMB_X24_Y9_N28
\Datapath_inst|Regs_inst|oREGB[17]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~334_combout\ = (\Datapath_inst|Regs_inst|oREGB[17]~331_combout\ & (((\Datapath_inst|Regs_inst|oREGB[17]~333_combout\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[17]~331_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[17]~326_combout\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[17]~326_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[17]~333_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[17]~331_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[17]~334_combout\);

-- Location: LCCOMB_X26_Y12_N24
\Datapath_inst|Regs_inst|oREGB[17]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[17]~335_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[17]~324_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[17]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[17]~324_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[17]~334_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[17]~335_combout\);

-- Location: FF_X26_Y12_N25
\Datapath_inst|B_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[17]~335_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(17));

-- Location: M9K_X27_Y12_N0
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008040380C0804020100806840100B45A201A88040371BC8040341A080402D1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de1_text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	portare => VCC,
	clk0 => \s_clock_cpu~clkctrl_outclk\,
	portadatain => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y9_N12
\Datapath_inst|Regs_inst|s_banco_regs~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~50_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(13),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~50_combout\);

-- Location: LCCOMB_X30_Y9_N16
\Datapath_inst|Regs_inst|s_banco_regs[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[2][13]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~50_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[2][13]~feeder_combout\);

-- Location: FF_X30_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[2][13]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\);

-- Location: FF_X26_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~50_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\);

-- Location: FF_X26_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\);

-- Location: LCCOMB_X26_Y9_N8
\Datapath_inst|Regs_inst|oREGA[13]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~413_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~413_combout\);

-- Location: LCCOMB_X26_Y9_N30
\Datapath_inst|Regs_inst|oREGA[13]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~414_combout\ = (\Datapath_inst|Regs_inst|oREGA[13]~413_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[13]~413_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~414_combout\);

-- Location: LCCOMB_X26_Y9_N16
\Datapath_inst|Regs_inst|oREGA[13]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~415_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[13]~412_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[13]~414_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[13]~412_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[13]~414_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~415_combout\);

-- Location: LCCOMB_X26_Y9_N10
\Datapath_inst|Regs_inst|oREGA[13]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~418_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[13]~415_combout\ & (\Datapath_inst|Regs_inst|oREGA[13]~417_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[13]~415_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[13]~410_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[13]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[13]~417_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[13]~410_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[13]~415_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~418_combout\);

-- Location: FF_X16_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\);

-- Location: FF_X17_Y13_N19
\Datapath_inst|Regs_inst|s_banco_regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\);

-- Location: FF_X16_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\);

-- Location: LCCOMB_X16_Y12_N20
\Datapath_inst|Regs_inst|oREGA[13]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~406_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~406_combout\);

-- Location: LCCOMB_X17_Y13_N18
\Datapath_inst|Regs_inst|oREGA[13]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~407_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[13]~406_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[13]~406_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[13]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~406_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~407_combout\);

-- Location: FF_X18_Y16_N7
\Datapath_inst|Regs_inst|s_banco_regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\);

-- Location: FF_X18_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\);

-- Location: FF_X12_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\);

-- Location: FF_X13_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\);

-- Location: LCCOMB_X13_Y11_N4
\Datapath_inst|Regs_inst|oREGA[13]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~399_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~399_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Datapath_inst|Regs_inst|oREGA[13]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~400_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[13]~399_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[13]~399_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[13]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~399_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~400_combout\);

-- Location: LCCOMB_X11_Y11_N16
\Datapath_inst|Regs_inst|s_banco_regs[24][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][13]~feeder_combout\ = \Datapath_inst|s_write_data_reg[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][13]~feeder_combout\);

-- Location: FF_X11_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][13]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\);

-- Location: FF_X11_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\);

-- Location: FF_X12_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\);

-- Location: LCCOMB_X18_Y14_N8
\Datapath_inst|Regs_inst|s_banco_regs[20][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[20][13]~feeder_combout\ = \Datapath_inst|s_write_data_reg[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[20][13]~feeder_combout\);

-- Location: FF_X18_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[20][13]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\);

-- Location: LCCOMB_X12_Y11_N4
\Datapath_inst|Regs_inst|oREGA[13]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~403_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\) # (\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~403_combout\);

-- Location: LCCOMB_X11_Y11_N18
\Datapath_inst|Regs_inst|oREGA[13]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~404_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[13]~403_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[13]~403_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[13]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~403_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~404_combout\);

-- Location: FF_X17_Y12_N15
\Datapath_inst|Regs_inst|s_banco_regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\);

-- Location: FF_X18_Y12_N3
\Datapath_inst|Regs_inst|s_banco_regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\);

-- Location: FF_X17_Y14_N15
\Datapath_inst|Regs_inst|s_banco_regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\);

-- Location: FF_X17_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\);

-- Location: LCCOMB_X17_Y12_N20
\Datapath_inst|Regs_inst|oREGA[13]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~401_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[13]~401_combout\);

-- Location: LCCOMB_X18_Y12_N2
\Datapath_inst|Regs_inst|oREGA[13]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~402_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[13]~401_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[13]~401_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[13]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~401_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~402_combout\);

-- Location: LCCOMB_X18_Y12_N8
\Datapath_inst|Regs_inst|oREGA[13]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~405_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[13]~402_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[13]~404_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[13]~404_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~402_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~405_combout\);

-- Location: LCCOMB_X18_Y14_N6
\Datapath_inst|Regs_inst|oREGA[13]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~408_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[13]~405_combout\ & (\Datapath_inst|Regs_inst|oREGA[13]~407_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[13]~405_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[13]~400_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[13]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[13]~407_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[13]~400_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[13]~405_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~408_combout\);

-- Location: LCCOMB_X25_Y14_N20
\Datapath_inst|Regs_inst|oREGA[13]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[13]~419_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[13]~408_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[13]~418_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[13]~418_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[13]~408_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[13]~419_combout\);

-- Location: FF_X25_Y14_N21
\Datapath_inst|A_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[13]~419_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(13));

-- Location: LCCOMB_X25_Y14_N26
\Datapath_inst|s_alu_a[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[13]~19_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(13)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|PC_reg|reg_out\(13),
	datad => \Datapath_inst|A_reg|reg_out\(13),
	combout => \Datapath_inst|s_alu_a[13]~19_combout\);

-- Location: LCCOMB_X26_Y12_N30
\Datapath_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux19~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(12),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux19~0_combout\);

-- Location: LCCOMB_X25_Y12_N8
\Datapath_inst|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux19~1_combout\ = (\Datapath_inst|Mux12~1_combout\ & ((\Datapath_inst|Mux19~0_combout\ & ((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\))) # (!\Datapath_inst|Mux19~0_combout\ & (\Datapath_inst|IR_reg|reg_out\(12))))) # 
-- (!\Datapath_inst|Mux12~1_combout\ & (((\Datapath_inst|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(12),
	datab => \Datapath_inst|Mux12~1_combout\,
	datac => \Datapath_inst|Mux19~0_combout\,
	datad => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	combout => \Datapath_inst|Mux19~1_combout\);

-- Location: LCCOMB_X30_Y13_N20
\Datapath_inst|ALU_inst|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~65_combout\ = (\Datapath_inst|Mux19~1_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux19~1_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux19~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~65_combout\);

-- Location: LCCOMB_X24_Y8_N10
\Datapath_inst|s_write_data_reg[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[11]~21_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(11),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11),
	combout => \Datapath_inst|s_write_data_reg[11]~21_combout\);

-- Location: FF_X22_Y17_N31
\Datapath_inst|Regs_inst|s_banco_regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\);

-- Location: FF_X14_Y16_N21
\Datapath_inst|Regs_inst|s_banco_regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\);

-- Location: LCCOMB_X14_Y16_N20
\Datapath_inst|Regs_inst|oREGA[11]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~441_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~441_combout\);

-- Location: FF_X17_Y11_N1
\Datapath_inst|Regs_inst|s_banco_regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\);

-- Location: FF_X17_Y11_N3
\Datapath_inst|Regs_inst|s_banco_regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\);

-- Location: LCCOMB_X17_Y11_N0
\Datapath_inst|Regs_inst|oREGA[11]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~442_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[11]~441_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~441_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[11]~441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[11]~441_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~442_combout\);

-- Location: FF_X13_Y17_N19
\Datapath_inst|Regs_inst|s_banco_regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\);

-- Location: FF_X13_Y17_N17
\Datapath_inst|Regs_inst|s_banco_regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\);

-- Location: LCCOMB_X16_Y10_N26
\Datapath_inst|Regs_inst|s_banco_regs[27][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][11]~feeder_combout\ = \Datapath_inst|s_write_data_reg[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][11]~feeder_combout\);

-- Location: FF_X16_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][11]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\);

-- Location: FF_X18_Y13_N7
\Datapath_inst|Regs_inst|s_banco_regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\);

-- Location: LCCOMB_X18_Y13_N6
\Datapath_inst|Regs_inst|oREGA[11]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~448_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~448_combout\);

-- Location: LCCOMB_X13_Y17_N16
\Datapath_inst|Regs_inst|oREGA[11]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~449_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[11]~448_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~448_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[11]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~448_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~449_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Datapath_inst|Regs_inst|s_banco_regs[24][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][11]~feeder_combout\ = \Datapath_inst|s_write_data_reg[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][11]~feeder_combout\);

-- Location: FF_X23_Y17_N31
\Datapath_inst|Regs_inst|s_banco_regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][11]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\);

-- Location: FF_X21_Y17_N19
\Datapath_inst|Regs_inst|s_banco_regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\);

-- Location: FF_X21_Y17_N11
\Datapath_inst|Regs_inst|s_banco_regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\);

-- Location: FF_X22_Y17_N1
\Datapath_inst|Regs_inst|s_banco_regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\);

-- Location: LCCOMB_X21_Y17_N28
\Datapath_inst|Regs_inst|oREGA[11]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~445_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~445_combout\);

-- Location: LCCOMB_X21_Y17_N18
\Datapath_inst|Regs_inst|oREGA[11]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~446_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[11]~445_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~445_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[11]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~445_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~446_combout\);

-- Location: FF_X18_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\);

-- Location: FF_X13_Y13_N9
\Datapath_inst|Regs_inst|s_banco_regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\);

-- Location: FF_X13_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\);

-- Location: FF_X14_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\);

-- Location: LCCOMB_X14_Y13_N22
\Datapath_inst|Regs_inst|oREGA[11]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~443_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~443_combout\);

-- Location: LCCOMB_X13_Y13_N8
\Datapath_inst|Regs_inst|oREGA[11]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~444_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[11]~443_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~443_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[11]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~443_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~444_combout\);

-- Location: LCCOMB_X21_Y17_N12
\Datapath_inst|Regs_inst|oREGA[11]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~447_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[11]~444_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[11]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[11]~446_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~444_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~447_combout\);

-- Location: LCCOMB_X21_Y17_N26
\Datapath_inst|Regs_inst|oREGA[11]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~450_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[11]~447_combout\ & ((\Datapath_inst|Regs_inst|oREGA[11]~449_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~447_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[11]~442_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[11]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[11]~442_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[11]~449_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~447_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~450_combout\);

-- Location: FF_X21_Y7_N21
\Datapath_inst|Regs_inst|s_banco_regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\);

-- Location: FF_X21_Y6_N7
\Datapath_inst|Regs_inst|s_banco_regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\);

-- Location: FF_X19_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\);

-- Location: FF_X19_Y6_N11
\Datapath_inst|Regs_inst|s_banco_regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\);

-- Location: LCCOMB_X19_Y6_N16
\Datapath_inst|Regs_inst|oREGA[11]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~453_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~453_combout\);

-- Location: LCCOMB_X21_Y6_N6
\Datapath_inst|Regs_inst|oREGA[11]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~454_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[11]~453_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~453_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[11]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~453_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~454_combout\);

-- Location: LCCOMB_X24_Y8_N6
\Datapath_inst|Regs_inst|s_banco_regs~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~52_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(11),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~52_combout\);

-- Location: FF_X24_Y8_N7
\Datapath_inst|Regs_inst|s_banco_regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~52_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\);

-- Location: FF_X22_Y6_N11
\Datapath_inst|Regs_inst|s_banco_regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~52_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\);

-- Location: FF_X21_Y6_N25
\Datapath_inst|Regs_inst|s_banco_regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\);

-- Location: LCCOMB_X21_Y6_N24
\Datapath_inst|Regs_inst|oREGA[11]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~455_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~455_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Datapath_inst|Regs_inst|oREGA[11]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~456_combout\ = (\Datapath_inst|Regs_inst|oREGA[11]~455_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[11]~455_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~456_combout\);

-- Location: LCCOMB_X24_Y8_N12
\Datapath_inst|Regs_inst|oREGA[11]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~457_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[11]~454_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[11]~456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[11]~454_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[11]~456_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~457_combout\);

-- Location: FF_X19_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\);

-- Location: FF_X22_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\);

-- Location: FF_X22_Y6_N9
\Datapath_inst|Regs_inst|s_banco_regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\);

-- Location: FF_X23_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\);

-- Location: LCCOMB_X22_Y8_N28
\Datapath_inst|Regs_inst|oREGA[11]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~451_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~451_combout\);

-- Location: LCCOMB_X22_Y8_N22
\Datapath_inst|Regs_inst|oREGA[11]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~452_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[11]~451_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~451_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[11]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~451_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~452_combout\);

-- Location: FF_X22_Y5_N7
\Datapath_inst|Regs_inst|s_banco_regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\);

-- Location: FF_X24_Y8_N31
\Datapath_inst|Regs_inst|s_banco_regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\);

-- Location: FF_X23_Y5_N9
\Datapath_inst|Regs_inst|s_banco_regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\);

-- Location: FF_X23_Y5_N15
\Datapath_inst|Regs_inst|s_banco_regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[11]~21_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\);

-- Location: LCCOMB_X23_Y5_N14
\Datapath_inst|Regs_inst|oREGA[11]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~458_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~458_combout\);

-- Location: LCCOMB_X24_Y8_N30
\Datapath_inst|Regs_inst|oREGA[11]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~459_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[11]~458_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[11]~458_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[11]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~458_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~459_combout\);

-- Location: LCCOMB_X24_Y8_N28
\Datapath_inst|Regs_inst|oREGA[11]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~460_combout\ = (\Datapath_inst|Regs_inst|oREGA[11]~457_combout\ & (((\Datapath_inst|Regs_inst|oREGA[11]~459_combout\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[11]~457_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[11]~452_combout\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[11]~457_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[11]~452_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[11]~459_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[11]~460_combout\);

-- Location: LCCOMB_X25_Y14_N12
\Datapath_inst|Regs_inst|oREGA[11]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[11]~461_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[11]~450_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[11]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[11]~450_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[11]~460_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[11]~461_combout\);

-- Location: FF_X25_Y14_N13
\Datapath_inst|A_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[11]~461_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(11));

-- Location: LCCOMB_X25_Y14_N10
\Datapath_inst|s_alu_a[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[11]~21_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(11))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(11),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(11),
	combout => \Datapath_inst|s_alu_a[11]~21_combout\);

-- Location: LCCOMB_X29_Y12_N18
\Datapath_inst|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux20~2_combout\ = (\Datapath_inst|IR_reg|reg_out\(6) & ((\Datapath_inst|IR_reg|reg_out\(7)))) # (!\Datapath_inst|IR_reg|reg_out\(6) & (\Datapath_inst|IR_reg|reg_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(31),
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Datapath_inst|IR_reg|reg_out\(7),
	combout => \Datapath_inst|Mux20~2_combout\);

-- Location: LCCOMB_X29_Y12_N4
\Datapath_inst|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux20~3_combout\ = (\Datapath_inst|IR_reg|reg_out\(2) & (((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(2) & (\Datapath_inst|Mux20~2_combout\ & (\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux20~2_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(2),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	combout => \Datapath_inst|Mux20~3_combout\);

-- Location: LCCOMB_X28_Y12_N20
\Datapath_inst|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux20~4_combout\ = (\Datapath_inst|IR_reg|reg_out\(3) & (\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\ & (\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|IR_reg|reg_out\(3) & (((\Datapath_inst|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(3),
	datab => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Mux20~3_combout\,
	combout => \Datapath_inst|Mux20~4_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Datapath_inst|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux20~5_combout\ = (\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux20~4_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(11),
	datad => \Datapath_inst|Mux20~4_combout\,
	combout => \Datapath_inst|Mux20~5_combout\);

-- Location: LCCOMB_X29_Y13_N4
\Datapath_inst|ALU_inst|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~62_combout\ = (\Datapath_inst|Mux20~5_combout\ & (\Controller_inst|pr_state.ST_FETCH_2~q\ $ (((\Controller_inst|ALUOp[0]~1_combout\ & !\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\))))) # (!\Datapath_inst|Mux20~5_combout\ & 
-- (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux20~5_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~62_combout\);

-- Location: LCCOMB_X30_Y12_N22
\Datapath_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux21~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (!\Controller_inst|Selector3~0_combout\ & (!\Controller_inst|pr_state.ST_MEM_ADDR~q\ & !\Controller_inst|Selector3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Controller_inst|Selector3~0_combout\,
	datac => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datad => \Controller_inst|Selector3~2_combout\,
	combout => \Datapath_inst|Mux21~0_combout\);

-- Location: LCCOMB_X28_Y12_N10
\Datapath_inst|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux22~10_combout\ = (\Controller_inst|Equal0~0_combout\ & ((\Datapath_inst|IR_reg|reg_out\(5) & ((!\Datapath_inst|IR_reg|reg_out\(4)))) # (!\Datapath_inst|IR_reg|reg_out\(5) & (!\Datapath_inst|IR_reg|reg_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	datac => \Datapath_inst|IR_reg|reg_out\(4),
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Mux22~10_combout\);

-- Location: LCCOMB_X28_Y12_N24
\Datapath_inst|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux21~1_combout\ = (\Controller_inst|Selector3~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\) # (\Datapath_inst|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	datad => \Datapath_inst|Mux22~10_combout\,
	combout => \Datapath_inst|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y12_N30
\Datapath_inst|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux21~2_combout\ = (\Datapath_inst|Mux21~0_combout\ & ((\Datapath_inst|B_reg|reg_out\(10)) # ((\Datapath_inst|Mux21~1_combout\ & \Datapath_inst|IR_reg|reg_out\(30))))) # (!\Datapath_inst|Mux21~0_combout\ & (\Datapath_inst|Mux21~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux21~0_combout\,
	datab => \Datapath_inst|Mux21~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(30),
	datad => \Datapath_inst|B_reg|reg_out\(10),
	combout => \Datapath_inst|Mux21~2_combout\);

-- Location: LCCOMB_X30_Y16_N20
\Datapath_inst|ALU_inst|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~114_combout\ = \Datapath_inst|Mux21~2_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Datapath_inst|Mux21~2_combout\,
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~114_combout\);

-- Location: LCCOMB_X26_Y10_N10
\Datapath_inst|s_write_data_reg[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[9]~23_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(9),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9),
	combout => \Datapath_inst|s_write_data_reg[9]~23_combout\);

-- Location: FF_X16_Y13_N7
\Datapath_inst|Regs_inst|s_banco_regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\);

-- Location: FF_X19_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\);

-- Location: FF_X13_Y15_N11
\Datapath_inst|Regs_inst|s_banco_regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\);

-- Location: LCCOMB_X13_Y15_N16
\Datapath_inst|Regs_inst|s_banco_regs[27][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][9]~feeder_combout\ = \Datapath_inst|s_write_data_reg[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][9]~feeder_combout\);

-- Location: FF_X13_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][9]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\);

-- Location: LCCOMB_X13_Y15_N10
\Datapath_inst|Regs_inst|oREGA[9]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~490_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~490_combout\);

-- Location: LCCOMB_X19_Y11_N14
\Datapath_inst|Regs_inst|oREGA[9]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~491_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[9]~490_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[9]~490_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[9]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~490_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~491_combout\);

-- Location: FF_X17_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\);

-- Location: FF_X14_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\);

-- Location: FF_X13_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\);

-- Location: LCCOMB_X13_Y11_N26
\Datapath_inst|Regs_inst|oREGA[9]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~483_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~483_combout\);

-- Location: FF_X17_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\);

-- Location: LCCOMB_X17_Y11_N4
\Datapath_inst|Regs_inst|oREGA[9]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~484_combout\ = (\Datapath_inst|Regs_inst|oREGA[9]~483_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[9]~483_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\ & \Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[9]~483_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~484_combout\);

-- Location: LCCOMB_X11_Y11_N28
\Datapath_inst|Regs_inst|s_banco_regs[28][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[28][9]~feeder_combout\ = \Datapath_inst|s_write_data_reg[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[28][9]~feeder_combout\);

-- Location: FF_X11_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[28][9]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\);

-- Location: FF_X11_Y11_N11
\Datapath_inst|Regs_inst|s_banco_regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\);

-- Location: FF_X18_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\);

-- Location: FF_X14_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\);

-- Location: LCCOMB_X18_Y14_N12
\Datapath_inst|Regs_inst|oREGA[9]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~487_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~487_combout\);

-- Location: LCCOMB_X11_Y11_N10
\Datapath_inst|Regs_inst|oREGA[9]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~488_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[9]~487_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[9]~487_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[9]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~487_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~488_combout\);

-- Location: FF_X14_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\);

-- Location: FF_X19_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\);

-- Location: FF_X16_Y13_N13
\Datapath_inst|Regs_inst|s_banco_regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\);

-- Location: FF_X13_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\);

-- Location: LCCOMB_X13_Y11_N16
\Datapath_inst|Regs_inst|oREGA[9]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~485_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~485_combout\);

-- Location: LCCOMB_X19_Y11_N18
\Datapath_inst|Regs_inst|oREGA[9]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~486_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[9]~485_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[9]~485_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[9]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~485_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~486_combout\);

-- Location: LCCOMB_X19_Y11_N24
\Datapath_inst|Regs_inst|oREGA[9]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~489_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[9]~486_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[9]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[9]~488_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~486_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~489_combout\);

-- Location: LCCOMB_X18_Y11_N24
\Datapath_inst|Regs_inst|oREGA[9]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~492_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[9]~489_combout\ & (\Datapath_inst|Regs_inst|oREGA[9]~491_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[9]~489_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[9]~484_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[9]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[9]~491_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[9]~484_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~489_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~492_combout\);

-- Location: FF_X24_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\);

-- Location: FF_X24_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\);

-- Location: FF_X22_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\);

-- Location: LCCOMB_X22_Y11_N8
\Datapath_inst|Regs_inst|oREGA[9]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~493_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~493_combout\);

-- Location: FF_X23_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\);

-- Location: LCCOMB_X22_Y11_N22
\Datapath_inst|Regs_inst|oREGA[9]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~494_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[9]~493_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[9]~493_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[9]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[9]~493_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~494_combout\);

-- Location: FF_X26_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\);

-- Location: FF_X26_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\);

-- Location: LCCOMB_X26_Y7_N24
\Datapath_inst|Regs_inst|oREGA[9]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~500_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~500_combout\);

-- Location: FF_X26_Y8_N9
\Datapath_inst|Regs_inst|s_banco_regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\);

-- Location: FF_X26_Y8_N7
\Datapath_inst|Regs_inst|s_banco_regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\);

-- Location: LCCOMB_X26_Y8_N8
\Datapath_inst|Regs_inst|oREGA[9]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~501_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[9]~500_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[9]~500_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[9]~500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|oREGA[9]~500_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~501_combout\);

-- Location: FF_X22_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\);

-- Location: FF_X22_Y7_N19
\Datapath_inst|Regs_inst|s_banco_regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\);

-- Location: FF_X25_Y7_N3
\Datapath_inst|Regs_inst|s_banco_regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\);

-- Location: FF_X25_Y7_N9
\Datapath_inst|Regs_inst|s_banco_regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\);

-- Location: LCCOMB_X25_Y7_N8
\Datapath_inst|Regs_inst|oREGA[9]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~495_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~495_combout\);

-- Location: LCCOMB_X22_Y7_N18
\Datapath_inst|Regs_inst|oREGA[9]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~496_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[9]~495_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[9]~495_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[9]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~495_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~496_combout\);

-- Location: LCCOMB_X30_Y10_N26
\Datapath_inst|Regs_inst|s_banco_regs~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~54_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~54_combout\);

-- Location: FF_X30_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~54_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\);

-- Location: FF_X22_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[9]~23_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\);

-- Location: LCCOMB_X22_Y11_N12
\Datapath_inst|Regs_inst|oREGA[9]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~497_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~497_combout\);

-- Location: LCCOMB_X30_Y10_N0
\Datapath_inst|Regs_inst|s_banco_regs~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~55_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~55_combout\);

-- Location: FF_X30_Y10_N1
\Datapath_inst|Regs_inst|s_banco_regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~55_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\);

-- Location: LCCOMB_X23_Y11_N22
\Datapath_inst|Regs_inst|oREGA[9]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~498_combout\ = (\Datapath_inst|Regs_inst|oREGA[9]~497_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[9]~497_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~498_combout\);

-- Location: LCCOMB_X23_Y11_N24
\Datapath_inst|Regs_inst|oREGA[9]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~499_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[9]~496_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[9]~498_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[9]~496_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[9]~498_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[9]~499_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Datapath_inst|Regs_inst|oREGA[9]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~502_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[9]~499_combout\ & ((\Datapath_inst|Regs_inst|oREGA[9]~501_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[9]~499_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[9]~494_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[9]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[9]~494_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[9]~501_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[9]~499_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~502_combout\);

-- Location: LCCOMB_X25_Y14_N4
\Datapath_inst|Regs_inst|oREGA[9]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[9]~503_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[9]~492_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[9]~502_combout\ & 
-- !\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[9]~492_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[9]~502_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[9]~503_combout\);

-- Location: FF_X25_Y14_N5
\Datapath_inst|A_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[9]~503_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(9));

-- Location: LCCOMB_X29_Y14_N12
\Datapath_inst|s_alu_a[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[9]~23_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(9)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(9),
	datac => \Datapath_inst|A_reg|reg_out\(9),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[9]~23_combout\);

-- Location: FF_X31_Y11_N27
\Datapath_inst|ALUOut_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux23~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(8));

-- Location: LCCOMB_X31_Y11_N28
\Datapath_inst|PC_reg|reg_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~10_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(8)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALU_inst|Mux23~1_combout\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(8),
	combout => \Datapath_inst|PC_reg|reg_out~10_combout\);

-- Location: FF_X31_Y11_N29
\Datapath_inst|PC_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~10_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(8));

-- Location: LCCOMB_X25_Y9_N30
\Datapath_inst|s_write_data_reg[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[8]~24_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(8),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8),
	combout => \Datapath_inst|s_write_data_reg[8]~24_combout\);

-- Location: FF_X16_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\);

-- Location: FF_X16_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\);

-- Location: LCCOMB_X16_Y11_N8
\Datapath_inst|Regs_inst|oREGA[8]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~514_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~514_combout\);

-- Location: FF_X22_Y7_N21
\Datapath_inst|Regs_inst|s_banco_regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\);

-- Location: FF_X22_Y7_N3
\Datapath_inst|Regs_inst|s_banco_regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\);

-- Location: LCCOMB_X22_Y7_N2
\Datapath_inst|Regs_inst|oREGA[8]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~515_combout\ = (\Datapath_inst|Regs_inst|oREGA[8]~514_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[8]~514_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~514_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~515_combout\);

-- Location: FF_X17_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\);

-- Location: FF_X21_Y7_N9
\Datapath_inst|Regs_inst|s_banco_regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\);

-- Location: FF_X22_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\);

-- Location: FF_X23_Y8_N15
\Datapath_inst|Regs_inst|s_banco_regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\);

-- Location: LCCOMB_X23_Y8_N14
\Datapath_inst|Regs_inst|oREGA[8]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~516_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~516_combout\);

-- Location: LCCOMB_X21_Y9_N30
\Datapath_inst|Regs_inst|oREGA[8]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~517_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[8]~516_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~516_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[8]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~516_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~517_combout\);

-- Location: LCCOMB_X25_Y9_N20
\Datapath_inst|Regs_inst|s_banco_regs~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~56_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(8),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~56_combout\);

-- Location: FF_X25_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~56_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\);

-- Location: FF_X22_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\);

-- Location: LCCOMB_X22_Y11_N18
\Datapath_inst|Regs_inst|oREGA[8]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~518_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~518_combout\);

-- Location: LCCOMB_X25_Y9_N18
\Datapath_inst|Regs_inst|s_banco_regs~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~57_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(8),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~57_combout\);

-- Location: FF_X25_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~57_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\);

-- Location: LCCOMB_X26_Y9_N28
\Datapath_inst|Regs_inst|oREGA[8]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~519_combout\ = (\Datapath_inst|Regs_inst|oREGA[8]~518_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\ & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~518_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~519_combout\);

-- Location: LCCOMB_X26_Y9_N26
\Datapath_inst|Regs_inst|oREGA[8]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~520_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[8]~517_combout\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|oREGA[8]~519_combout\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~517_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[8]~519_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~520_combout\);

-- Location: FF_X16_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\);

-- Location: FF_X22_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\);

-- Location: FF_X23_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\);

-- Location: FF_X23_Y10_N15
\Datapath_inst|Regs_inst|s_banco_regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\);

-- Location: LCCOMB_X23_Y10_N14
\Datapath_inst|Regs_inst|oREGA[8]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~521_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~521_combout\);

-- Location: LCCOMB_X22_Y9_N18
\Datapath_inst|Regs_inst|oREGA[8]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~522_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[8]~521_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~521_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[8]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~521_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~522_combout\);

-- Location: LCCOMB_X26_Y9_N12
\Datapath_inst|Regs_inst|oREGA[8]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~523_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[8]~520_combout\ & ((\Datapath_inst|Regs_inst|oREGA[8]~522_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~520_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[8]~515_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[8]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[8]~515_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[8]~520_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~522_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~523_combout\);

-- Location: FF_X14_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\);

-- Location: FF_X17_Y11_N11
\Datapath_inst|Regs_inst|s_banco_regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\);

-- Location: LCCOMB_X17_Y11_N16
\Datapath_inst|Regs_inst|s_banco_regs[21][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][8]~feeder_combout\ = \Datapath_inst|s_write_data_reg[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][8]~feeder_combout\);

-- Location: FF_X17_Y11_N17
\Datapath_inst|Regs_inst|s_banco_regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][8]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\);

-- Location: FF_X16_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\);

-- Location: LCCOMB_X16_Y11_N12
\Datapath_inst|Regs_inst|oREGA[8]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~504_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~504_combout\);

-- Location: LCCOMB_X16_Y11_N14
\Datapath_inst|Regs_inst|oREGA[8]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~505_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[8]~504_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~504_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[8]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~504_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~505_combout\);

-- Location: FF_X16_Y13_N5
\Datapath_inst|Regs_inst|s_banco_regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\);

-- Location: FF_X16_Y15_N29
\Datapath_inst|Regs_inst|s_banco_regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\);

-- Location: FF_X14_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\);

-- Location: FF_X14_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\);

-- Location: LCCOMB_X14_Y15_N22
\Datapath_inst|Regs_inst|oREGA[8]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~506_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~506_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Datapath_inst|Regs_inst|oREGA[8]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~507_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[8]~506_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~506_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[8]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~506_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~507_combout\);

-- Location: FF_X18_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\);

-- Location: FF_X18_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\);

-- Location: FF_X18_Y15_N11
\Datapath_inst|Regs_inst|s_banco_regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\);

-- Location: FF_X14_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\);

-- Location: LCCOMB_X18_Y15_N10
\Datapath_inst|Regs_inst|oREGA[8]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~508_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~508_combout\);

-- Location: LCCOMB_X18_Y15_N4
\Datapath_inst|Regs_inst|oREGA[8]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~509_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[8]~508_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~508_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[8]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~508_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~509_combout\);

-- Location: LCCOMB_X18_Y15_N14
\Datapath_inst|Regs_inst|oREGA[8]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~510_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[8]~507_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[8]~509_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~507_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[8]~509_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~510_combout\);

-- Location: FF_X17_Y15_N23
\Datapath_inst|Regs_inst|s_banco_regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\);

-- Location: LCCOMB_X16_Y13_N2
\Datapath_inst|Regs_inst|s_banco_regs[23][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][8]~feeder_combout\ = \Datapath_inst|s_write_data_reg[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][8]~feeder_combout\);

-- Location: FF_X16_Y13_N3
\Datapath_inst|Regs_inst|s_banco_regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][8]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\);

-- Location: FF_X17_Y15_N13
\Datapath_inst|Regs_inst|s_banco_regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\);

-- Location: LCCOMB_X17_Y15_N12
\Datapath_inst|Regs_inst|oREGA[8]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~511_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[8]~511_combout\);

-- Location: FF_X17_Y13_N27
\Datapath_inst|Regs_inst|s_banco_regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[8]~24_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\);

-- Location: LCCOMB_X17_Y15_N10
\Datapath_inst|Regs_inst|oREGA[8]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~512_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[8]~511_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~511_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[8]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[8]~511_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~512_combout\);

-- Location: LCCOMB_X18_Y15_N8
\Datapath_inst|Regs_inst|oREGA[8]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~513_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[8]~510_combout\ & ((\Datapath_inst|Regs_inst|oREGA[8]~512_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[8]~510_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[8]~505_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[8]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~505_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[8]~510_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[8]~512_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~513_combout\);

-- Location: LCCOMB_X30_Y11_N22
\Datapath_inst|Regs_inst|oREGA[8]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[8]~524_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[8]~513_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[8]~523_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[8]~523_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[8]~513_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[8]~524_combout\);

-- Location: FF_X30_Y11_N23
\Datapath_inst|A_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[8]~524_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(8));

-- Location: LCCOMB_X30_Y11_N28
\Datapath_inst|s_alu_a[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[8]~24_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(8)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|PC_reg|reg_out\(8),
	datac => \Datapath_inst|A_reg|reg_out\(8),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[8]~24_combout\);

-- Location: LCCOMB_X30_Y16_N18
\Datapath_inst|ALU_inst|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~55_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux23~0_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~55_combout\);

-- Location: LCCOMB_X29_Y13_N0
\Datapath_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux2~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|B_reg|reg_out\(29),
	datad => \Datapath_inst|Mux0~1_combout\,
	combout => \Datapath_inst|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y16_N6
\Datapath_inst|ALU_inst|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~124_combout\ = \Datapath_inst|Mux2~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Datapath_inst|Mux2~0_combout\,
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~124_combout\);

-- Location: FF_X19_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\);

-- Location: FF_X22_Y6_N25
\Datapath_inst|Regs_inst|s_banco_regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\);

-- Location: LCCOMB_X22_Y5_N10
\Datapath_inst|Regs_inst|oREGA[29]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~73_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~73_combout\);

-- Location: FF_X23_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\);

-- Location: FF_X24_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\);

-- Location: LCCOMB_X23_Y13_N28
\Datapath_inst|Regs_inst|oREGA[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~74_combout\ = (\Datapath_inst|Regs_inst|oREGA[29]~73_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[29]~73_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[29]~73_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~74_combout\);

-- Location: FF_X19_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\);

-- Location: FF_X23_Y5_N3
\Datapath_inst|Regs_inst|s_banco_regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\);

-- Location: FF_X23_Y5_N25
\Datapath_inst|Regs_inst|s_banco_regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\);

-- Location: LCCOMB_X23_Y5_N2
\Datapath_inst|Regs_inst|oREGA[29]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~80_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~80_combout\);

-- Location: LCCOMB_X22_Y9_N10
\Datapath_inst|Regs_inst|oREGA[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~81_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[29]~80_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[29]~80_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[29]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[29]~80_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~81_combout\);

-- Location: FF_X13_Y12_N17
\Datapath_inst|Regs_inst|s_banco_regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\);

-- Location: FF_X13_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\);

-- Location: LCCOMB_X12_Y14_N10
\Datapath_inst|Regs_inst|s_banco_regs[23][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][30]~feeder_combout\ = \Datapath_inst|s_write_data_reg[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][30]~feeder_combout\);

-- Location: FF_X12_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][30]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\);

-- Location: FF_X13_Y12_N15
\Datapath_inst|Regs_inst|s_banco_regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\);

-- Location: LCCOMB_X13_Y12_N14
\Datapath_inst|Regs_inst|oREGA[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~49_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~49_combout\);

-- Location: LCCOMB_X13_Y14_N14
\Datapath_inst|Regs_inst|oREGA[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~50_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[30]~49_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[30]~49_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[30]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~49_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~50_combout\);

-- Location: FF_X12_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\);

-- Location: FF_X13_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\);

-- Location: FF_X14_Y14_N15
\Datapath_inst|Regs_inst|s_banco_regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\);

-- Location: FF_X14_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\);

-- Location: LCCOMB_X14_Y14_N16
\Datapath_inst|Regs_inst|oREGA[30]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~44_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~44_combout\);

-- Location: LCCOMB_X13_Y14_N6
\Datapath_inst|Regs_inst|oREGA[30]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~45_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[30]~44_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[30]~44_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[30]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[30]~44_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~45_combout\);

-- Location: FF_X18_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\);

-- Location: FF_X23_Y17_N25
\Datapath_inst|Regs_inst|s_banco_regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\);

-- Location: FF_X23_Y17_N27
\Datapath_inst|Regs_inst|s_banco_regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\);

-- Location: LCCOMB_X23_Y17_N26
\Datapath_inst|Regs_inst|oREGA[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~46_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~46_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Datapath_inst|Regs_inst|oREGA[30]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~47_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[30]~46_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[30]~46_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[30]~46_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~47_combout\);

-- Location: LCCOMB_X21_Y14_N2
\Datapath_inst|Regs_inst|oREGA[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~48_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[30]~45_combout\) # ((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|oREGA[30]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[30]~45_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~47_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~48_combout\);

-- Location: FF_X18_Y14_N15
\Datapath_inst|Regs_inst|s_banco_regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\);

-- Location: FF_X22_Y17_N19
\Datapath_inst|Regs_inst|s_banco_regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\);

-- Location: FF_X22_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\);

-- Location: LCCOMB_X22_Y13_N12
\Datapath_inst|Regs_inst|s_banco_regs[21][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][30]~feeder_combout\ = \Datapath_inst|s_write_data_reg[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][30]~feeder_combout\);

-- Location: FF_X22_Y13_N13
\Datapath_inst|Regs_inst|s_banco_regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][30]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\);

-- Location: LCCOMB_X22_Y13_N14
\Datapath_inst|Regs_inst|oREGA[30]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~42_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~42_combout\);

-- Location: LCCOMB_X21_Y14_N12
\Datapath_inst|Regs_inst|oREGA[30]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~43_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[30]~42_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[30]~42_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[30]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~42_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~43_combout\);

-- Location: LCCOMB_X21_Y14_N20
\Datapath_inst|Regs_inst|oREGA[30]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~51_combout\ = (\Datapath_inst|Regs_inst|oREGA[30]~48_combout\ & ((\Datapath_inst|Regs_inst|oREGA[30]~50_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[30]~48_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|oREGA[30]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[30]~50_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[30]~48_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~43_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~51_combout\);

-- Location: FF_X21_Y7_N3
\Datapath_inst|Regs_inst|s_banco_regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\);

-- Location: FF_X19_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\);

-- Location: FF_X22_Y14_N19
\Datapath_inst|Regs_inst|s_banco_regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\);

-- Location: FF_X22_Y6_N1
\Datapath_inst|Regs_inst|s_banco_regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\);

-- Location: LCCOMB_X22_Y14_N18
\Datapath_inst|Regs_inst|oREGA[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~54_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~54_combout\);

-- Location: LCCOMB_X21_Y10_N8
\Datapath_inst|Regs_inst|oREGA[30]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~55_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[30]~54_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[30]~54_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[30]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[30]~54_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~55_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Datapath_inst|Regs_inst|s_banco_regs~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~33_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(30),
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30),
	datac => \Reset~input_o\,
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~33_combout\);

-- Location: FF_X21_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~33_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\);

-- Location: LCCOMB_X21_Y10_N2
\Datapath_inst|Regs_inst|s_banco_regs[3][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][30]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~33_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][30]~feeder_combout\);

-- Location: FF_X21_Y10_N3
\Datapath_inst|Regs_inst|s_banco_regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][30]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\);

-- Location: FF_X21_Y6_N23
\Datapath_inst|Regs_inst|s_banco_regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\);

-- Location: LCCOMB_X21_Y6_N22
\Datapath_inst|Regs_inst|oREGA[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~56_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~56_combout\);

-- Location: LCCOMB_X21_Y10_N18
\Datapath_inst|Regs_inst|oREGA[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~57_combout\ = (\Datapath_inst|Regs_inst|oREGA[30]~56_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~56_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~57_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Datapath_inst|Regs_inst|oREGA[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~58_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[30]~55_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[30]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[30]~55_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[30]~57_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~58_combout\);

-- Location: FF_X21_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\);

-- Location: FF_X21_Y6_N5
\Datapath_inst|Regs_inst|s_banco_regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\);

-- Location: FF_X19_Y6_N13
\Datapath_inst|Regs_inst|s_banco_regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\);

-- Location: FF_X19_Y6_N3
\Datapath_inst|Regs_inst|s_banco_regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\);

-- Location: LCCOMB_X19_Y6_N12
\Datapath_inst|Regs_inst|oREGA[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~52_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~52_combout\);

-- Location: LCCOMB_X21_Y6_N4
\Datapath_inst|Regs_inst|oREGA[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~53_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[30]~52_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[30]~52_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[30]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[30]~52_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~53_combout\);

-- Location: FF_X22_Y5_N29
\Datapath_inst|Regs_inst|s_banco_regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\);

-- Location: FF_X23_Y5_N1
\Datapath_inst|Regs_inst|s_banco_regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\);

-- Location: FF_X23_Y5_N11
\Datapath_inst|Regs_inst|s_banco_regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\);

-- Location: LCCOMB_X23_Y5_N10
\Datapath_inst|Regs_inst|oREGA[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~59_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~59_combout\);

-- Location: LCCOMB_X22_Y9_N20
\Datapath_inst|Regs_inst|s_banco_regs[15][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][30]~feeder_combout\ = \Datapath_inst|s_write_data_reg[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][30]~feeder_combout\);

-- Location: FF_X22_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][30]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\);

-- Location: LCCOMB_X22_Y6_N6
\Datapath_inst|Regs_inst|oREGA[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~60_combout\ = (\Datapath_inst|Regs_inst|oREGA[30]~59_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[30]~59_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[30]~59_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[30]~60_combout\);

-- Location: LCCOMB_X21_Y10_N22
\Datapath_inst|Regs_inst|oREGA[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~61_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[30]~58_combout\ & ((\Datapath_inst|Regs_inst|oREGA[30]~60_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[30]~58_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[30]~53_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[30]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[30]~58_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[30]~53_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[30]~60_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~61_combout\);

-- Location: LCCOMB_X25_Y14_N24
\Datapath_inst|Regs_inst|oREGA[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[30]~62_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[30]~51_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[30]~61_combout\ & 
-- !\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[30]~51_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[30]~61_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[30]~62_combout\);

-- Location: FF_X26_Y15_N17
\Datapath_inst|A_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|oREGA[30]~62_combout\,
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(30));

-- Location: LCCOMB_X30_Y15_N16
\Datapath_inst|PC_reg|reg_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~32_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(30))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(30),
	datad => \Datapath_inst|ALU_inst|Mux1~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~32_combout\);

-- Location: FF_X30_Y15_N17
\Datapath_inst|PC_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~32_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(30));

-- Location: LCCOMB_X26_Y15_N16
\Datapath_inst|s_alu_a[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[30]~2_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(30))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(30),
	datad => \Datapath_inst|PC_reg|reg_out\(30),
	combout => \Datapath_inst|s_alu_a[30]~2_combout\);

-- Location: LCCOMB_X28_Y10_N2
\Datapath_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux1~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(30),
	datac => \Datapath_inst|Mux0~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y16_N4
\Datapath_inst|ALU_inst|Add0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~125_combout\ = \Datapath_inst|Mux1~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux1~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~125_combout\);

-- Location: LCCOMB_X29_Y13_N26
\Datapath_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux4~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|Mux0~1_combout\)) # (!\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|B_reg|reg_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|B_reg|reg_out\(27),
	combout => \Datapath_inst|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y16_N26
\Datapath_inst|ALU_inst|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~122_combout\ = \Datapath_inst|Mux4~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux4~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~122_combout\);

-- Location: LCCOMB_X26_Y8_N16
\Datapath_inst|Regs_inst|s_banco_regs[15][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][26]~feeder_combout\ = \Datapath_inst|s_write_data_reg[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][26]~feeder_combout\);

-- Location: FF_X26_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][26]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\);

-- Location: FF_X22_Y5_N9
\Datapath_inst|Regs_inst|s_banco_regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\);

-- Location: FF_X23_Y5_N29
\Datapath_inst|Regs_inst|s_banco_regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\);

-- Location: LCCOMB_X22_Y5_N8
\Datapath_inst|Regs_inst|oREGA[26]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~143_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16)) # ((\Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~143_combout\);

-- Location: FF_X22_Y5_N27
\Datapath_inst|Regs_inst|s_banco_regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\);

-- Location: LCCOMB_X22_Y5_N18
\Datapath_inst|Regs_inst|oREGA[26]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~144_combout\ = (\Datapath_inst|Regs_inst|oREGA[26]~143_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[26]~143_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\ & \Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[26]~143_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~144_combout\);

-- Location: FF_X22_Y8_N15
\Datapath_inst|Regs_inst|s_banco_regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\);

-- Location: FF_X18_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\);

-- Location: FF_X19_Y6_N31
\Datapath_inst|Regs_inst|s_banco_regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\);

-- Location: LCCOMB_X19_Y6_N24
\Datapath_inst|Regs_inst|oREGA[26]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~136_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~136_combout\);

-- Location: LCCOMB_X18_Y8_N22
\Datapath_inst|Regs_inst|oREGA[26]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~137_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[26]~136_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[26]~136_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[26]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[26]~136_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~137_combout\);

-- Location: LCCOMB_X29_Y13_N24
\Datapath_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux10~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|Mux0~1_combout\)) # (!\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|B_reg|reg_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|B_reg|reg_out\(21),
	combout => \Datapath_inst|Mux10~0_combout\);

-- Location: FF_X24_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\);

-- Location: FF_X19_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\);

-- Location: LCCOMB_X23_Y9_N10
\Datapath_inst|Regs_inst|oREGA[21]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~241_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~241_combout\);

-- Location: FF_X23_Y9_N29
\Datapath_inst|Regs_inst|s_banco_regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\);

-- Location: FF_X17_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\);

-- Location: LCCOMB_X23_Y9_N28
\Datapath_inst|Regs_inst|oREGA[21]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~242_combout\ = (\Datapath_inst|Regs_inst|oREGA[21]~241_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[21]~241_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[21]~241_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~242_combout\);

-- Location: LCCOMB_X22_Y9_N12
\Datapath_inst|Regs_inst|s_banco_regs[15][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][21]~feeder_combout\ = \Datapath_inst|s_write_data_reg[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][21]~feeder_combout\);

-- Location: FF_X22_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][21]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\);

-- Location: FF_X22_Y5_N25
\Datapath_inst|Regs_inst|s_banco_regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\);

-- Location: FF_X22_Y5_N23
\Datapath_inst|Regs_inst|s_banco_regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\);

-- Location: FF_X23_Y5_N7
\Datapath_inst|Regs_inst|s_banco_regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\);

-- Location: LCCOMB_X22_Y5_N22
\Datapath_inst|Regs_inst|oREGA[21]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~248_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16)) # ((\Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~248_combout\);

-- Location: LCCOMB_X22_Y5_N0
\Datapath_inst|Regs_inst|oREGA[21]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~249_combout\ = (\Datapath_inst|Regs_inst|oREGA[21]~248_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[21]~248_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\ & \Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[21]~248_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~249_combout\);

-- Location: FF_X19_Y8_N25
\Datapath_inst|Regs_inst|s_banco_regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\);

-- Location: FF_X18_Y8_N25
\Datapath_inst|Regs_inst|s_banco_regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\);

-- Location: FF_X16_Y9_N11
\Datapath_inst|Regs_inst|s_banco_regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\);

-- Location: FF_X16_Y9_N29
\Datapath_inst|Regs_inst|s_banco_regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\);

-- Location: LCCOMB_X16_Y9_N28
\Datapath_inst|Regs_inst|oREGA[21]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~243_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~243_combout\);

-- Location: LCCOMB_X18_Y8_N24
\Datapath_inst|Regs_inst|oREGA[21]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~244_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[21]~243_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[21]~243_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[21]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~243_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~244_combout\);

-- Location: LCCOMB_X25_Y9_N10
\Datapath_inst|Regs_inst|s_banco_regs~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~42_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(21),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~42_combout\);

-- Location: FF_X25_Y9_N11
\Datapath_inst|Regs_inst|s_banco_regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~42_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\);

-- Location: FF_X24_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~42_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\);

-- Location: FF_X23_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\);

-- Location: LCCOMB_X23_Y9_N26
\Datapath_inst|Regs_inst|oREGA[21]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~245_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~245_combout\);

-- Location: LCCOMB_X24_Y16_N4
\Datapath_inst|Regs_inst|oREGA[21]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~246_combout\ = (\Datapath_inst|Regs_inst|oREGA[21]~245_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[21]~245_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~246_combout\);

-- Location: LCCOMB_X24_Y16_N2
\Datapath_inst|Regs_inst|oREGA[21]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~247_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[21]~244_combout\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|oREGA[21]~246_combout\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[21]~244_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[21]~246_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~247_combout\);

-- Location: LCCOMB_X24_Y16_N8
\Datapath_inst|Regs_inst|oREGA[21]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~250_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[21]~247_combout\ & ((\Datapath_inst|Regs_inst|oREGA[21]~249_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[21]~247_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[21]~242_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[21]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[21]~242_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[21]~249_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~247_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~250_combout\);

-- Location: FF_X17_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\);

-- Location: FF_X16_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\);

-- Location: FF_X13_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\);

-- Location: LCCOMB_X13_Y16_N26
\Datapath_inst|Regs_inst|oREGA[21]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~238_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~238_combout\);

-- Location: LCCOMB_X16_Y16_N28
\Datapath_inst|Regs_inst|oREGA[21]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~239_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[21]~238_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[21]~238_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[21]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~238_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~239_combout\);

-- Location: FF_X21_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\);

-- Location: FF_X22_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\);

-- Location: FF_X24_Y16_N17
\Datapath_inst|Regs_inst|s_banco_regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\);

-- Location: LCCOMB_X24_Y16_N16
\Datapath_inst|Regs_inst|oREGA[21]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~231_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~231_combout\);

-- Location: FF_X24_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\);

-- Location: LCCOMB_X24_Y16_N22
\Datapath_inst|Regs_inst|oREGA[21]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~232_combout\ = (\Datapath_inst|Regs_inst|oREGA[21]~231_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[21]~231_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\ & \Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[21]~231_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~232_combout\);

-- Location: FF_X13_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\);

-- Location: FF_X16_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\);

-- Location: FF_X16_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\);

-- Location: FF_X17_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\);

-- Location: LCCOMB_X16_Y14_N6
\Datapath_inst|Regs_inst|oREGA[21]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~233_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~233_combout\);

-- Location: LCCOMB_X16_Y14_N24
\Datapath_inst|Regs_inst|oREGA[21]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~234_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[21]~233_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[21]~233_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[21]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~233_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~234_combout\);

-- Location: FF_X19_Y16_N13
\Datapath_inst|Regs_inst|s_banco_regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\);

-- Location: FF_X23_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\);

-- Location: LCCOMB_X19_Y16_N14
\Datapath_inst|Regs_inst|oREGA[21]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~235_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~235_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Datapath_inst|Regs_inst|s_banco_regs[24][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][21]~feeder_combout\ = \Datapath_inst|s_write_data_reg[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][21]~feeder_combout\);

-- Location: FF_X23_Y16_N9
\Datapath_inst|Regs_inst|s_banco_regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][21]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\);

-- Location: FF_X19_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\);

-- Location: LCCOMB_X19_Y16_N28
\Datapath_inst|Regs_inst|oREGA[21]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~236_combout\ = (\Datapath_inst|Regs_inst|oREGA[21]~235_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[21]~235_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[21]~235_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[21]~236_combout\);

-- Location: LCCOMB_X19_Y16_N18
\Datapath_inst|Regs_inst|oREGA[21]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~237_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[21]~234_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[21]~236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[21]~234_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~236_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~237_combout\);

-- Location: LCCOMB_X24_Y16_N6
\Datapath_inst|Regs_inst|oREGA[21]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~240_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[21]~237_combout\ & (\Datapath_inst|Regs_inst|oREGA[21]~239_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[21]~237_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[21]~232_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[21]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[21]~239_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[21]~232_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~237_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~240_combout\);

-- Location: LCCOMB_X32_Y13_N8
\Datapath_inst|Regs_inst|oREGA[21]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[21]~251_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[21]~240_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[21]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[21]~250_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[21]~240_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[21]~251_combout\);

-- Location: FF_X32_Y13_N9
\Datapath_inst|A_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[21]~251_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(21));

-- Location: LCCOMB_X31_Y13_N8
\Datapath_inst|PC_reg|reg_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~23_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(21)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datab => \Datapath_inst|ALU_inst|Mux10~1_combout\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(21),
	combout => \Datapath_inst|PC_reg|reg_out~23_combout\);

-- Location: FF_X31_Y13_N9
\Datapath_inst|PC_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~23_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(21));

-- Location: LCCOMB_X31_Y13_N14
\Datapath_inst|s_alu_a[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[21]~11_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(21))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(21),
	datad => \Datapath_inst|PC_reg|reg_out\(21),
	combout => \Datapath_inst|s_alu_a[21]~11_combout\);

-- Location: LCCOMB_X31_Y13_N12
\Datapath_inst|ALU_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux10~0_combout\ = (\Datapath_inst|Mux10~0_combout\ & (((\Datapath_inst|s_alu_a[21]~11_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|Mux10~0_combout\ & 
-- (\Datapath_inst|s_alu_a[21]~11_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux10~0_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|s_alu_a[21]~11_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\Datapath_inst|ALU_inst|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~116_combout\ = \Datapath_inst|Mux10~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux10~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~116_combout\);

-- Location: LCCOMB_X31_Y13_N30
\Datapath_inst|PC_reg|reg_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~22_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(20))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(20),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux11~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~22_combout\);

-- Location: FF_X31_Y13_N31
\Datapath_inst|PC_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~22_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(20));

-- Location: FF_X19_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\);

-- Location: FF_X24_Y12_N27
\Datapath_inst|Regs_inst|s_banco_regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\);

-- Location: FF_X18_Y9_N7
\Datapath_inst|Regs_inst|s_banco_regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\);

-- Location: FF_X18_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\);

-- Location: LCCOMB_X18_Y9_N24
\Datapath_inst|Regs_inst|oREGA[20]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~269_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~269_combout\);

-- Location: LCCOMB_X18_Y13_N8
\Datapath_inst|Regs_inst|oREGA[20]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~270_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[20]~269_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[20]~269_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[20]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~269_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~270_combout\);

-- Location: FF_X16_Y9_N3
\Datapath_inst|Regs_inst|s_banco_regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\);

-- Location: FF_X16_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\);

-- Location: LCCOMB_X16_Y9_N20
\Datapath_inst|Regs_inst|oREGA[20]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~262_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~262_combout\);

-- Location: FF_X17_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\);

-- Location: FF_X17_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\);

-- Location: LCCOMB_X17_Y8_N20
\Datapath_inst|Regs_inst|oREGA[20]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~263_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[20]~262_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[20]~262_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[20]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[20]~262_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~263_combout\);

-- Location: LCCOMB_X24_Y12_N4
\Datapath_inst|Regs_inst|s_banco_regs~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~43_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(20),
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20),
	datac => \Reset~input_o\,
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~43_combout\);

-- Location: FF_X24_Y12_N5
\Datapath_inst|Regs_inst|s_banco_regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~43_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\);

-- Location: LCCOMB_X24_Y9_N6
\Datapath_inst|Regs_inst|s_banco_regs[3][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][20]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~43_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][20]~feeder_combout\);

-- Location: FF_X24_Y9_N7
\Datapath_inst|Regs_inst|s_banco_regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][20]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\);

-- Location: FF_X23_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\);

-- Location: LCCOMB_X23_Y9_N30
\Datapath_inst|Regs_inst|oREGA[20]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~266_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~266_combout\);

-- Location: LCCOMB_X18_Y13_N4
\Datapath_inst|Regs_inst|oREGA[20]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~267_combout\ = (\Datapath_inst|Regs_inst|oREGA[20]~266_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~266_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~267_combout\);

-- Location: FF_X22_Y11_N1
\Datapath_inst|Regs_inst|s_banco_regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\);

-- Location: FF_X22_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\);

-- Location: LCCOMB_X22_Y14_N30
\Datapath_inst|Regs_inst|oREGA[20]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~264_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~264_combout\);

-- Location: FF_X19_Y10_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\);

-- Location: FF_X23_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\);

-- Location: LCCOMB_X19_Y13_N18
\Datapath_inst|Regs_inst|oREGA[20]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~265_combout\ = (\Datapath_inst|Regs_inst|oREGA[20]~264_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[20]~264_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[20]~264_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~265_combout\);

-- Location: LCCOMB_X18_Y13_N10
\Datapath_inst|Regs_inst|oREGA[20]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~268_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18)) # (\Datapath_inst|Regs_inst|oREGA[20]~265_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[20]~267_combout\ & (!\Datapath_inst|IR_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[20]~267_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[20]~265_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~268_combout\);

-- Location: LCCOMB_X18_Y13_N22
\Datapath_inst|Regs_inst|oREGA[20]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~271_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[20]~268_combout\ & (\Datapath_inst|Regs_inst|oREGA[20]~270_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[20]~268_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[20]~263_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[20]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[20]~270_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[20]~263_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~268_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~271_combout\);

-- Location: FF_X17_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\);

-- Location: FF_X21_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\);

-- Location: FF_X14_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\);

-- Location: FF_X14_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\);

-- Location: LCCOMB_X14_Y14_N8
\Datapath_inst|Regs_inst|oREGA[20]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~254_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~254_combout\);

-- Location: LCCOMB_X21_Y14_N16
\Datapath_inst|Regs_inst|oREGA[20]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~255_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[20]~254_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[20]~254_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[20]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~254_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~255_combout\);

-- Location: FF_X21_Y16_N7
\Datapath_inst|Regs_inst|s_banco_regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\);

-- Location: FF_X22_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\);

-- Location: FF_X23_Y16_N7
\Datapath_inst|Regs_inst|s_banco_regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\);

-- Location: FF_X23_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\);

-- Location: LCCOMB_X23_Y16_N24
\Datapath_inst|Regs_inst|oREGA[20]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~256_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~256_combout\);

-- Location: LCCOMB_X22_Y14_N16
\Datapath_inst|Regs_inst|oREGA[20]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~257_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[20]~256_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[20]~256_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[20]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~256_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~257_combout\);

-- Location: LCCOMB_X21_Y14_N22
\Datapath_inst|Regs_inst|oREGA[20]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~258_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[20]~255_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[20]~257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[20]~255_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~257_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~258_combout\);

-- Location: FF_X22_Y16_N21
\Datapath_inst|Regs_inst|s_banco_regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\);

-- Location: LCCOMB_X22_Y16_N20
\Datapath_inst|Regs_inst|oREGA[20]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~252_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~252_combout\);

-- Location: FF_X18_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\);

-- Location: FF_X22_Y16_N7
\Datapath_inst|Regs_inst|s_banco_regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\);

-- Location: LCCOMB_X22_Y16_N14
\Datapath_inst|Regs_inst|oREGA[20]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~253_combout\ = (\Datapath_inst|Regs_inst|oREGA[20]~252_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[20]~252_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(18) & \Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[20]~252_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~253_combout\);

-- Location: FF_X21_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\);

-- Location: FF_X17_Y15_N19
\Datapath_inst|Regs_inst|s_banco_regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\);

-- Location: LCCOMB_X19_Y12_N16
\Datapath_inst|Regs_inst|s_banco_regs[23][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][20]~feeder_combout\ = \Datapath_inst|s_write_data_reg[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][20]~feeder_combout\);

-- Location: FF_X19_Y12_N17
\Datapath_inst|Regs_inst|s_banco_regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][20]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\);

-- Location: FF_X18_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\);

-- Location: LCCOMB_X18_Y13_N20
\Datapath_inst|Regs_inst|oREGA[20]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~259_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[20]~259_combout\);

-- Location: LCCOMB_X18_Y13_N26
\Datapath_inst|Regs_inst|oREGA[20]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~260_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[20]~259_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[20]~259_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[20]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[20]~259_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~260_combout\);

-- Location: LCCOMB_X21_Y13_N26
\Datapath_inst|Regs_inst|oREGA[20]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~261_combout\ = (\Datapath_inst|Regs_inst|oREGA[20]~258_combout\ & (((\Datapath_inst|Regs_inst|oREGA[20]~260_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[20]~258_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[20]~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[20]~258_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[20]~253_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[20]~260_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~261_combout\);

-- Location: LCCOMB_X32_Y13_N14
\Datapath_inst|Regs_inst|oREGA[20]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[20]~272_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[20]~261_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[20]~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[20]~271_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[20]~261_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[20]~272_combout\);

-- Location: FF_X32_Y13_N15
\Datapath_inst|A_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[20]~272_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(20));

-- Location: LCCOMB_X31_Y13_N4
\Datapath_inst|s_alu_a[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[20]~12_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(20)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(20),
	datac => \Datapath_inst|A_reg|reg_out\(20),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[20]~12_combout\);

-- Location: FF_X24_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\);

-- Location: FF_X22_Y16_N1
\Datapath_inst|Regs_inst|s_banco_regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\);

-- Location: LCCOMB_X24_Y16_N30
\Datapath_inst|Regs_inst|oREGA[19]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~273_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~273_combout\);

-- Location: FF_X22_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\);

-- Location: FF_X24_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\);

-- Location: LCCOMB_X24_Y16_N28
\Datapath_inst|Regs_inst|oREGA[19]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~274_combout\ = (\Datapath_inst|Regs_inst|oREGA[19]~273_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[19]~273_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\ & \Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[19]~273_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[19]~274_combout\);

-- Location: FF_X16_Y13_N17
\Datapath_inst|Regs_inst|s_banco_regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\);

-- Location: FF_X17_Y13_N17
\Datapath_inst|Regs_inst|s_banco_regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\);

-- Location: LCCOMB_X17_Y15_N8
\Datapath_inst|Regs_inst|s_banco_regs[27][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][19]~feeder_combout\ = \Datapath_inst|s_write_data_reg[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][19]~feeder_combout\);

-- Location: FF_X17_Y15_N9
\Datapath_inst|Regs_inst|s_banco_regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][19]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\);

-- Location: FF_X18_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\);

-- Location: LCCOMB_X18_Y13_N24
\Datapath_inst|Regs_inst|oREGA[19]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~280_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[19]~280_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Datapath_inst|Regs_inst|oREGA[19]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~281_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[19]~280_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~280_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[19]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~280_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~281_combout\);

-- Location: LCCOMB_X23_Y16_N4
\Datapath_inst|Regs_inst|s_banco_regs[24][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][19]~feeder_combout\ = \Datapath_inst|s_write_data_reg[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][19]~feeder_combout\);

-- Location: FF_X23_Y16_N5
\Datapath_inst|Regs_inst|s_banco_regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][19]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\);

-- Location: FF_X19_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\);

-- Location: FF_X19_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\);

-- Location: FF_X23_Y16_N15
\Datapath_inst|Regs_inst|s_banco_regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\);

-- Location: LCCOMB_X23_Y16_N20
\Datapath_inst|Regs_inst|oREGA[19]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~277_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[19]~277_combout\);

-- Location: LCCOMB_X19_Y16_N26
\Datapath_inst|Regs_inst|oREGA[19]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~278_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[19]~277_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~277_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[19]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~277_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~278_combout\);

-- Location: FF_X14_Y13_N7
\Datapath_inst|Regs_inst|s_banco_regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\);

-- Location: FF_X13_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\);

-- Location: FF_X14_Y13_N5
\Datapath_inst|Regs_inst|s_banco_regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\);

-- Location: FF_X13_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\);

-- Location: LCCOMB_X14_Y13_N4
\Datapath_inst|Regs_inst|oREGA[19]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~275_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~275_combout\);

-- Location: LCCOMB_X13_Y13_N14
\Datapath_inst|Regs_inst|oREGA[19]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~276_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[19]~275_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~275_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[19]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~275_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~276_combout\);

-- Location: LCCOMB_X19_Y16_N20
\Datapath_inst|Regs_inst|oREGA[19]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~279_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[19]~276_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[19]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[19]~278_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~276_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~279_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Datapath_inst|Regs_inst|oREGA[19]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~282_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[19]~279_combout\ & ((\Datapath_inst|Regs_inst|oREGA[19]~281_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~279_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[19]~274_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[19]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[19]~274_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[19]~281_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~279_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~282_combout\);

-- Location: FF_X21_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\);

-- Location: FF_X19_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\);

-- Location: LCCOMB_X21_Y9_N12
\Datapath_inst|Regs_inst|oREGA[19]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~283_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[19]~283_combout\);

-- Location: FF_X23_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\);

-- Location: FF_X17_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\);

-- Location: LCCOMB_X23_Y9_N8
\Datapath_inst|Regs_inst|oREGA[19]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~284_combout\ = (\Datapath_inst|Regs_inst|oREGA[19]~283_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[19]~283_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[19]~283_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~284_combout\);

-- Location: FF_X19_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\);

-- Location: FF_X18_Y9_N29
\Datapath_inst|Regs_inst|s_banco_regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\);

-- Location: FF_X18_Y9_N3
\Datapath_inst|Regs_inst|s_banco_regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\);

-- Location: LCCOMB_X18_Y9_N28
\Datapath_inst|Regs_inst|oREGA[19]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~290_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16)) # ((\Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~290_combout\);

-- Location: LCCOMB_X18_Y9_N18
\Datapath_inst|Regs_inst|oREGA[19]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~291_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[19]~290_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~290_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[19]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~290_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~291_combout\);

-- Location: FF_X17_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\);

-- Location: LCCOMB_X24_Y12_N12
\Datapath_inst|Regs_inst|s_banco_regs~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~44_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(19),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~44_combout\);

-- Location: FF_X21_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~44_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\);

-- Location: LCCOMB_X17_Y9_N16
\Datapath_inst|Regs_inst|oREGA[19]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~287_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~287_combout\);

-- Location: FF_X24_Y12_N13
\Datapath_inst|Regs_inst|s_banco_regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~44_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\);

-- Location: LCCOMB_X17_Y9_N22
\Datapath_inst|Regs_inst|oREGA[19]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~288_combout\ = (\Datapath_inst|Regs_inst|oREGA[19]~287_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[19]~287_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~288_combout\);

-- Location: FF_X16_Y9_N7
\Datapath_inst|Regs_inst|s_banco_regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\);

-- Location: FF_X16_Y9_N25
\Datapath_inst|Regs_inst|s_banco_regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\);

-- Location: LCCOMB_X16_Y9_N24
\Datapath_inst|Regs_inst|oREGA[19]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~285_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[19]~285_combout\);

-- Location: FF_X22_Y10_N7
\Datapath_inst|Regs_inst|s_banco_regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\);

-- Location: FF_X22_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\);

-- Location: LCCOMB_X22_Y10_N6
\Datapath_inst|Regs_inst|oREGA[19]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~286_combout\ = (\Datapath_inst|Regs_inst|oREGA[19]~285_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[19]~285_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[19]~285_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~286_combout\);

-- Location: LCCOMB_X14_Y13_N10
\Datapath_inst|Regs_inst|oREGA[19]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~289_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|oREGA[19]~286_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[19]~288_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[19]~288_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~286_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~289_combout\);

-- Location: LCCOMB_X14_Y13_N12
\Datapath_inst|Regs_inst|oREGA[19]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~292_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[19]~289_combout\ & ((\Datapath_inst|Regs_inst|oREGA[19]~291_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[19]~289_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[19]~284_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[19]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[19]~284_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[19]~291_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[19]~289_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~292_combout\);

-- Location: LCCOMB_X32_Y13_N0
\Datapath_inst|Regs_inst|oREGA[19]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[19]~293_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[19]~282_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[19]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[19]~282_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[19]~292_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[19]~293_combout\);

-- Location: FF_X32_Y13_N1
\Datapath_inst|A_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[19]~293_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(19));

-- Location: LCCOMB_X31_Y13_N0
\Datapath_inst|PC_reg|reg_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~21_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(19)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALU_inst|Mux12~1_combout\,
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(19),
	combout => \Datapath_inst|PC_reg|reg_out~21_combout\);

-- Location: FF_X31_Y13_N1
\Datapath_inst|PC_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~21_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(19));

-- Location: LCCOMB_X31_Y13_N26
\Datapath_inst|s_alu_a[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[19]~13_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(19))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(19),
	datad => \Datapath_inst|PC_reg|reg_out\(19),
	combout => \Datapath_inst|s_alu_a[19]~13_combout\);

-- Location: LCCOMB_X31_Y13_N28
\Datapath_inst|ALU_inst|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~86_combout\ = (\Controller_inst|pr_state.ST_FETCH_2~q\ & (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Controller_inst|pr_state.ST_FETCH_2~q\ & 
-- (\Datapath_inst|Mux12~5_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|Mux12~5_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~86_combout\);

-- Location: LCCOMB_X26_Y12_N18
\Datapath_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux13~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(18),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y12_N26
\Datapath_inst|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux13~1_combout\ = (\Datapath_inst|Mux12~1_combout\ & ((\Datapath_inst|Mux13~0_combout\ & (\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)) # (!\Datapath_inst|Mux13~0_combout\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))) # 
-- (!\Datapath_inst|Mux12~1_combout\ & (((\Datapath_inst|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~1_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Mux13~0_combout\,
	combout => \Datapath_inst|Mux13~1_combout\);

-- Location: LCCOMB_X28_Y14_N28
\Datapath_inst|ALU_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux13~0_combout\ = (\Datapath_inst|s_alu_a[18]~14_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\) # ((\Datapath_inst|Mux13~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)))) # 
-- (!\Datapath_inst|s_alu_a[18]~14_combout\ & (\Datapath_inst|Mux13~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux13~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|s_alu_a[18]~14_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y13_N6
\Datapath_inst|ALU_inst|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~83_combout\ = (\Controller_inst|pr_state.ST_FETCH_2~q\ & (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Controller_inst|pr_state.ST_FETCH_2~q\ & 
-- (\Datapath_inst|Mux13~1_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|Mux13~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~83_combout\);

-- Location: LCCOMB_X31_Y16_N22
\Datapath_inst|ALU_inst|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~84_combout\ = (\Datapath_inst|s_alu_a[18]~14_combout\ & ((\Datapath_inst|ALU_inst|Add0~83_combout\ & (\Datapath_inst|ALU_inst|Add0~82\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~83_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~82\)))) # (!\Datapath_inst|s_alu_a[18]~14_combout\ & ((\Datapath_inst|ALU_inst|Add0~83_combout\ & (!\Datapath_inst|ALU_inst|Add0~82\)) # (!\Datapath_inst|ALU_inst|Add0~83_combout\ & ((\Datapath_inst|ALU_inst|Add0~82\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~85\ = CARRY((\Datapath_inst|s_alu_a[18]~14_combout\ & (!\Datapath_inst|ALU_inst|Add0~83_combout\ & !\Datapath_inst|ALU_inst|Add0~82\)) # (!\Datapath_inst|s_alu_a[18]~14_combout\ & ((!\Datapath_inst|ALU_inst|Add0~82\) # 
-- (!\Datapath_inst|ALU_inst|Add0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[18]~14_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~83_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~82\,
	combout => \Datapath_inst|ALU_inst|Add0~84_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~85\);

-- Location: LCCOMB_X30_Y14_N18
\Datapath_inst|ALU_inst|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux13~1_combout\ = (\Datapath_inst|ALU_inst|Mux13~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~84_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux13~0_combout\ & (\Datapath_inst|ALU_inst|Add0~84_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux13~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~84_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux13~1_combout\);

-- Location: FF_X30_Y14_N19
\Datapath_inst|ALUOut_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux13~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(18));

-- Location: LCCOMB_X24_Y12_N6
\Datapath_inst|Regs_inst|s_banco_regs~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~45_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(18),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~45_combout\);

-- Location: LCCOMB_X24_Y9_N4
\Datapath_inst|Regs_inst|s_banco_regs[3][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][18]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~45_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][18]~feeder_combout\);

-- Location: FF_X24_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][18]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\);

-- Location: LCCOMB_X24_Y12_N10
\Datapath_inst|s_write_data_reg[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[18]~14_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(18),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|s_write_data_reg[18]~14_combout\);

-- Location: FF_X23_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\);

-- Location: LCCOMB_X23_Y9_N0
\Datapath_inst|Regs_inst|oREGA[18]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~308_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~308_combout\);

-- Location: FF_X24_Y12_N7
\Datapath_inst|Regs_inst|s_banco_regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~45_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\);

-- Location: LCCOMB_X23_Y12_N2
\Datapath_inst|Regs_inst|oREGA[18]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~309_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~308_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[18]~308_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~309_combout\);

-- Location: FF_X23_Y12_N5
\Datapath_inst|Regs_inst|s_banco_regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\);

-- Location: FF_X21_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\);

-- Location: FF_X24_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\);

-- Location: LCCOMB_X24_Y14_N24
\Datapath_inst|Regs_inst|oREGA[18]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~306_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~306_combout\);

-- Location: FF_X23_Y9_N7
\Datapath_inst|Regs_inst|s_banco_regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\);

-- Location: LCCOMB_X23_Y14_N26
\Datapath_inst|Regs_inst|oREGA[18]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~307_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~306_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[18]~306_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[18]~306_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~307_combout\);

-- Location: LCCOMB_X23_Y14_N16
\Datapath_inst|Regs_inst|oREGA[18]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~310_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|oREGA[18]~307_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[18]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[18]~309_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[18]~307_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~310_combout\);

-- Location: FF_X26_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\);

-- Location: FF_X26_Y10_N31
\Datapath_inst|Regs_inst|s_banco_regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\);

-- Location: FF_X18_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\);

-- Location: FF_X18_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\);

-- Location: LCCOMB_X18_Y9_N22
\Datapath_inst|Regs_inst|oREGA[18]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~311_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~311_combout\);

-- Location: LCCOMB_X26_Y10_N30
\Datapath_inst|Regs_inst|oREGA[18]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~312_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[18]~311_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[18]~311_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[18]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[18]~311_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~312_combout\);

-- Location: FF_X23_Y6_N1
\Datapath_inst|Regs_inst|s_banco_regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\);

-- Location: FF_X23_Y6_N27
\Datapath_inst|Regs_inst|s_banco_regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\);

-- Location: LCCOMB_X23_Y6_N26
\Datapath_inst|Regs_inst|oREGA[18]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~304_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~304_combout\);

-- Location: FF_X22_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\);

-- Location: FF_X22_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\);

-- Location: LCCOMB_X22_Y10_N18
\Datapath_inst|Regs_inst|oREGA[18]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~305_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~304_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[18]~304_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[18]~304_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~305_combout\);

-- Location: LCCOMB_X23_Y14_N18
\Datapath_inst|Regs_inst|oREGA[18]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~313_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[18]~310_combout\ & (\Datapath_inst|Regs_inst|oREGA[18]~312_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[18]~310_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[18]~305_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[18]~310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[18]~310_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[18]~312_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[18]~305_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~313_combout\);

-- Location: FF_X26_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\);

-- Location: LCCOMB_X17_Y14_N0
\Datapath_inst|Regs_inst|s_banco_regs[23][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][18]~feeder_combout\ = \Datapath_inst|s_write_data_reg[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][18]~feeder_combout\);

-- Location: FF_X17_Y14_N1
\Datapath_inst|Regs_inst|s_banco_regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][18]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\);

-- Location: LCCOMB_X26_Y14_N24
\Datapath_inst|Regs_inst|oREGA[18]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~301_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~301_combout\);

-- Location: FF_X24_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\);

-- Location: FF_X21_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\);

-- Location: LCCOMB_X24_Y14_N16
\Datapath_inst|Regs_inst|oREGA[18]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~302_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~301_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[18]~301_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[18]~301_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~302_combout\);

-- Location: FF_X23_Y16_N13
\Datapath_inst|Regs_inst|s_banco_regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\);

-- Location: FF_X23_Y16_N19
\Datapath_inst|Regs_inst|s_banco_regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\);

-- Location: LCCOMB_X23_Y16_N18
\Datapath_inst|Regs_inst|oREGA[18]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~298_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~298_combout\);

-- Location: FF_X22_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\);

-- Location: FF_X22_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\);

-- Location: LCCOMB_X22_Y14_N4
\Datapath_inst|Regs_inst|oREGA[18]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~299_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~298_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17)))) # (!\Datapath_inst|Regs_inst|oREGA[18]~298_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[18]~298_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~299_combout\);

-- Location: FF_X17_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\);

-- Location: FF_X21_Y14_N15
\Datapath_inst|Regs_inst|s_banco_regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\);

-- Location: FF_X14_Y13_N1
\Datapath_inst|Regs_inst|s_banco_regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\);

-- Location: FF_X18_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\);

-- Location: LCCOMB_X14_Y13_N0
\Datapath_inst|Regs_inst|oREGA[18]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~296_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~296_combout\);

-- Location: LCCOMB_X21_Y14_N14
\Datapath_inst|Regs_inst|oREGA[18]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~297_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[18]~296_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[18]~296_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[18]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[18]~296_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~297_combout\);

-- Location: LCCOMB_X22_Y14_N14
\Datapath_inst|Regs_inst|oREGA[18]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~300_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15)) # (\Datapath_inst|Regs_inst|oREGA[18]~297_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[18]~299_combout\ & (!\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|oREGA[18]~299_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[18]~297_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~300_combout\);

-- Location: FF_X22_Y15_N25
\Datapath_inst|Regs_inst|s_banco_regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\);

-- Location: FF_X22_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\);

-- Location: LCCOMB_X23_Y15_N20
\Datapath_inst|Regs_inst|s_banco_regs[21][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][18]~feeder_combout\ = \Datapath_inst|s_write_data_reg[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][18]~feeder_combout\);

-- Location: FF_X23_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][18]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\);

-- Location: FF_X23_Y15_N11
\Datapath_inst|Regs_inst|s_banco_regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[18]~14_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\);

-- Location: LCCOMB_X23_Y15_N10
\Datapath_inst|Regs_inst|oREGA[18]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~294_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~294_combout\);

-- Location: LCCOMB_X23_Y15_N12
\Datapath_inst|Regs_inst|oREGA[18]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~295_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[18]~294_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[18]~294_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[18]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[18]~294_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~295_combout\);

-- Location: LCCOMB_X24_Y14_N10
\Datapath_inst|Regs_inst|oREGA[18]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~303_combout\ = (\Datapath_inst|Regs_inst|oREGA[18]~300_combout\ & ((\Datapath_inst|Regs_inst|oREGA[18]~302_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[18]~300_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGA[18]~295_combout\ & \Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[18]~302_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[18]~300_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[18]~295_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[18]~303_combout\);

-- Location: LCCOMB_X28_Y14_N12
\Datapath_inst|Regs_inst|oREGA[18]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[18]~314_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[18]~303_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[18]~313_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[18]~313_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[18]~303_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[18]~314_combout\);

-- Location: FF_X28_Y14_N13
\Datapath_inst|A_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[18]~314_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(18));

-- Location: LCCOMB_X30_Y14_N6
\Datapath_inst|PC_reg|reg_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~20_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(18))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(18),
	datad => \Datapath_inst|ALU_inst|Mux13~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~20_combout\);

-- Location: FF_X30_Y14_N7
\Datapath_inst|PC_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~20_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(18));

-- Location: LCCOMB_X28_Y14_N30
\Datapath_inst|s_alu_a[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[18]~14_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(18))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(18),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(18),
	combout => \Datapath_inst|s_alu_a[18]~14_combout\);

-- Location: LCCOMB_X31_Y16_N24
\Datapath_inst|ALU_inst|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~87_combout\ = ((\Datapath_inst|s_alu_a[19]~13_combout\ $ (\Datapath_inst|ALU_inst|Add0~86_combout\ $ (!\Datapath_inst|ALU_inst|Add0~85\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~88\ = CARRY((\Datapath_inst|s_alu_a[19]~13_combout\ & ((\Datapath_inst|ALU_inst|Add0~86_combout\) # (!\Datapath_inst|ALU_inst|Add0~85\))) # (!\Datapath_inst|s_alu_a[19]~13_combout\ & (\Datapath_inst|ALU_inst|Add0~86_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[19]~13_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~86_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~85\,
	combout => \Datapath_inst|ALU_inst|Add0~87_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~88\);

-- Location: LCCOMB_X31_Y16_N26
\Datapath_inst|ALU_inst|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~89_combout\ = (\Datapath_inst|ALU_inst|Add0~115_combout\ & ((\Datapath_inst|s_alu_a[20]~12_combout\ & (\Datapath_inst|ALU_inst|Add0~88\ & VCC)) # (!\Datapath_inst|s_alu_a[20]~12_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~88\)))) # (!\Datapath_inst|ALU_inst|Add0~115_combout\ & ((\Datapath_inst|s_alu_a[20]~12_combout\ & (!\Datapath_inst|ALU_inst|Add0~88\)) # (!\Datapath_inst|s_alu_a[20]~12_combout\ & ((\Datapath_inst|ALU_inst|Add0~88\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~90\ = CARRY((\Datapath_inst|ALU_inst|Add0~115_combout\ & (!\Datapath_inst|s_alu_a[20]~12_combout\ & !\Datapath_inst|ALU_inst|Add0~88\)) # (!\Datapath_inst|ALU_inst|Add0~115_combout\ & ((!\Datapath_inst|ALU_inst|Add0~88\) # 
-- (!\Datapath_inst|s_alu_a[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~115_combout\,
	datab => \Datapath_inst|s_alu_a[20]~12_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~88\,
	combout => \Datapath_inst|ALU_inst|Add0~89_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~90\);

-- Location: LCCOMB_X31_Y16_N28
\Datapath_inst|ALU_inst|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~91_combout\ = ((\Datapath_inst|ALU_inst|Add0~116_combout\ $ (\Datapath_inst|s_alu_a[21]~11_combout\ $ (!\Datapath_inst|ALU_inst|Add0~90\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~92\ = CARRY((\Datapath_inst|ALU_inst|Add0~116_combout\ & ((\Datapath_inst|s_alu_a[21]~11_combout\) # (!\Datapath_inst|ALU_inst|Add0~90\))) # (!\Datapath_inst|ALU_inst|Add0~116_combout\ & (\Datapath_inst|s_alu_a[21]~11_combout\ 
-- & !\Datapath_inst|ALU_inst|Add0~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~116_combout\,
	datab => \Datapath_inst|s_alu_a[21]~11_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~90\,
	combout => \Datapath_inst|ALU_inst|Add0~91_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~92\);

-- Location: LCCOMB_X31_Y13_N2
\Datapath_inst|ALU_inst|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux10~1_combout\ = (\Datapath_inst|ALU_inst|Mux10~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~91_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux10~0_combout\ & (\Datapath_inst|ALU_inst|Add0~91_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux10~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~91_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux10~1_combout\);

-- Location: FF_X31_Y13_N3
\Datapath_inst|ALUOut_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux10~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(21));

-- Location: LCCOMB_X25_Y9_N16
\Datapath_inst|s_write_data_reg[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[21]~11_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(21),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21),
	combout => \Datapath_inst|s_write_data_reg[21]~11_combout\);

-- Location: LCCOMB_X13_Y15_N14
\Datapath_inst|Regs_inst|s_banco_regs[27][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][21]~feeder_combout\ = \Datapath_inst|s_write_data_reg[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[21]~11_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][21]~feeder_combout\);

-- Location: FF_X13_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][21]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\);

-- Location: LCCOMB_X13_Y16_N20
\Datapath_inst|Regs_inst|oREGB[21]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~231_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~231_combout\);

-- Location: LCCOMB_X13_Y16_N28
\Datapath_inst|Regs_inst|oREGB[21]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~232_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[21]~231_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[21]~231_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[21]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~231_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~232_combout\);

-- Location: LCCOMB_X17_Y14_N24
\Datapath_inst|Regs_inst|oREGB[21]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~238_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~238_combout\);

-- Location: LCCOMB_X17_Y14_N30
\Datapath_inst|Regs_inst|oREGB[21]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~239_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[21]~238_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[21]~238_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[21]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~238_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~239_combout\);

-- Location: LCCOMB_X19_Y16_N12
\Datapath_inst|Regs_inst|oREGB[21]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~233_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~233_combout\);

-- Location: LCCOMB_X21_Y16_N22
\Datapath_inst|Regs_inst|oREGB[21]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~234_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[21]~233_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[21]~233_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[21]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~233_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~234_combout\);

-- Location: LCCOMB_X23_Y16_N30
\Datapath_inst|Regs_inst|oREGB[21]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~235_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~235_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Datapath_inst|Regs_inst|oREGB[21]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~236_combout\ = (\Datapath_inst|Regs_inst|oREGB[21]~235_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[21]~235_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~235_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~236_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Datapath_inst|Regs_inst|oREGB[21]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~237_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[21]~234_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[21]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[21]~234_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~236_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~237_combout\);

-- Location: LCCOMB_X21_Y13_N16
\Datapath_inst|Regs_inst|oREGB[21]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~240_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[21]~237_combout\ & ((\Datapath_inst|Regs_inst|oREGB[21]~239_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[21]~237_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[21]~232_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[21]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~232_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[21]~239_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~237_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~240_combout\);

-- Location: LCCOMB_X24_Y9_N18
\Datapath_inst|Regs_inst|oREGB[21]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~241_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~241_combout\);

-- Location: LCCOMB_X24_Y9_N24
\Datapath_inst|Regs_inst|oREGB[21]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~242_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[21]~241_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[21]~241_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[21]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~241_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~242_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Datapath_inst|Regs_inst|oREGB[21]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~248_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][21]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][21]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~248_combout\);

-- Location: LCCOMB_X23_Y5_N6
\Datapath_inst|Regs_inst|oREGB[21]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~249_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[21]~248_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[21]~248_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[21]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~248_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~249_combout\);

-- Location: LCCOMB_X17_Y9_N12
\Datapath_inst|Regs_inst|oREGB[21]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~245_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~245_combout\);

-- Location: LCCOMB_X19_Y9_N12
\Datapath_inst|Regs_inst|oREGB[21]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~246_combout\ = (\Datapath_inst|Regs_inst|oREGB[21]~245_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~245_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~246_combout\);

-- Location: LCCOMB_X16_Y9_N10
\Datapath_inst|Regs_inst|oREGB[21]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~243_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][21]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][21]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~243_combout\);

-- Location: LCCOMB_X22_Y5_N24
\Datapath_inst|Regs_inst|oREGB[21]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~244_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[21]~243_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[21]~243_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[21]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][21]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][21]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~243_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~244_combout\);

-- Location: LCCOMB_X28_Y9_N12
\Datapath_inst|Regs_inst|oREGB[21]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~247_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[21]~244_combout\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|oREGB[21]~246_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~246_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[21]~244_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[21]~247_combout\);

-- Location: LCCOMB_X28_Y9_N10
\Datapath_inst|Regs_inst|oREGB[21]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~250_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[21]~247_combout\ & ((\Datapath_inst|Regs_inst|oREGB[21]~249_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[21]~247_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[21]~242_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[21]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~242_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[21]~249_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[21]~247_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~250_combout\);

-- Location: LCCOMB_X28_Y9_N24
\Datapath_inst|Regs_inst|oREGB[21]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[21]~251_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[21]~240_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(24) & (((!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- \Datapath_inst|Regs_inst|oREGB[21]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[21]~240_combout\,
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(24),
	datad => \Datapath_inst|Regs_inst|oREGB[21]~250_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[21]~251_combout\);

-- Location: FF_X28_Y9_N25
\Datapath_inst|B_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[21]~251_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(21));

-- Location: LCCOMB_X28_Y10_N24
\Datapath_inst|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux9~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(22),
	datac => \Datapath_inst|Mux0~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux9~0_combout\);

-- Location: FF_X16_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\);

-- Location: FF_X16_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\);

-- Location: LCCOMB_X16_Y9_N12
\Datapath_inst|Regs_inst|oREGA[22]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~220_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~220_combout\);

-- Location: FF_X17_Y8_N15
\Datapath_inst|Regs_inst|s_banco_regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\);

-- Location: FF_X17_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\);

-- Location: LCCOMB_X17_Y8_N16
\Datapath_inst|Regs_inst|oREGA[22]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~221_combout\ = (\Datapath_inst|Regs_inst|oREGA[22]~220_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[22]~220_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[22]~220_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~221_combout\);

-- Location: FF_X22_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\);

-- Location: FF_X22_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\);

-- Location: FF_X18_Y9_N11
\Datapath_inst|Regs_inst|s_banco_regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\);

-- Location: FF_X18_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\);

-- Location: LCCOMB_X18_Y9_N20
\Datapath_inst|Regs_inst|oREGA[22]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~227_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~227_combout\);

-- Location: LCCOMB_X22_Y9_N26
\Datapath_inst|Regs_inst|oREGA[22]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~228_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[22]~227_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[22]~227_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[22]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~227_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~228_combout\);

-- Location: LCCOMB_X24_Y8_N0
\Datapath_inst|Regs_inst|s_banco_regs~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~41_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(22),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~41_combout\);

-- Location: LCCOMB_X21_Y8_N22
\Datapath_inst|Regs_inst|s_banco_regs[3][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][22]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Regs_inst|s_banco_regs~41_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][22]~feeder_combout\);

-- Location: FF_X21_Y8_N23
\Datapath_inst|Regs_inst|s_banco_regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][22]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\);

-- Location: FF_X21_Y8_N5
\Datapath_inst|Regs_inst|s_banco_regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\);

-- Location: LCCOMB_X21_Y8_N4
\Datapath_inst|Regs_inst|oREGA[22]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~224_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~224_combout\);

-- Location: FF_X24_Y8_N1
\Datapath_inst|Regs_inst|s_banco_regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~41_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\);

-- Location: LCCOMB_X21_Y8_N14
\Datapath_inst|Regs_inst|oREGA[22]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~225_combout\ = (\Datapath_inst|Regs_inst|oREGA[22]~224_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[22]~224_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~225_combout\);

-- Location: FF_X21_Y12_N23
\Datapath_inst|Regs_inst|s_banco_regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\);

-- Location: FF_X19_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\);

-- Location: FF_X19_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\);

-- Location: FF_X21_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\);

-- Location: LCCOMB_X19_Y12_N28
\Datapath_inst|Regs_inst|oREGA[22]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~222_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16)) # ((\Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~222_combout\);

-- Location: LCCOMB_X19_Y8_N6
\Datapath_inst|Regs_inst|oREGA[22]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~223_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[22]~222_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[22]~222_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[22]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[22]~222_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~223_combout\);

-- Location: LCCOMB_X21_Y8_N20
\Datapath_inst|Regs_inst|oREGA[22]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~226_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|oREGA[22]~223_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[22]~225_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[22]~225_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~223_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~226_combout\);

-- Location: LCCOMB_X21_Y8_N2
\Datapath_inst|Regs_inst|oREGA[22]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~229_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[22]~226_combout\ & ((\Datapath_inst|Regs_inst|oREGA[22]~228_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[22]~226_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[22]~221_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[22]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[22]~221_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[22]~228_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~226_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~229_combout\);

-- Location: FF_X22_Y16_N9
\Datapath_inst|Regs_inst|s_banco_regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\);

-- Location: FF_X21_Y16_N3
\Datapath_inst|Regs_inst|s_banco_regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\);

-- Location: FF_X22_Y16_N19
\Datapath_inst|Regs_inst|s_banco_regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\);

-- Location: LCCOMB_X24_Y16_N12
\Datapath_inst|Regs_inst|s_banco_regs[21][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][22]~feeder_combout\ = \Datapath_inst|s_write_data_reg[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][22]~feeder_combout\);

-- Location: FF_X24_Y16_N13
\Datapath_inst|Regs_inst|s_banco_regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][22]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\);

-- Location: LCCOMB_X22_Y16_N18
\Datapath_inst|Regs_inst|oREGA[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~210_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~210_combout\);

-- Location: LCCOMB_X21_Y16_N8
\Datapath_inst|Regs_inst|oREGA[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~211_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[22]~210_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[22]~210_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[22]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~210_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~211_combout\);

-- Location: LCCOMB_X17_Y14_N26
\Datapath_inst|Regs_inst|s_banco_regs[23][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][22]~feeder_combout\ = \Datapath_inst|s_write_data_reg[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][22]~feeder_combout\);

-- Location: FF_X17_Y14_N27
\Datapath_inst|Regs_inst|s_banco_regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][22]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\);

-- Location: LCCOMB_X17_Y15_N6
\Datapath_inst|Regs_inst|oREGA[22]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~217_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~217_combout\);

-- Location: FF_X21_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\);

-- Location: FF_X17_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\);

-- Location: LCCOMB_X17_Y15_N24
\Datapath_inst|Regs_inst|oREGA[22]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~218_combout\ = (\Datapath_inst|Regs_inst|oREGA[22]~217_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[22]~217_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[22]~217_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~218_combout\);

-- Location: FF_X21_Y16_N11
\Datapath_inst|Regs_inst|s_banco_regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\);

-- Location: FF_X23_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\);

-- Location: FF_X23_Y16_N17
\Datapath_inst|Regs_inst|s_banco_regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\);

-- Location: LCCOMB_X23_Y16_N16
\Datapath_inst|Regs_inst|oREGA[22]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~214_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~214_combout\);

-- Location: FF_X21_Y17_N23
\Datapath_inst|Regs_inst|s_banco_regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\);

-- Location: LCCOMB_X21_Y17_N22
\Datapath_inst|Regs_inst|oREGA[22]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~215_combout\ = (\Datapath_inst|Regs_inst|oREGA[22]~214_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[22]~214_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[22]~214_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~215_combout\);

-- Location: FF_X17_Y14_N13
\Datapath_inst|Regs_inst|s_banco_regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\);

-- Location: FF_X21_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\);

-- Location: FF_X14_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\);

-- Location: FF_X14_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\);

-- Location: LCCOMB_X14_Y14_N24
\Datapath_inst|Regs_inst|oREGA[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~212_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[22]~212_combout\);

-- Location: LCCOMB_X21_Y14_N24
\Datapath_inst|Regs_inst|oREGA[22]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~213_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[22]~212_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[22]~212_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[22]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~212_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~213_combout\);

-- Location: LCCOMB_X21_Y17_N8
\Datapath_inst|Regs_inst|oREGA[22]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~216_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[22]~213_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[22]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[22]~215_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~213_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~216_combout\);

-- Location: LCCOMB_X21_Y15_N26
\Datapath_inst|Regs_inst|oREGA[22]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~219_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[22]~216_combout\ & ((\Datapath_inst|Regs_inst|oREGA[22]~218_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[22]~216_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[22]~211_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[22]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[22]~211_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[22]~218_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[22]~216_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~219_combout\);

-- Location: LCCOMB_X32_Y15_N14
\Datapath_inst|Regs_inst|oREGA[22]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[22]~230_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[22]~219_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[22]~229_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[22]~229_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[22]~219_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[22]~230_combout\);

-- Location: FF_X32_Y15_N15
\Datapath_inst|A_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[22]~230_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(22));

-- Location: LCCOMB_X32_Y12_N28
\Datapath_inst|PC_reg|reg_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~24_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(22)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux9~1_combout\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(22),
	datad => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	combout => \Datapath_inst|PC_reg|reg_out~24_combout\);

-- Location: FF_X32_Y12_N29
\Datapath_inst|PC_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~24_combout\,
	asdata => VCC,
	sload => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(22));

-- Location: LCCOMB_X32_Y12_N2
\Datapath_inst|s_alu_a[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[22]~10_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(22))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(22),
	datad => \Datapath_inst|PC_reg|reg_out\(22),
	combout => \Datapath_inst|s_alu_a[22]~10_combout\);

-- Location: LCCOMB_X32_Y12_N12
\Datapath_inst|ALU_inst|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux9~0_combout\ = (\Datapath_inst|Mux9~0_combout\ & ((\Datapath_inst|s_alu_a[22]~10_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux9~0_combout\ & 
-- (\Datapath_inst|s_alu_a[22]~10_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux9~0_combout\,
	datab => \Datapath_inst|s_alu_a[22]~10_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux9~0_combout\);

-- Location: LCCOMB_X30_Y16_N22
\Datapath_inst|ALU_inst|Add0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~117_combout\ = \Datapath_inst|Mux9~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux9~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~117_combout\);

-- Location: LCCOMB_X31_Y16_N30
\Datapath_inst|ALU_inst|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~93_combout\ = (\Datapath_inst|s_alu_a[22]~10_combout\ & ((\Datapath_inst|ALU_inst|Add0~117_combout\ & (\Datapath_inst|ALU_inst|Add0~92\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~117_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~92\)))) # (!\Datapath_inst|s_alu_a[22]~10_combout\ & ((\Datapath_inst|ALU_inst|Add0~117_combout\ & (!\Datapath_inst|ALU_inst|Add0~92\)) # (!\Datapath_inst|ALU_inst|Add0~117_combout\ & ((\Datapath_inst|ALU_inst|Add0~92\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~94\ = CARRY((\Datapath_inst|s_alu_a[22]~10_combout\ & (!\Datapath_inst|ALU_inst|Add0~117_combout\ & !\Datapath_inst|ALU_inst|Add0~92\)) # (!\Datapath_inst|s_alu_a[22]~10_combout\ & ((!\Datapath_inst|ALU_inst|Add0~92\) # 
-- (!\Datapath_inst|ALU_inst|Add0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[22]~10_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~117_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~92\,
	combout => \Datapath_inst|ALU_inst|Add0~93_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~94\);

-- Location: LCCOMB_X32_Y12_N26
\Datapath_inst|ALU_inst|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux9~1_combout\ = (\Datapath_inst|ALU_inst|Mux9~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~93_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux9~0_combout\ & (\Datapath_inst|ALU_inst|Add0~93_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux9~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~93_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux9~1_combout\);

-- Location: FF_X32_Y12_N27
\Datapath_inst|ALUOut_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux9~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(22));

-- Location: LCCOMB_X24_Y8_N4
\Datapath_inst|s_write_data_reg[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[22]~10_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(22),
	combout => \Datapath_inst|s_write_data_reg[22]~10_combout\);

-- Location: FF_X17_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[22]~10_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\);

-- Location: LCCOMB_X14_Y14_N10
\Datapath_inst|Regs_inst|oREGB[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~210_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~210_combout\);

-- Location: LCCOMB_X17_Y15_N4
\Datapath_inst|Regs_inst|oREGB[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~211_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[22]~210_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~210_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[22]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~210_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~211_combout\);

-- Location: LCCOMB_X17_Y14_N12
\Datapath_inst|Regs_inst|oREGB[22]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~217_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~217_combout\);

-- Location: LCCOMB_X21_Y14_N6
\Datapath_inst|Regs_inst|oREGB[22]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~218_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[22]~217_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~217_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[22]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~217_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~218_combout\);

-- Location: LCCOMB_X23_Y16_N22
\Datapath_inst|Regs_inst|oREGB[22]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~214_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~214_combout\);

-- Location: LCCOMB_X22_Y16_N8
\Datapath_inst|Regs_inst|oREGB[22]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~215_combout\ = (\Datapath_inst|Regs_inst|oREGB[22]~214_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[22]~214_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[22]~214_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~215_combout\);

-- Location: LCCOMB_X21_Y16_N10
\Datapath_inst|Regs_inst|oREGB[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~212_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~212_combout\);

-- Location: LCCOMB_X21_Y16_N2
\Datapath_inst|Regs_inst|oREGB[22]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~213_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[22]~212_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~212_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[22]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~212_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~213_combout\);

-- Location: LCCOMB_X21_Y16_N24
\Datapath_inst|Regs_inst|oREGB[22]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~216_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|oREGB[22]~213_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[22]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[22]~215_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|Regs_inst|oREGB[22]~213_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~216_combout\);

-- Location: LCCOMB_X28_Y10_N22
\Datapath_inst|Regs_inst|oREGB[22]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~219_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[22]~216_combout\ & ((\Datapath_inst|Regs_inst|oREGB[22]~218_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~216_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[22]~211_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[22]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[22]~211_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[22]~218_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~216_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~219_combout\);

-- Location: LCCOMB_X16_Y9_N18
\Datapath_inst|Regs_inst|oREGB[22]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~220_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][22]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][22]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~220_combout\);

-- Location: LCCOMB_X22_Y9_N4
\Datapath_inst|Regs_inst|oREGB[22]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~221_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[22]~220_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~220_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[22]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~220_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~221_combout\);

-- Location: LCCOMB_X17_Y8_N14
\Datapath_inst|Regs_inst|oREGB[22]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~227_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~227_combout\);

-- Location: LCCOMB_X18_Y9_N10
\Datapath_inst|Regs_inst|oREGB[22]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~228_combout\ = (\Datapath_inst|Regs_inst|oREGB[22]~227_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[22]~227_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[22]~227_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~228_combout\);

-- Location: LCCOMB_X21_Y12_N20
\Datapath_inst|Regs_inst|oREGB[22]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~222_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][22]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][22]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~222_combout\);

-- Location: LCCOMB_X21_Y12_N22
\Datapath_inst|Regs_inst|oREGB[22]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~223_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[22]~222_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~222_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[22]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][22]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][22]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~222_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~223_combout\);

-- Location: LCCOMB_X19_Y8_N16
\Datapath_inst|Regs_inst|oREGB[22]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~224_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][22]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][22]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~224_combout\);

-- Location: LCCOMB_X19_Y12_N6
\Datapath_inst|Regs_inst|oREGB[22]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~225_combout\ = (\Datapath_inst|Regs_inst|oREGB[22]~224_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\ & \Datapath_inst|IR_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][22]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|Regs_inst|oREGB[22]~224_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~225_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Datapath_inst|Regs_inst|oREGB[22]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~226_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|oREGB[22]~223_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[22]~225_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[22]~223_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[22]~225_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[22]~226_combout\);

-- Location: LCCOMB_X21_Y9_N0
\Datapath_inst|Regs_inst|oREGB[22]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~229_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[22]~226_combout\ & ((\Datapath_inst|Regs_inst|oREGB[22]~228_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[22]~226_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[22]~221_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[22]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[22]~221_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[22]~228_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~226_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~229_combout\);

-- Location: LCCOMB_X28_Y10_N10
\Datapath_inst|Regs_inst|oREGB[22]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[22]~230_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[22]~219_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[22]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[22]~219_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[22]~229_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[22]~230_combout\);

-- Location: FF_X28_Y10_N11
\Datapath_inst|B_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[22]~230_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(22));

-- Location: LCCOMB_X33_Y12_N24
\Datapath_inst|PC_reg|reg_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~25_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(23))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(23),
	datad => \Datapath_inst|ALU_inst|Mux8~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~25_combout\);

-- Location: FF_X33_Y12_N25
\Datapath_inst|PC_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~25_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(23));

-- Location: FF_X19_Y10_N31
\Datapath_inst|Regs_inst|s_banco_regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\);

-- Location: FF_X18_Y12_N31
\Datapath_inst|Regs_inst|s_banco_regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\);

-- Location: FF_X19_Y9_N7
\Datapath_inst|Regs_inst|s_banco_regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\);

-- Location: FF_X18_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\);

-- Location: LCCOMB_X18_Y10_N20
\Datapath_inst|Regs_inst|oREGA[23]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~199_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[23]~199_combout\);

-- Location: LCCOMB_X18_Y12_N30
\Datapath_inst|Regs_inst|oREGA[23]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~200_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[23]~199_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[23]~199_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[23]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~199_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~200_combout\);

-- Location: LCCOMB_X21_Y13_N22
\Datapath_inst|Regs_inst|s_banco_regs[15][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][23]~feeder_combout\ = \Datapath_inst|s_write_data_reg[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][23]~feeder_combout\);

-- Location: FF_X21_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][23]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\);

-- Location: FF_X18_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\);

-- Location: FF_X18_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\);

-- Location: LCCOMB_X18_Y9_N26
\Datapath_inst|Regs_inst|oREGA[23]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~206_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[23]~206_combout\);

-- Location: FF_X19_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\);

-- Location: LCCOMB_X18_Y9_N12
\Datapath_inst|Regs_inst|oREGA[23]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~207_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[23]~206_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[23]~206_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[23]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[23]~206_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~207_combout\);

-- Location: FF_X17_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\);

-- Location: FF_X17_Y8_N25
\Datapath_inst|Regs_inst|s_banco_regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\);

-- Location: FF_X16_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\);

-- Location: FF_X16_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\);

-- Location: LCCOMB_X16_Y9_N4
\Datapath_inst|Regs_inst|oREGA[23]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~201_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[23]~201_combout\);

-- Location: LCCOMB_X17_Y8_N24
\Datapath_inst|Regs_inst|oREGA[23]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~202_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[23]~201_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[23]~201_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[23]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~201_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~202_combout\);

-- Location: LCCOMB_X30_Y10_N28
\Datapath_inst|Regs_inst|s_banco_regs~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~40_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(23),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~40_combout\);

-- Location: FF_X30_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~40_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\);

-- Location: FF_X18_Y10_N31
\Datapath_inst|Regs_inst|s_banco_regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~40_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\);

-- Location: FF_X19_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\);

-- Location: LCCOMB_X19_Y10_N28
\Datapath_inst|Regs_inst|oREGA[23]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~203_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[23]~203_combout\);

-- Location: LCCOMB_X19_Y10_N10
\Datapath_inst|Regs_inst|oREGA[23]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~204_combout\ = (\Datapath_inst|Regs_inst|oREGA[23]~203_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[23]~203_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~204_combout\);

-- Location: LCCOMB_X18_Y12_N28
\Datapath_inst|Regs_inst|oREGA[23]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~205_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[23]~202_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[23]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[23]~202_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[23]~204_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~205_combout\);

-- Location: LCCOMB_X18_Y12_N14
\Datapath_inst|Regs_inst|oREGA[23]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~208_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[23]~205_combout\ & ((\Datapath_inst|Regs_inst|oREGA[23]~207_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[23]~205_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[23]~200_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[23]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[23]~200_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[23]~207_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~205_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~208_combout\);

-- Location: FF_X18_Y17_N7
\Datapath_inst|Regs_inst|s_banco_regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\);

-- Location: FF_X18_Y17_N29
\Datapath_inst|Regs_inst|s_banco_regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\);

-- Location: FF_X22_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\);

-- Location: FF_X22_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\);

-- Location: LCCOMB_X22_Y16_N22
\Datapath_inst|Regs_inst|oREGA[23]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~189_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~189_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Datapath_inst|Regs_inst|oREGA[23]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~190_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[23]~189_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[23]~189_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[23]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~189_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~190_combout\);

-- Location: FF_X16_Y13_N11
\Datapath_inst|Regs_inst|s_banco_regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\);

-- Location: FF_X17_Y17_N7
\Datapath_inst|Regs_inst|s_banco_regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\);

-- Location: FF_X16_Y17_N31
\Datapath_inst|Regs_inst|s_banco_regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\);

-- Location: LCCOMB_X16_Y17_N30
\Datapath_inst|Regs_inst|oREGA[23]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~196_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~196_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Datapath_inst|Regs_inst|oREGA[23]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~197_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[23]~196_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[23]~196_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[23]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~196_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~197_combout\);

-- Location: FF_X21_Y15_N29
\Datapath_inst|Regs_inst|s_banco_regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\);

-- Location: FF_X21_Y17_N17
\Datapath_inst|Regs_inst|s_banco_regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\);

-- Location: LCCOMB_X21_Y17_N30
\Datapath_inst|Regs_inst|oREGA[23]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~193_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[23]~193_combout\);

-- Location: FF_X21_Y17_N21
\Datapath_inst|Regs_inst|s_banco_regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\);

-- Location: LCCOMB_X23_Y17_N12
\Datapath_inst|Regs_inst|s_banco_regs[24][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][23]~feeder_combout\ = \Datapath_inst|s_write_data_reg[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][23]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\Datapath_inst|Regs_inst|s_banco_regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][23]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\);

-- Location: LCCOMB_X21_Y17_N20
\Datapath_inst|Regs_inst|oREGA[23]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~194_combout\ = (\Datapath_inst|Regs_inst|oREGA[23]~193_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18)))) # (!\Datapath_inst|Regs_inst|oREGA[23]~193_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[23]~193_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~194_combout\);

-- Location: FF_X14_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\);

-- Location: FF_X16_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\);

-- Location: LCCOMB_X14_Y13_N30
\Datapath_inst|Regs_inst|oREGA[23]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~191_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~191_combout\);

-- Location: FF_X18_Y12_N5
\Datapath_inst|Regs_inst|s_banco_regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\);

-- Location: FF_X14_Y13_N9
\Datapath_inst|Regs_inst|s_banco_regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\);

-- Location: LCCOMB_X18_Y12_N4
\Datapath_inst|Regs_inst|oREGA[23]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~192_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[23]~191_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[23]~191_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[23]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[23]~191_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~192_combout\);

-- Location: LCCOMB_X18_Y17_N16
\Datapath_inst|Regs_inst|oREGA[23]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~195_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[23]~192_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[23]~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[23]~194_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~192_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~195_combout\);

-- Location: LCCOMB_X18_Y17_N30
\Datapath_inst|Regs_inst|oREGA[23]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~198_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[23]~195_combout\ & ((\Datapath_inst|Regs_inst|oREGA[23]~197_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[23]~195_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[23]~190_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[23]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[23]~190_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[23]~197_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[23]~195_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~198_combout\);

-- Location: LCCOMB_X32_Y15_N8
\Datapath_inst|Regs_inst|oREGA[23]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[23]~209_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[23]~198_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[23]~208_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[23]~208_combout\,
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[23]~198_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[23]~209_combout\);

-- Location: FF_X32_Y15_N9
\Datapath_inst|A_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[23]~209_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(23));

-- Location: LCCOMB_X33_Y12_N28
\Datapath_inst|s_alu_a[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[23]~9_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(23)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|PC_reg|reg_out\(23),
	datac => \Datapath_inst|A_reg|reg_out\(23),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[23]~9_combout\);

-- Location: LCCOMB_X28_Y10_N12
\Datapath_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux8~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(23),
	datac => \Datapath_inst|Mux0~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux8~0_combout\);

-- Location: LCCOMB_X32_Y12_N4
\Datapath_inst|ALU_inst|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~118_combout\ = \Datapath_inst|Mux8~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Datapath_inst|Mux8~0_combout\,
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~118_combout\);

-- Location: LCCOMB_X31_Y15_N0
\Datapath_inst|ALU_inst|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~95_combout\ = ((\Datapath_inst|s_alu_a[23]~9_combout\ $ (\Datapath_inst|ALU_inst|Add0~118_combout\ $ (!\Datapath_inst|ALU_inst|Add0~94\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~96\ = CARRY((\Datapath_inst|s_alu_a[23]~9_combout\ & ((\Datapath_inst|ALU_inst|Add0~118_combout\) # (!\Datapath_inst|ALU_inst|Add0~94\))) # (!\Datapath_inst|s_alu_a[23]~9_combout\ & (\Datapath_inst|ALU_inst|Add0~118_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[23]~9_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~118_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~94\,
	combout => \Datapath_inst|ALU_inst|Add0~95_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~96\);

-- Location: LCCOMB_X32_Y12_N8
\Datapath_inst|ALU_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux8~0_combout\ = (\Datapath_inst|s_alu_a[23]~9_combout\ & ((\Datapath_inst|Mux8~0_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|s_alu_a[23]~9_combout\ & 
-- (\Datapath_inst|Mux8~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[23]~9_combout\,
	datab => \Datapath_inst|Mux8~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux8~0_combout\);

-- Location: LCCOMB_X32_Y12_N22
\Datapath_inst|ALU_inst|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux8~1_combout\ = (\Datapath_inst|ALU_inst|Add0~95_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux8~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~95_combout\ & (\Datapath_inst|ALU_inst|Mux8~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~95_combout\,
	datab => \Datapath_inst|ALU_inst|Mux8~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux8~1_combout\);

-- Location: FF_X32_Y12_N23
\Datapath_inst|ALUOut_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux8~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(23));

-- Location: LCCOMB_X23_Y12_N16
\Datapath_inst|s_write_data_reg[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[23]~9_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(23),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|s_write_data_reg[23]~9_combout\);

-- Location: LCCOMB_X17_Y15_N26
\Datapath_inst|Regs_inst|s_banco_regs[27][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][23]~feeder_combout\ = \Datapath_inst|s_write_data_reg[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[23]~9_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][23]~feeder_combout\);

-- Location: FF_X17_Y15_N27
\Datapath_inst|Regs_inst|s_banco_regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][23]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\);

-- Location: LCCOMB_X14_Y13_N16
\Datapath_inst|Regs_inst|oREGB[23]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~189_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~189_combout\);

-- Location: LCCOMB_X14_Y13_N8
\Datapath_inst|Regs_inst|oREGB[23]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~190_combout\ = (\Datapath_inst|Regs_inst|oREGB[23]~189_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[23]~189_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][23]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[23]~189_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~190_combout\);

-- Location: LCCOMB_X16_Y13_N20
\Datapath_inst|Regs_inst|oREGB[23]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~196_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~196_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Datapath_inst|Regs_inst|oREGB[23]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~197_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[23]~196_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[23]~196_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[23]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~196_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~197_combout\);

-- Location: LCCOMB_X21_Y15_N28
\Datapath_inst|Regs_inst|oREGB[23]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~193_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~193_combout\);

-- Location: LCCOMB_X22_Y16_N24
\Datapath_inst|Regs_inst|oREGB[23]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~194_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[23]~193_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[23]~193_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[23]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~193_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~194_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Datapath_inst|Regs_inst|oREGB[23]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~191_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~191_combout\);

-- Location: LCCOMB_X18_Y17_N6
\Datapath_inst|Regs_inst|oREGB[23]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~192_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[23]~191_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[23]~191_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[23]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~191_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~192_combout\);

-- Location: LCCOMB_X18_Y14_N26
\Datapath_inst|Regs_inst|oREGB[23]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~195_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|oREGB[23]~192_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[23]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[23]~194_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~192_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~195_combout\);

-- Location: LCCOMB_X16_Y10_N12
\Datapath_inst|Regs_inst|oREGB[23]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~198_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[23]~195_combout\ & ((\Datapath_inst|Regs_inst|oREGB[23]~197_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[23]~195_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[23]~190_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[23]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[23]~190_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[23]~197_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~195_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~198_combout\);

-- Location: LCCOMB_X18_Y10_N26
\Datapath_inst|Regs_inst|oREGB[23]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~199_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~199_combout\);

-- Location: LCCOMB_X18_Y10_N30
\Datapath_inst|Regs_inst|oREGB[23]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~200_combout\ = (\Datapath_inst|Regs_inst|oREGB[23]~199_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21)))) # (!\Datapath_inst|Regs_inst|oREGB[23]~199_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[23]~199_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][23]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][23]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~200_combout\);

-- Location: LCCOMB_X16_Y9_N22
\Datapath_inst|Regs_inst|oREGB[23]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~201_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~201_combout\);

-- Location: LCCOMB_X19_Y9_N16
\Datapath_inst|Regs_inst|oREGB[23]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~202_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[23]~201_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[23]~201_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[23]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][23]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][23]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~201_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~202_combout\);

-- Location: LCCOMB_X19_Y10_N30
\Datapath_inst|Regs_inst|oREGB[23]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~203_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~203_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Datapath_inst|Regs_inst|oREGB[23]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~204_combout\ = (\Datapath_inst|Regs_inst|oREGB[23]~203_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[23]~203_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~204_combout\);

-- Location: LCCOMB_X19_Y9_N26
\Datapath_inst|Regs_inst|oREGB[23]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~205_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|oREGB[23]~202_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[23]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[23]~202_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[23]~204_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~205_combout\);

-- Location: LCCOMB_X17_Y8_N26
\Datapath_inst|Regs_inst|oREGB[23]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~206_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~206_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Datapath_inst|Regs_inst|oREGB[23]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~207_combout\ = (\Datapath_inst|Regs_inst|oREGB[23]~206_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[23]~206_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[23]~206_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][23]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][23]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[23]~207_combout\);

-- Location: LCCOMB_X18_Y10_N28
\Datapath_inst|Regs_inst|oREGB[23]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~208_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[23]~205_combout\ & ((\Datapath_inst|Regs_inst|oREGB[23]~207_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[23]~205_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[23]~200_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[23]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[23]~200_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[23]~205_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~207_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~208_combout\);

-- Location: LCCOMB_X28_Y10_N6
\Datapath_inst|Regs_inst|oREGB[23]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[23]~209_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[23]~198_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[23]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[23]~198_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[23]~208_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[23]~209_combout\);

-- Location: FF_X28_Y10_N7
\Datapath_inst|B_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[23]~209_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(23));

-- Location: LCCOMB_X31_Y15_N30
\Datapath_inst|PC_reg|reg_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~26_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(24))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(24),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux7~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~26_combout\);

-- Location: FF_X31_Y15_N31
\Datapath_inst|PC_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~26_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(24));

-- Location: FF_X18_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\);

-- Location: FF_X18_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\);

-- Location: LCCOMB_X18_Y9_N30
\Datapath_inst|Regs_inst|oREGA[24]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~185_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~185_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Datapath_inst|Regs_inst|s_banco_regs[15][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][24]~feeder_combout\ = \Datapath_inst|s_write_data_reg[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][24]~feeder_combout\);

-- Location: FF_X21_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][24]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\);

-- Location: FF_X18_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\);

-- Location: LCCOMB_X18_Y7_N28
\Datapath_inst|Regs_inst|oREGA[24]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~186_combout\ = (\Datapath_inst|Regs_inst|oREGA[24]~185_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[24]~185_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\ & \Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[24]~185_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~186_combout\);

-- Location: FF_X19_Y8_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\);

-- Location: FF_X16_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\);

-- Location: FF_X16_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\);

-- Location: LCCOMB_X16_Y9_N16
\Datapath_inst|Regs_inst|oREGA[24]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~178_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~178_combout\);

-- Location: FF_X22_Y7_N1
\Datapath_inst|Regs_inst|s_banco_regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\);

-- Location: LCCOMB_X22_Y7_N0
\Datapath_inst|Regs_inst|oREGA[24]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~179_combout\ = (\Datapath_inst|Regs_inst|oREGA[24]~178_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[24]~178_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[24]~178_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~179_combout\);

-- Location: FF_X21_Y7_N23
\Datapath_inst|Regs_inst|s_banco_regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\);

-- Location: FF_X19_Y8_N31
\Datapath_inst|Regs_inst|s_banco_regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\);

-- Location: FF_X19_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\);

-- Location: FF_X19_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\);

-- Location: LCCOMB_X19_Y7_N30
\Datapath_inst|Regs_inst|oREGA[24]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~180_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~180_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Datapath_inst|Regs_inst|oREGA[24]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~181_combout\ = (\Datapath_inst|Regs_inst|oREGA[24]~180_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[24]~180_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\ & \Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[24]~180_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~181_combout\);

-- Location: LCCOMB_X21_Y10_N30
\Datapath_inst|Regs_inst|s_banco_regs~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~39_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(24),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~39_combout\);

-- Location: FF_X21_Y10_N31
\Datapath_inst|Regs_inst|s_banco_regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~39_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\);

-- Location: LCCOMB_X21_Y10_N0
\Datapath_inst|Regs_inst|s_banco_regs[3][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][24]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~39_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][24]~feeder_combout\);

-- Location: FF_X21_Y10_N1
\Datapath_inst|Regs_inst|s_banco_regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][24]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\);

-- Location: FF_X19_Y10_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\);

-- Location: LCCOMB_X19_Y10_N16
\Datapath_inst|Regs_inst|oREGA[24]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~182_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~182_combout\);

-- Location: LCCOMB_X21_Y10_N16
\Datapath_inst|Regs_inst|oREGA[24]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~183_combout\ = (\Datapath_inst|Regs_inst|oREGA[24]~182_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[24]~182_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~183_combout\);

-- Location: LCCOMB_X21_Y10_N26
\Datapath_inst|Regs_inst|oREGA[24]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~184_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[24]~181_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[24]~183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[24]~181_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[24]~183_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~184_combout\);

-- Location: LCCOMB_X21_Y10_N12
\Datapath_inst|Regs_inst|oREGA[24]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~187_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[24]~184_combout\ & (\Datapath_inst|Regs_inst|oREGA[24]~186_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[24]~184_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[24]~179_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[24]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[24]~186_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[24]~179_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[24]~184_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~187_combout\);

-- Location: FF_X12_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\);

-- Location: FF_X13_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\);

-- Location: LCCOMB_X14_Y12_N12
\Datapath_inst|Regs_inst|s_banco_regs[23][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][24]~feeder_combout\ = \Datapath_inst|s_write_data_reg[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][24]~feeder_combout\);

-- Location: FF_X14_Y12_N13
\Datapath_inst|Regs_inst|s_banco_regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][24]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\);

-- Location: LCCOMB_X13_Y10_N22
\Datapath_inst|Regs_inst|oREGA[24]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~175_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~175_combout\);

-- Location: FF_X13_Y10_N5
\Datapath_inst|Regs_inst|s_banco_regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\);

-- Location: LCCOMB_X13_Y10_N24
\Datapath_inst|Regs_inst|oREGA[24]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~176_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[24]~175_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[24]~175_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[24]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[24]~175_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~176_combout\);

-- Location: FF_X21_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\);

-- Location: FF_X22_Y16_N11
\Datapath_inst|Regs_inst|s_banco_regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\);

-- Location: LCCOMB_X18_Y16_N16
\Datapath_inst|Regs_inst|s_banco_regs[21][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][24]~feeder_combout\ = \Datapath_inst|s_write_data_reg[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][24]~feeder_combout\);

-- Location: FF_X18_Y16_N17
\Datapath_inst|Regs_inst|s_banco_regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][24]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\);

-- Location: LCCOMB_X22_Y16_N10
\Datapath_inst|Regs_inst|oREGA[24]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~168_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~168_combout\);

-- Location: FF_X22_Y16_N5
\Datapath_inst|Regs_inst|s_banco_regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\);

-- Location: LCCOMB_X21_Y16_N30
\Datapath_inst|Regs_inst|oREGA[24]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~169_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[24]~168_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[24]~168_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[24]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[24]~168_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~169_combout\);

-- Location: FF_X13_Y13_N13
\Datapath_inst|Regs_inst|s_banco_regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\);

-- Location: FF_X14_Y13_N27
\Datapath_inst|Regs_inst|s_banco_regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\);

-- Location: FF_X12_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\);

-- Location: LCCOMB_X12_Y13_N22
\Datapath_inst|Regs_inst|oREGA[24]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~170_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~170_combout\);

-- Location: LCCOMB_X13_Y13_N6
\Datapath_inst|Regs_inst|oREGA[24]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~171_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[24]~170_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[24]~170_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[24]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[24]~170_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~171_combout\);

-- Location: FF_X23_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\);

-- Location: FF_X23_Y16_N1
\Datapath_inst|Regs_inst|s_banco_regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\);

-- Location: LCCOMB_X23_Y16_N0
\Datapath_inst|Regs_inst|oREGA[24]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~172_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~172_combout\);

-- Location: FF_X21_Y16_N1
\Datapath_inst|Regs_inst|s_banco_regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\);

-- Location: FF_X21_Y17_N15
\Datapath_inst|Regs_inst|s_banco_regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\);

-- Location: LCCOMB_X21_Y17_N14
\Datapath_inst|Regs_inst|oREGA[24]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~173_combout\ = (\Datapath_inst|Regs_inst|oREGA[24]~172_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[24]~172_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[24]~172_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[24]~173_combout\);

-- Location: LCCOMB_X21_Y13_N18
\Datapath_inst|Regs_inst|oREGA[24]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~174_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[24]~171_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[24]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[24]~171_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[24]~173_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~174_combout\);

-- Location: LCCOMB_X21_Y13_N28
\Datapath_inst|Regs_inst|oREGA[24]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~177_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[24]~174_combout\ & (\Datapath_inst|Regs_inst|oREGA[24]~176_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[24]~174_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[24]~169_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[24]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[24]~176_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[24]~169_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[24]~174_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~177_combout\);

-- Location: LCCOMB_X32_Y15_N22
\Datapath_inst|Regs_inst|oREGA[24]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[24]~188_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[24]~177_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[24]~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[24]~187_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[24]~177_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[24]~188_combout\);

-- Location: FF_X32_Y15_N23
\Datapath_inst|A_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[24]~188_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(24));

-- Location: LCCOMB_X31_Y15_N28
\Datapath_inst|s_alu_a[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[24]~8_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(24)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(24),
	datab => \Datapath_inst|A_reg|reg_out\(24),
	datac => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[24]~8_combout\);

-- Location: LCCOMB_X29_Y13_N30
\Datapath_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux7~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|B_reg|reg_out\(24),
	datad => \Datapath_inst|Mux0~1_combout\,
	combout => \Datapath_inst|Mux7~0_combout\);

-- Location: LCCOMB_X32_Y12_N18
\Datapath_inst|ALU_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux7~0_combout\ = (\Datapath_inst|s_alu_a[24]~8_combout\ & ((\Datapath_inst|Mux7~0_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|s_alu_a[24]~8_combout\ & 
-- (\Datapath_inst|Mux7~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[24]~8_combout\,
	datab => \Datapath_inst|Mux7~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux7~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\Datapath_inst|ALU_inst|Add0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~119_combout\ = \Datapath_inst|Mux7~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux7~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~119_combout\);

-- Location: LCCOMB_X31_Y15_N2
\Datapath_inst|ALU_inst|Add0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~97_combout\ = (\Datapath_inst|ALU_inst|Add0~119_combout\ & ((\Datapath_inst|s_alu_a[24]~8_combout\ & (\Datapath_inst|ALU_inst|Add0~96\ & VCC)) # (!\Datapath_inst|s_alu_a[24]~8_combout\ & (!\Datapath_inst|ALU_inst|Add0~96\)))) 
-- # (!\Datapath_inst|ALU_inst|Add0~119_combout\ & ((\Datapath_inst|s_alu_a[24]~8_combout\ & (!\Datapath_inst|ALU_inst|Add0~96\)) # (!\Datapath_inst|s_alu_a[24]~8_combout\ & ((\Datapath_inst|ALU_inst|Add0~96\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~98\ = CARRY((\Datapath_inst|ALU_inst|Add0~119_combout\ & (!\Datapath_inst|s_alu_a[24]~8_combout\ & !\Datapath_inst|ALU_inst|Add0~96\)) # (!\Datapath_inst|ALU_inst|Add0~119_combout\ & ((!\Datapath_inst|ALU_inst|Add0~96\) # 
-- (!\Datapath_inst|s_alu_a[24]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~119_combout\,
	datab => \Datapath_inst|s_alu_a[24]~8_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~96\,
	combout => \Datapath_inst|ALU_inst|Add0~97_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~98\);

-- Location: LCCOMB_X31_Y15_N18
\Datapath_inst|ALU_inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux7~1_combout\ = (\Datapath_inst|ALU_inst|Mux7~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~97_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux7~0_combout\ & (\Datapath_inst|ALU_inst|Add0~97_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux7~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~97_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux7~1_combout\);

-- Location: FF_X31_Y15_N19
\Datapath_inst|ALUOut_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux7~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(24));

-- Location: LCCOMB_X21_Y10_N6
\Datapath_inst|s_write_data_reg[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[24]~8_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(24),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24),
	combout => \Datapath_inst|s_write_data_reg[24]~8_combout\);

-- Location: FF_X13_Y13_N7
\Datapath_inst|Regs_inst|s_banco_regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[24]~8_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\);

-- Location: LCCOMB_X13_Y13_N12
\Datapath_inst|Regs_inst|oREGB[24]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~175_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~175_combout\);

-- Location: LCCOMB_X12_Y13_N20
\Datapath_inst|Regs_inst|oREGB[24]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~176_combout\ = (\Datapath_inst|Regs_inst|oREGB[24]~175_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[24]~175_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][24]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[24]~175_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~176_combout\);

-- Location: LCCOMB_X14_Y13_N26
\Datapath_inst|Regs_inst|oREGB[24]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~168_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~168_combout\);

-- Location: LCCOMB_X13_Y10_N4
\Datapath_inst|Regs_inst|oREGB[24]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~169_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[24]~168_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[24]~168_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[24]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][24]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~168_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~169_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Datapath_inst|Regs_inst|oREGB[24]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~170_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~170_combout\);

-- Location: LCCOMB_X21_Y16_N28
\Datapath_inst|Regs_inst|oREGB[24]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~171_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[24]~170_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[24]~170_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[24]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][24]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~170_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~171_combout\);

-- Location: LCCOMB_X23_Y16_N26
\Datapath_inst|Regs_inst|oREGB[24]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~172_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~172_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Datapath_inst|Regs_inst|oREGB[24]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~173_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[24]~172_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[24]~172_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[24]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][24]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~172_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~173_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Datapath_inst|Regs_inst|oREGB[24]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~174_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[24]~171_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[24]~173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[24]~171_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~173_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~174_combout\);

-- Location: LCCOMB_X13_Y10_N26
\Datapath_inst|Regs_inst|oREGB[24]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~177_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[24]~174_combout\ & (\Datapath_inst|Regs_inst|oREGB[24]~176_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[24]~174_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[24]~169_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[24]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[24]~176_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[24]~169_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~174_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~177_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Datapath_inst|Regs_inst|oREGB[24]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~185_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~185_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Datapath_inst|Regs_inst|oREGB[24]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~186_combout\ = (\Datapath_inst|Regs_inst|oREGB[24]~185_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[24]~185_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][24]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[24]~185_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~186_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Datapath_inst|Regs_inst|oREGB[24]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~178_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~178_combout\);

-- Location: LCCOMB_X18_Y7_N26
\Datapath_inst|Regs_inst|oREGB[24]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~179_combout\ = (\Datapath_inst|Regs_inst|oREGB[24]~178_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\) # (!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[24]~178_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\ & ((\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[24]~178_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~179_combout\);

-- Location: LCCOMB_X19_Y7_N16
\Datapath_inst|Regs_inst|oREGB[24]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~180_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][24]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][24]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~180_combout\);

-- Location: LCCOMB_X21_Y7_N22
\Datapath_inst|Regs_inst|oREGB[24]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~181_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[24]~180_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[24]~180_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[24]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][24]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][24]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~180_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~181_combout\);

-- Location: LCCOMB_X19_Y8_N30
\Datapath_inst|Regs_inst|oREGB[24]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~182_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][24]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][24]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~182_combout\);

-- Location: LCCOMB_X19_Y7_N18
\Datapath_inst|Regs_inst|oREGB[24]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~183_combout\ = (\Datapath_inst|Regs_inst|oREGB[24]~182_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][24]~q\,
	datac => \Datapath_inst|Regs_inst|oREGB[24]~182_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[24]~183_combout\);

-- Location: LCCOMB_X19_Y7_N28
\Datapath_inst|Regs_inst|oREGB[24]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~184_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|oREGB[24]~181_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[24]~183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[24]~181_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~183_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~184_combout\);

-- Location: LCCOMB_X19_Y7_N22
\Datapath_inst|Regs_inst|oREGB[24]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~187_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[24]~184_combout\ & (\Datapath_inst|Regs_inst|oREGB[24]~186_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[24]~184_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[24]~179_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[24]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[24]~186_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[24]~179_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~184_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~187_combout\);

-- Location: LCCOMB_X28_Y10_N0
\Datapath_inst|Regs_inst|oREGB[24]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[24]~188_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[24]~177_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[24]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[24]~177_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[24]~187_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[24]~188_combout\);

-- Location: FF_X28_Y10_N1
\Datapath_inst|B_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[24]~188_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(24));

-- Location: M9K_X27_Y10_N0
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004FE03330002802330200266030281404029540C0A028180C0F380180C0500800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de1_text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	portare => VCC,
	clk0 => \s_clock_cpu~clkctrl_outclk\,
	portadatain => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N8
\Datapath_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux6~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|B_reg|reg_out\(25),
	datad => \Datapath_inst|Mux0~1_combout\,
	combout => \Datapath_inst|Mux6~0_combout\);

-- Location: FF_X21_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\);

-- Location: FF_X22_Y13_N5
\Datapath_inst|Regs_inst|s_banco_regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\);

-- Location: FF_X22_Y13_N11
\Datapath_inst|Regs_inst|s_banco_regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\);

-- Location: FF_X22_Y17_N23
\Datapath_inst|Regs_inst|s_banco_regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\);

-- Location: LCCOMB_X22_Y13_N10
\Datapath_inst|Regs_inst|oREGA[25]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~147_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~147_combout\);

-- Location: LCCOMB_X22_Y13_N4
\Datapath_inst|Regs_inst|oREGA[25]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~148_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[25]~147_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[25]~147_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[25]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~147_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~148_combout\);

-- Location: FF_X14_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\);

-- Location: FF_X13_Y13_N19
\Datapath_inst|Regs_inst|s_banco_regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\);

-- Location: FF_X14_Y13_N19
\Datapath_inst|Regs_inst|s_banco_regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\);

-- Location: FF_X13_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\);

-- Location: LCCOMB_X14_Y13_N18
\Datapath_inst|Regs_inst|oREGA[25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~149_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~149_combout\);

-- Location: LCCOMB_X13_Y13_N18
\Datapath_inst|Regs_inst|oREGA[25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~150_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[25]~149_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~149_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[25]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~149_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~150_combout\);

-- Location: LCCOMB_X23_Y17_N2
\Datapath_inst|Regs_inst|s_banco_regs[24][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][25]~feeder_combout\ = \Datapath_inst|s_write_data_reg[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][25]~feeder_combout\);

-- Location: FF_X23_Y17_N3
\Datapath_inst|Regs_inst|s_banco_regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][25]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\);

-- Location: FF_X21_Y17_N1
\Datapath_inst|Regs_inst|s_banco_regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\);

-- Location: FF_X22_Y17_N13
\Datapath_inst|Regs_inst|s_banco_regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\);

-- Location: FF_X21_Y17_N25
\Datapath_inst|Regs_inst|s_banco_regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\);

-- Location: LCCOMB_X21_Y17_N2
\Datapath_inst|Regs_inst|oREGA[25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~151_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~151_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Datapath_inst|Regs_inst|oREGA[25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~152_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[25]~151_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~151_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[25]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~151_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~152_combout\);

-- Location: LCCOMB_X22_Y13_N8
\Datapath_inst|Regs_inst|oREGA[25]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~153_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[25]~150_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[25]~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[25]~150_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~152_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~153_combout\);

-- Location: FF_X13_Y17_N15
\Datapath_inst|Regs_inst|s_banco_regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\);

-- Location: FF_X13_Y17_N21
\Datapath_inst|Regs_inst|s_banco_regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\);

-- Location: FF_X16_Y17_N17
\Datapath_inst|Regs_inst|s_banco_regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\);

-- Location: LCCOMB_X16_Y10_N18
\Datapath_inst|Regs_inst|s_banco_regs[27][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][25]~feeder_combout\ = \Datapath_inst|s_write_data_reg[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][25]~feeder_combout\);

-- Location: FF_X16_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][25]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\);

-- Location: LCCOMB_X16_Y17_N16
\Datapath_inst|Regs_inst|oREGA[25]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~154_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~154_combout\);

-- Location: LCCOMB_X13_Y17_N20
\Datapath_inst|Regs_inst|oREGA[25]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~155_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[25]~154_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~154_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[25]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~154_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~155_combout\);

-- Location: LCCOMB_X22_Y13_N30
\Datapath_inst|Regs_inst|oREGA[25]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~156_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[25]~153_combout\ & ((\Datapath_inst|Regs_inst|oREGA[25]~155_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~153_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[25]~148_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[25]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[25]~148_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[25]~153_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~155_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~156_combout\);

-- Location: FF_X19_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\);

-- Location: FF_X23_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\);

-- Location: FF_X22_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\);

-- Location: LCCOMB_X22_Y8_N16
\Datapath_inst|Regs_inst|oREGA[25]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~157_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\) # (\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~157_combout\);

-- Location: LCCOMB_X22_Y8_N26
\Datapath_inst|Regs_inst|oREGA[25]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~158_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[25]~157_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~157_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[25]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~157_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~158_combout\);

-- Location: FF_X16_Y9_N27
\Datapath_inst|Regs_inst|s_banco_regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\);

-- Location: FF_X16_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\);

-- Location: LCCOMB_X16_Y9_N8
\Datapath_inst|Regs_inst|oREGA[25]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~159_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~159_combout\);

-- Location: FF_X19_Y5_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\);

-- Location: FF_X19_Y5_N19
\Datapath_inst|Regs_inst|s_banco_regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\);

-- Location: LCCOMB_X19_Y5_N18
\Datapath_inst|Regs_inst|oREGA[25]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~160_combout\ = (\Datapath_inst|Regs_inst|oREGA[25]~159_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[25]~159_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[25]~159_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~160_combout\);

-- Location: LCCOMB_X24_Y8_N18
\Datapath_inst|Regs_inst|s_banco_regs~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~38_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(25),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25),
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~38_combout\);

-- Location: FF_X24_Y8_N19
\Datapath_inst|Regs_inst|s_banco_regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~38_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\);

-- Location: FF_X22_Y6_N19
\Datapath_inst|Regs_inst|s_banco_regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~38_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\);

-- Location: FF_X21_Y6_N21
\Datapath_inst|Regs_inst|s_banco_regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\);

-- Location: LCCOMB_X21_Y6_N20
\Datapath_inst|Regs_inst|oREGA[25]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~161_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~161_combout\);

-- Location: LCCOMB_X19_Y8_N12
\Datapath_inst|Regs_inst|oREGA[25]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~162_combout\ = (\Datapath_inst|Regs_inst|oREGA[25]~161_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[25]~161_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~162_combout\);

-- Location: LCCOMB_X19_Y8_N14
\Datapath_inst|Regs_inst|oREGA[25]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~163_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|oREGA[25]~160_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[25]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[25]~160_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~162_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~163_combout\);

-- Location: FF_X22_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\);

-- Location: FF_X22_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\);

-- Location: FF_X18_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\);

-- Location: FF_X18_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\);

-- Location: LCCOMB_X18_Y9_N14
\Datapath_inst|Regs_inst|oREGA[25]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~164_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[25]~164_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Datapath_inst|Regs_inst|oREGA[25]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~165_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[25]~164_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~164_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[25]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~164_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~165_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Datapath_inst|Regs_inst|oREGA[25]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~166_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[25]~163_combout\ & ((\Datapath_inst|Regs_inst|oREGA[25]~165_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[25]~163_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[25]~158_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[25]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[25]~158_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[25]~163_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~165_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~166_combout\);

-- Location: LCCOMB_X33_Y12_N20
\Datapath_inst|Regs_inst|oREGA[25]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[25]~167_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[25]~156_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[25]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[25]~156_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[25]~166_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[25]~167_combout\);

-- Location: FF_X33_Y12_N21
\Datapath_inst|A_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[25]~167_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(25));

-- Location: LCCOMB_X33_Y12_N30
\Datapath_inst|PC_reg|reg_out~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~27_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(25))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(25),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux6~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~27_combout\);

-- Location: FF_X33_Y12_N31
\Datapath_inst|PC_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~27_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(25));

-- Location: LCCOMB_X33_Y12_N18
\Datapath_inst|s_alu_a[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[25]~7_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(25))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(25),
	datac => \Datapath_inst|PC_reg|reg_out\(25),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[25]~7_combout\);

-- Location: LCCOMB_X32_Y12_N10
\Datapath_inst|ALU_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux6~0_combout\ = (\Datapath_inst|Mux6~0_combout\ & ((\Datapath_inst|s_alu_a[25]~7_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux6~0_combout\ & 
-- (\Datapath_inst|s_alu_a[25]~7_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux6~0_combout\,
	datab => \Datapath_inst|s_alu_a[25]~7_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux6~0_combout\);

-- Location: LCCOMB_X30_Y16_N30
\Datapath_inst|ALU_inst|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~120_combout\ = \Datapath_inst|Mux6~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux6~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~120_combout\);

-- Location: LCCOMB_X31_Y15_N4
\Datapath_inst|ALU_inst|Add0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~99_combout\ = ((\Datapath_inst|ALU_inst|Add0~120_combout\ $ (\Datapath_inst|s_alu_a[25]~7_combout\ $ (!\Datapath_inst|ALU_inst|Add0~98\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~100\ = CARRY((\Datapath_inst|ALU_inst|Add0~120_combout\ & ((\Datapath_inst|s_alu_a[25]~7_combout\) # (!\Datapath_inst|ALU_inst|Add0~98\))) # (!\Datapath_inst|ALU_inst|Add0~120_combout\ & (\Datapath_inst|s_alu_a[25]~7_combout\ 
-- & !\Datapath_inst|ALU_inst|Add0~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~120_combout\,
	datab => \Datapath_inst|s_alu_a[25]~7_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~98\,
	combout => \Datapath_inst|ALU_inst|Add0~99_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~100\);

-- Location: LCCOMB_X32_Y12_N20
\Datapath_inst|ALU_inst|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux6~1_combout\ = (\Datapath_inst|ALU_inst|Mux6~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~99_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux6~0_combout\ & (\Datapath_inst|ALU_inst|Add0~99_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux6~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~99_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux6~1_combout\);

-- Location: FF_X32_Y12_N21
\Datapath_inst|ALUOut_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux6~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(25));

-- Location: LCCOMB_X24_Y8_N14
\Datapath_inst|s_write_data_reg[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[25]~7_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(25),
	combout => \Datapath_inst|s_write_data_reg[25]~7_combout\);

-- Location: FF_X22_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[25]~7_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\);

-- Location: LCCOMB_X22_Y6_N16
\Datapath_inst|Regs_inst|oREGB[25]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~157_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~157_combout\);

-- Location: LCCOMB_X22_Y6_N18
\Datapath_inst|Regs_inst|oREGB[25]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~158_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[25]~157_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[25]~157_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[25]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~157_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~158_combout\);

-- Location: LCCOMB_X19_Y5_N28
\Datapath_inst|Regs_inst|oREGB[25]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~164_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~164_combout\);

-- Location: LCCOMB_X18_Y9_N4
\Datapath_inst|Regs_inst|oREGB[25]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~165_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[25]~164_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[25]~164_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[25]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~164_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~165_combout\);

-- Location: LCCOMB_X19_Y8_N18
\Datapath_inst|Regs_inst|oREGB[25]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~161_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~161_combout\);

-- Location: LCCOMB_X23_Y8_N26
\Datapath_inst|Regs_inst|oREGB[25]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~162_combout\ = (\Datapath_inst|Regs_inst|oREGB[25]~161_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~161_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~162_combout\);

-- Location: LCCOMB_X16_Y9_N26
\Datapath_inst|Regs_inst|oREGB[25]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~159_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[10][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~159_combout\);

-- Location: LCCOMB_X22_Y9_N8
\Datapath_inst|Regs_inst|oREGB[25]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~160_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[25]~159_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[25]~159_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[25]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][25]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~159_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~160_combout\);

-- Location: LCCOMB_X22_Y6_N20
\Datapath_inst|Regs_inst|oREGB[25]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~163_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|oREGB[25]~160_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[25]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[25]~162_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[25]~160_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~163_combout\);

-- Location: LCCOMB_X22_Y6_N26
\Datapath_inst|Regs_inst|oREGB[25]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~166_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[25]~163_combout\ & ((\Datapath_inst|Regs_inst|oREGB[25]~165_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[25]~163_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[25]~158_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[25]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[25]~158_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[25]~165_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~163_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~166_combout\);

-- Location: LCCOMB_X14_Y14_N28
\Datapath_inst|Regs_inst|oREGB[25]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~147_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23)) # (\Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\ & (!\Datapath_inst|IR_reg|reg_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[18][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~147_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Datapath_inst|Regs_inst|oREGB[25]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~148_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[25]~147_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[25]~147_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[25]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[25]~147_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~148_combout\);

-- Location: LCCOMB_X21_Y17_N24
\Datapath_inst|Regs_inst|oREGB[25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~149_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~149_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Datapath_inst|Regs_inst|oREGB[25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~150_combout\ = (\Datapath_inst|Regs_inst|oREGB[25]~149_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[25]~149_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[25]~149_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~150_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Datapath_inst|Regs_inst|oREGB[25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~151_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][25]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~151_combout\);

-- Location: LCCOMB_X22_Y17_N22
\Datapath_inst|Regs_inst|oREGB[25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~152_combout\ = (\Datapath_inst|Regs_inst|oREGB[25]~151_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[25]~151_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[25]~151_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][25]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][25]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[25]~152_combout\);

-- Location: LCCOMB_X21_Y13_N4
\Datapath_inst|Regs_inst|oREGB[25]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~153_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[25]~150_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[25]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[25]~150_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~152_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~153_combout\);

-- Location: LCCOMB_X13_Y13_N28
\Datapath_inst|Regs_inst|oREGB[25]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~154_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~154_combout\);

-- Location: LCCOMB_X13_Y17_N14
\Datapath_inst|Regs_inst|oREGB[25]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~155_combout\ = (\Datapath_inst|Regs_inst|oREGB[25]~154_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[25]~154_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[25]~154_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][25]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[31][25]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~155_combout\);

-- Location: LCCOMB_X14_Y13_N20
\Datapath_inst|Regs_inst|oREGB[25]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~156_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[25]~153_combout\ & ((\Datapath_inst|Regs_inst|oREGB[25]~155_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[25]~153_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[25]~148_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[25]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[25]~148_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[25]~153_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~155_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~156_combout\);

-- Location: LCCOMB_X26_Y13_N20
\Datapath_inst|Regs_inst|oREGB[25]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[25]~167_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[25]~156_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[25]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[25]~166_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[25]~156_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[25]~167_combout\);

-- Location: FF_X26_Y13_N21
\Datapath_inst|B_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[25]~167_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(25));

-- Location: LCCOMB_X28_Y8_N16
\Datapath_inst|Regs_inst|s_banco_regs~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~37_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(26),
	datab => \Reset~input_o\,
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~37_combout\);

-- Location: FF_X28_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~37_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\);

-- Location: LCCOMB_X21_Y8_N30
\Datapath_inst|Regs_inst|s_banco_regs[3][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][26]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~37_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][26]~feeder_combout\);

-- Location: FF_X21_Y8_N31
\Datapath_inst|Regs_inst|s_banco_regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][26]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\);

-- Location: FF_X21_Y8_N9
\Datapath_inst|Regs_inst|s_banco_regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\);

-- Location: LCCOMB_X21_Y8_N8
\Datapath_inst|Regs_inst|oREGA[26]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~140_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~140_combout\);

-- Location: LCCOMB_X21_Y8_N10
\Datapath_inst|Regs_inst|oREGA[26]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~141_combout\ = (\Datapath_inst|Regs_inst|oREGA[26]~140_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[26]~140_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~141_combout\);

-- Location: FF_X19_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\);

-- Location: FF_X22_Y8_N9
\Datapath_inst|Regs_inst|s_banco_regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\);

-- Location: FF_X23_Y8_N13
\Datapath_inst|Regs_inst|s_banco_regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\);

-- Location: FF_X23_Y8_N11
\Datapath_inst|Regs_inst|s_banco_regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\);

-- Location: LCCOMB_X23_Y8_N10
\Datapath_inst|Regs_inst|oREGA[26]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~138_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~138_combout\);

-- Location: LCCOMB_X22_Y8_N30
\Datapath_inst|Regs_inst|oREGA[26]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~139_combout\ = (\Datapath_inst|Regs_inst|oREGA[26]~138_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[26]~138_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[26]~138_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~139_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Datapath_inst|Regs_inst|oREGA[26]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~142_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|oREGA[26]~139_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[26]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[26]~141_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[26]~139_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~142_combout\);

-- Location: LCCOMB_X21_Y8_N18
\Datapath_inst|Regs_inst|oREGA[26]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~145_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[26]~142_combout\ & (\Datapath_inst|Regs_inst|oREGA[26]~144_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[26]~142_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[26]~137_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[26]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[26]~144_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[26]~137_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[26]~142_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~145_combout\);

-- Location: FF_X22_Y13_N27
\Datapath_inst|Regs_inst|s_banco_regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\);

-- Location: LCCOMB_X22_Y13_N20
\Datapath_inst|Regs_inst|s_banco_regs[21][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][26]~feeder_combout\ = \Datapath_inst|s_write_data_reg[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][26]~feeder_combout\);

-- Location: FF_X22_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][26]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\);

-- Location: LCCOMB_X22_Y13_N26
\Datapath_inst|Regs_inst|oREGA[26]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~126_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~126_combout\);

-- Location: FF_X21_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\);

-- Location: FF_X22_Y17_N29
\Datapath_inst|Regs_inst|s_banco_regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\);

-- Location: LCCOMB_X21_Y14_N26
\Datapath_inst|Regs_inst|oREGA[26]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~127_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[26]~126_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[26]~126_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[26]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[26]~126_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~127_combout\);

-- Location: FF_X13_Y14_N29
\Datapath_inst|Regs_inst|s_banco_regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\);

-- Location: LCCOMB_X12_Y14_N28
\Datapath_inst|Regs_inst|s_banco_regs[23][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][26]~feeder_combout\ = \Datapath_inst|s_write_data_reg[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][26]~feeder_combout\);

-- Location: FF_X12_Y14_N29
\Datapath_inst|Regs_inst|s_banco_regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][26]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\);

-- Location: FF_X17_Y15_N31
\Datapath_inst|Regs_inst|s_banco_regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\);

-- Location: LCCOMB_X17_Y15_N30
\Datapath_inst|Regs_inst|oREGA[26]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~133_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~133_combout\);

-- Location: FF_X17_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\);

-- Location: LCCOMB_X17_Y15_N28
\Datapath_inst|Regs_inst|oREGA[26]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~134_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[26]~133_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[26]~133_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[26]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[26]~133_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~134_combout\);

-- Location: FF_X12_Y14_N19
\Datapath_inst|Regs_inst|s_banco_regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\);

-- Location: FF_X13_Y14_N27
\Datapath_inst|Regs_inst|s_banco_regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\);

-- Location: FF_X14_Y14_N1
\Datapath_inst|Regs_inst|s_banco_regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\);

-- Location: FF_X14_Y14_N27
\Datapath_inst|Regs_inst|s_banco_regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\);

-- Location: LCCOMB_X14_Y14_N26
\Datapath_inst|Regs_inst|oREGA[26]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~128_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~128_combout\);

-- Location: LCCOMB_X13_Y14_N26
\Datapath_inst|Regs_inst|oREGA[26]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~129_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[26]~128_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[26]~128_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[26]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[26]~128_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~129_combout\);

-- Location: FF_X23_Y17_N17
\Datapath_inst|Regs_inst|s_banco_regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\);

-- Location: FF_X23_Y17_N23
\Datapath_inst|Regs_inst|s_banco_regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\);

-- Location: LCCOMB_X23_Y17_N22
\Datapath_inst|Regs_inst|oREGA[26]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~130_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~130_combout\);

-- Location: FF_X21_Y17_N5
\Datapath_inst|Regs_inst|s_banco_regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\);

-- Location: FF_X21_Y17_N7
\Datapath_inst|Regs_inst|s_banco_regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\);

-- Location: LCCOMB_X21_Y17_N6
\Datapath_inst|Regs_inst|oREGA[26]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~131_combout\ = (\Datapath_inst|Regs_inst|oREGA[26]~130_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[26]~130_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[26]~130_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[26]~131_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Datapath_inst|Regs_inst|oREGA[26]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~132_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[26]~129_combout\) # ((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|oREGA[26]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[26]~129_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[26]~131_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~132_combout\);

-- Location: LCCOMB_X21_Y14_N30
\Datapath_inst|Regs_inst|oREGA[26]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~135_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[26]~132_combout\ & ((\Datapath_inst|Regs_inst|oREGA[26]~134_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[26]~132_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[26]~127_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[26]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[26]~127_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[26]~134_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[26]~132_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~135_combout\);

-- Location: LCCOMB_X31_Y14_N2
\Datapath_inst|Regs_inst|oREGA[26]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[26]~146_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[26]~135_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[26]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[26]~145_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[26]~135_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[26]~146_combout\);

-- Location: FF_X31_Y14_N3
\Datapath_inst|A_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[26]~146_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(26));

-- Location: LCCOMB_X31_Y12_N30
\Datapath_inst|PC_reg|reg_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~28_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(26))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(26),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux5~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~28_combout\);

-- Location: FF_X31_Y12_N31
\Datapath_inst|PC_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~28_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(26));

-- Location: LCCOMB_X31_Y14_N0
\Datapath_inst|s_alu_a[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[26]~6_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(26))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(26),
	datab => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(26),
	combout => \Datapath_inst|s_alu_a[26]~6_combout\);

-- Location: LCCOMB_X31_Y15_N6
\Datapath_inst|ALU_inst|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~101_combout\ = (\Datapath_inst|ALU_inst|Add0~121_combout\ & ((\Datapath_inst|s_alu_a[26]~6_combout\ & (\Datapath_inst|ALU_inst|Add0~100\ & VCC)) # (!\Datapath_inst|s_alu_a[26]~6_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~100\)))) # (!\Datapath_inst|ALU_inst|Add0~121_combout\ & ((\Datapath_inst|s_alu_a[26]~6_combout\ & (!\Datapath_inst|ALU_inst|Add0~100\)) # (!\Datapath_inst|s_alu_a[26]~6_combout\ & ((\Datapath_inst|ALU_inst|Add0~100\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~102\ = CARRY((\Datapath_inst|ALU_inst|Add0~121_combout\ & (!\Datapath_inst|s_alu_a[26]~6_combout\ & !\Datapath_inst|ALU_inst|Add0~100\)) # (!\Datapath_inst|ALU_inst|Add0~121_combout\ & ((!\Datapath_inst|ALU_inst|Add0~100\) # 
-- (!\Datapath_inst|s_alu_a[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~121_combout\,
	datab => \Datapath_inst|s_alu_a[26]~6_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~100\,
	combout => \Datapath_inst|ALU_inst|Add0~101_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~102\);

-- Location: LCCOMB_X31_Y14_N4
\Datapath_inst|ALU_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux5~0_combout\ = (\Datapath_inst|s_alu_a[26]~6_combout\ & (((\Datapath_inst|Mux5~0_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|s_alu_a[26]~6_combout\ & 
-- (\Datapath_inst|Mux5~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|ALUOp[0]~1_combout\,
	datab => \Datapath_inst|s_alu_a[26]~6_combout\,
	datac => \Datapath_inst|Mux5~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y12_N2
\Datapath_inst|ALU_inst|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux5~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~101_combout\) # ((\Datapath_inst|ALU_inst|Mux5~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (((\Datapath_inst|ALU_inst|Mux5~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~101_combout\,
	datac => \Datapath_inst|ALU_inst|Mux5~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux5~1_combout\);

-- Location: FF_X31_Y12_N3
\Datapath_inst|ALUOut_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux5~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(26));

-- Location: LCCOMB_X26_Y8_N4
\Datapath_inst|s_write_data_reg[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[26]~6_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(26),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26),
	combout => \Datapath_inst|s_write_data_reg[26]~6_combout\);

-- Location: FF_X19_Y6_N25
\Datapath_inst|Regs_inst|s_banco_regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[26]~6_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\);

-- Location: LCCOMB_X19_Y6_N30
\Datapath_inst|Regs_inst|oREGB[26]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~136_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~136_combout\);

-- Location: LCCOMB_X22_Y5_N26
\Datapath_inst|Regs_inst|oREGB[26]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~137_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[26]~136_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[26]~136_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[26]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[26]~136_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~137_combout\);

-- Location: LCCOMB_X22_Y8_N14
\Datapath_inst|Regs_inst|oREGB[26]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~143_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22)) # ((\Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~143_combout\);

-- Location: LCCOMB_X23_Y5_N28
\Datapath_inst|Regs_inst|oREGB[26]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~144_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[26]~143_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[26]~143_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[26]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~143_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~144_combout\);

-- Location: LCCOMB_X19_Y8_N20
\Datapath_inst|Regs_inst|oREGB[26]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~140_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~140_combout\);

-- Location: LCCOMB_X23_Y8_N8
\Datapath_inst|Regs_inst|oREGB[26]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~141_combout\ = (\Datapath_inst|Regs_inst|oREGB[26]~140_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\ & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|IR_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|Regs_inst|oREGB[26]~140_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~141_combout\);

-- Location: LCCOMB_X23_Y8_N12
\Datapath_inst|Regs_inst|oREGB[26]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~138_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~138_combout\);

-- Location: LCCOMB_X22_Y8_N8
\Datapath_inst|Regs_inst|oREGB[26]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~139_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[26]~138_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[26]~138_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[26]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[26]~138_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~139_combout\);

-- Location: LCCOMB_X26_Y5_N28
\Datapath_inst|Regs_inst|oREGB[26]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~142_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|oREGB[26]~139_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[26]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[26]~141_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~139_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~142_combout\);

-- Location: LCCOMB_X26_Y5_N2
\Datapath_inst|Regs_inst|oREGB[26]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~145_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[26]~142_combout\ & ((\Datapath_inst|Regs_inst|oREGB[26]~144_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[26]~142_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[26]~137_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[26]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[26]~137_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[26]~144_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~142_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~145_combout\);

-- Location: LCCOMB_X14_Y14_N0
\Datapath_inst|Regs_inst|oREGB[26]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~126_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~126_combout\);

-- Location: LCCOMB_X17_Y15_N0
\Datapath_inst|Regs_inst|oREGB[26]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~127_combout\ = (\Datapath_inst|Regs_inst|oREGB[26]~126_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[26]~126_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[26]~126_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][26]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][26]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~127_combout\);

-- Location: LCCOMB_X12_Y14_N18
\Datapath_inst|Regs_inst|oREGB[26]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~133_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~133_combout\);

-- Location: LCCOMB_X13_Y14_N28
\Datapath_inst|Regs_inst|oREGB[26]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~134_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[26]~133_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[26]~133_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[26]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~133_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~134_combout\);

-- Location: LCCOMB_X23_Y17_N16
\Datapath_inst|Regs_inst|oREGB[26]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~130_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][26]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~130_combout\);

-- Location: LCCOMB_X22_Y17_N28
\Datapath_inst|Regs_inst|oREGB[26]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~131_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[26]~130_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[26]~130_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[26]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~130_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~131_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Datapath_inst|Regs_inst|oREGB[26]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~128_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][26]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~128_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Datapath_inst|Regs_inst|oREGB[26]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~129_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[26]~128_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[26]~128_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[26]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][26]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][26]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~128_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~129_combout\);

-- Location: LCCOMB_X21_Y16_N20
\Datapath_inst|Regs_inst|oREGB[26]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~132_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[26]~129_combout\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[26]~131_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[26]~131_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[26]~129_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[26]~132_combout\);

-- Location: LCCOMB_X21_Y16_N18
\Datapath_inst|Regs_inst|oREGB[26]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~135_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[26]~132_combout\ & ((\Datapath_inst|Regs_inst|oREGB[26]~134_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[26]~132_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[26]~127_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[26]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[26]~127_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[26]~134_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~132_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~135_combout\);

-- Location: LCCOMB_X29_Y13_N12
\Datapath_inst|Regs_inst|oREGB[26]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[26]~146_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[26]~135_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[26]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[26]~145_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[26]~135_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[26]~146_combout\);

-- Location: FF_X29_Y13_N13
\Datapath_inst|B_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[26]~146_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(26));

-- Location: LCCOMB_X29_Y13_N14
\Datapath_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux5~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux0~1_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|B_reg|reg_out\(26),
	datad => \Datapath_inst|Mux0~1_combout\,
	combout => \Datapath_inst|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\Datapath_inst|ALU_inst|Add0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~121_combout\ = \Datapath_inst|Mux5~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux5~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~121_combout\);

-- Location: LCCOMB_X31_Y15_N8
\Datapath_inst|ALU_inst|Add0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~103_combout\ = ((\Datapath_inst|s_alu_a[27]~5_combout\ $ (\Datapath_inst|ALU_inst|Add0~122_combout\ $ (!\Datapath_inst|ALU_inst|Add0~102\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~104\ = CARRY((\Datapath_inst|s_alu_a[27]~5_combout\ & ((\Datapath_inst|ALU_inst|Add0~122_combout\) # (!\Datapath_inst|ALU_inst|Add0~102\))) # (!\Datapath_inst|s_alu_a[27]~5_combout\ & (\Datapath_inst|ALU_inst|Add0~122_combout\ 
-- & !\Datapath_inst|ALU_inst|Add0~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[27]~5_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~122_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~102\,
	combout => \Datapath_inst|ALU_inst|Add0~103_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~104\);

-- Location: LCCOMB_X31_Y15_N10
\Datapath_inst|ALU_inst|Add0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~105_combout\ = (\Datapath_inst|ALU_inst|Add0~123_combout\ & ((\Datapath_inst|s_alu_a[28]~4_combout\ & (\Datapath_inst|ALU_inst|Add0~104\ & VCC)) # (!\Datapath_inst|s_alu_a[28]~4_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~104\)))) # (!\Datapath_inst|ALU_inst|Add0~123_combout\ & ((\Datapath_inst|s_alu_a[28]~4_combout\ & (!\Datapath_inst|ALU_inst|Add0~104\)) # (!\Datapath_inst|s_alu_a[28]~4_combout\ & ((\Datapath_inst|ALU_inst|Add0~104\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~106\ = CARRY((\Datapath_inst|ALU_inst|Add0~123_combout\ & (!\Datapath_inst|s_alu_a[28]~4_combout\ & !\Datapath_inst|ALU_inst|Add0~104\)) # (!\Datapath_inst|ALU_inst|Add0~123_combout\ & ((!\Datapath_inst|ALU_inst|Add0~104\) # 
-- (!\Datapath_inst|s_alu_a[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~123_combout\,
	datab => \Datapath_inst|s_alu_a[28]~4_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~104\,
	combout => \Datapath_inst|ALU_inst|Add0~105_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~106\);

-- Location: LCCOMB_X31_Y15_N12
\Datapath_inst|ALU_inst|Add0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~107_combout\ = ((\Datapath_inst|ALU_inst|Add0~124_combout\ $ (\Datapath_inst|s_alu_a[29]~3_combout\ $ (!\Datapath_inst|ALU_inst|Add0~106\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~108\ = CARRY((\Datapath_inst|ALU_inst|Add0~124_combout\ & ((\Datapath_inst|s_alu_a[29]~3_combout\) # (!\Datapath_inst|ALU_inst|Add0~106\))) # (!\Datapath_inst|ALU_inst|Add0~124_combout\ & (\Datapath_inst|s_alu_a[29]~3_combout\ 
-- & !\Datapath_inst|ALU_inst|Add0~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~124_combout\,
	datab => \Datapath_inst|s_alu_a[29]~3_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~106\,
	combout => \Datapath_inst|ALU_inst|Add0~107_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~108\);

-- Location: LCCOMB_X31_Y15_N14
\Datapath_inst|ALU_inst|Add0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~109_combout\ = (\Datapath_inst|s_alu_a[30]~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~125_combout\ & (\Datapath_inst|ALU_inst|Add0~108\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~125_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~108\)))) # (!\Datapath_inst|s_alu_a[30]~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~125_combout\ & (!\Datapath_inst|ALU_inst|Add0~108\)) # (!\Datapath_inst|ALU_inst|Add0~125_combout\ & ((\Datapath_inst|ALU_inst|Add0~108\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~110\ = CARRY((\Datapath_inst|s_alu_a[30]~2_combout\ & (!\Datapath_inst|ALU_inst|Add0~125_combout\ & !\Datapath_inst|ALU_inst|Add0~108\)) # (!\Datapath_inst|s_alu_a[30]~2_combout\ & ((!\Datapath_inst|ALU_inst|Add0~108\) # 
-- (!\Datapath_inst|ALU_inst|Add0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[30]~2_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~125_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~108\,
	combout => \Datapath_inst|ALU_inst|Add0~109_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~110\);

-- Location: LCCOMB_X30_Y15_N28
\Datapath_inst|ALU_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux1~0_combout\ = (\Datapath_inst|Mux1~0_combout\ & (((\Datapath_inst|s_alu_a[30]~2_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|Mux1~0_combout\ & 
-- (\Datapath_inst|s_alu_a[30]~2_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux1~0_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|s_alu_a[30]~2_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y15_N18
\Datapath_inst|ALU_inst|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux1~1_combout\ = (\Datapath_inst|ALU_inst|Add0~109_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux1~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~109_combout\ & (\Datapath_inst|ALU_inst|Mux1~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~109_combout\,
	datab => \Datapath_inst|ALU_inst|Mux1~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux1~1_combout\);

-- Location: FF_X30_Y15_N19
\Datapath_inst|ALUOut_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux1~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(30));

-- Location: LCCOMB_X21_Y10_N28
\Datapath_inst|s_write_data_reg[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[30]~2_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(30),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30),
	combout => \Datapath_inst|s_write_data_reg[30]~2_combout\);

-- Location: FF_X22_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[30]~2_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\);

-- Location: LCCOMB_X18_Y14_N20
\Datapath_inst|Regs_inst|oREGB[30]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~44_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~44_combout\);

-- Location: LCCOMB_X18_Y14_N14
\Datapath_inst|Regs_inst|oREGB[30]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~45_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[30]~44_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~44_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[30]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~44_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~45_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Datapath_inst|Regs_inst|oREGB[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~46_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][30]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~46_combout\);

-- Location: LCCOMB_X22_Y17_N18
\Datapath_inst|Regs_inst|oREGB[30]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~47_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[30]~46_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~46_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~46_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~47_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Datapath_inst|Regs_inst|oREGB[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~48_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[30]~45_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[30]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[30]~45_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~47_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~48_combout\);

-- Location: LCCOMB_X14_Y14_N14
\Datapath_inst|Regs_inst|oREGB[30]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~42_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~42_combout\);

-- Location: LCCOMB_X13_Y12_N16
\Datapath_inst|Regs_inst|oREGB[30]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~43_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[30]~42_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~42_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[30]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~42_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~43_combout\);

-- Location: LCCOMB_X12_Y14_N20
\Datapath_inst|Regs_inst|oREGB[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~49_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~49_combout\);

-- Location: LCCOMB_X13_Y14_N24
\Datapath_inst|Regs_inst|oREGB[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~50_combout\ = (\Datapath_inst|Regs_inst|oREGB[30]~49_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[30]~49_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][30]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[30]~49_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~50_combout\);

-- Location: LCCOMB_X14_Y14_N18
\Datapath_inst|Regs_inst|oREGB[30]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~51_combout\ = (\Datapath_inst|Regs_inst|oREGB[30]~48_combout\ & (((\Datapath_inst|Regs_inst|oREGB[30]~50_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(21)))) # (!\Datapath_inst|Regs_inst|oREGB[30]~48_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[30]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[30]~48_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[30]~43_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~50_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~51_combout\);

-- Location: LCCOMB_X22_Y6_N0
\Datapath_inst|Regs_inst|oREGB[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~54_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~54_combout\);

-- Location: LCCOMB_X21_Y7_N2
\Datapath_inst|Regs_inst|oREGB[30]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~55_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[30]~54_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~54_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[30]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~54_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~55_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Datapath_inst|Regs_inst|oREGB[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~56_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][30]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][30]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~56_combout\);

-- Location: LCCOMB_X19_Y10_N6
\Datapath_inst|Regs_inst|oREGB[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~57_combout\ = (\Datapath_inst|Regs_inst|oREGB[30]~56_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~56_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~57_combout\);

-- Location: LCCOMB_X22_Y6_N4
\Datapath_inst|Regs_inst|oREGB[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~58_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[30]~55_combout\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Regs_inst|oREGB[30]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[30]~55_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[30]~57_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~58_combout\);

-- Location: LCCOMB_X19_Y6_N2
\Datapath_inst|Regs_inst|oREGB[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~52_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][30]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][30]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~52_combout\);

-- Location: LCCOMB_X22_Y5_N28
\Datapath_inst|Regs_inst|oREGB[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~53_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[30]~52_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~52_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[30]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][30]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~52_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~53_combout\);

-- Location: LCCOMB_X21_Y7_N16
\Datapath_inst|Regs_inst|oREGB[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~59_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~59_combout\);

-- Location: LCCOMB_X23_Y5_N0
\Datapath_inst|Regs_inst|oREGB[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~60_combout\ = (\Datapath_inst|Regs_inst|oREGB[30]~59_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[30]~59_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[30]~59_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][30]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][30]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[30]~60_combout\);

-- Location: LCCOMB_X22_Y6_N22
\Datapath_inst|Regs_inst|oREGB[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~61_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[30]~58_combout\ & ((\Datapath_inst|Regs_inst|oREGB[30]~60_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[30]~58_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[30]~53_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[30]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[30]~58_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[30]~53_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~60_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~61_combout\);

-- Location: LCCOMB_X28_Y10_N8
\Datapath_inst|Regs_inst|oREGB[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[30]~62_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[30]~51_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[30]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[30]~51_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[30]~61_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[30]~62_combout\);

-- Location: FF_X28_Y10_N9
\Datapath_inst|B_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[30]~62_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(30));

-- Location: FF_X19_Y13_N27
\Datapath_inst|Regs_inst|s_banco_regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\);

-- Location: FF_X19_Y14_N19
\Datapath_inst|Regs_inst|s_banco_regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\);

-- Location: FF_X19_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\);

-- Location: FF_X23_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\);

-- Location: LCCOMB_X19_Y14_N10
\Datapath_inst|Regs_inst|oREGA[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~21_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17)) # (\Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\ & (!\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~21_combout\);

-- Location: LCCOMB_X19_Y14_N18
\Datapath_inst|Regs_inst|oREGA[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~22_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[31]~21_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[31]~21_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~21_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~22_combout\);

-- Location: FF_X12_Y13_N1
\Datapath_inst|Regs_inst|s_banco_regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\);

-- Location: FF_X12_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\);

-- Location: FF_X16_Y17_N5
\Datapath_inst|Regs_inst|s_banco_regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\);

-- Location: LCCOMB_X16_Y10_N24
\Datapath_inst|Regs_inst|s_banco_regs[27][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][31]~feeder_combout\ = \Datapath_inst|s_write_data_reg[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][31]~feeder_combout\);

-- Location: FF_X16_Y10_N25
\Datapath_inst|Regs_inst|s_banco_regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][31]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\);

-- Location: LCCOMB_X16_Y17_N4
\Datapath_inst|Regs_inst|oREGA[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~28_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~28_combout\);

-- Location: LCCOMB_X12_Y14_N4
\Datapath_inst|Regs_inst|oREGA[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~29_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[31]~28_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[31]~28_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~28_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~29_combout\);

-- Location: FF_X16_Y17_N23
\Datapath_inst|Regs_inst|s_banco_regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\);

-- Location: FF_X12_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\);

-- Location: FF_X14_Y14_N13
\Datapath_inst|Regs_inst|s_banco_regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\);

-- Location: LCCOMB_X14_Y14_N12
\Datapath_inst|Regs_inst|oREGA[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~23_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~23_combout\);

-- Location: LCCOMB_X13_Y14_N20
\Datapath_inst|Regs_inst|oREGA[31]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~24_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[31]~23_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[31]~23_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[31]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~23_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~24_combout\);

-- Location: LCCOMB_X23_Y17_N28
\Datapath_inst|Regs_inst|s_banco_regs[24][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][31]~feeder_combout\ = \Datapath_inst|s_write_data_reg[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][31]~feeder_combout\);

-- Location: FF_X23_Y17_N29
\Datapath_inst|Regs_inst|s_banco_regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][31]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\);

-- Location: FF_X22_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\);

-- Location: FF_X19_Y13_N17
\Datapath_inst|Regs_inst|s_banco_regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\);

-- Location: FF_X22_Y17_N5
\Datapath_inst|Regs_inst|s_banco_regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\);

-- Location: LCCOMB_X22_Y17_N4
\Datapath_inst|Regs_inst|oREGA[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~25_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~25_combout\);

-- Location: LCCOMB_X22_Y14_N22
\Datapath_inst|Regs_inst|oREGA[31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~26_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[31]~25_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[31]~25_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~25_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~26_combout\);

-- Location: LCCOMB_X19_Y14_N12
\Datapath_inst|Regs_inst|oREGA[31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~27_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[31]~24_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[31]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[31]~24_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~26_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~27_combout\);

-- Location: LCCOMB_X19_Y14_N14
\Datapath_inst|Regs_inst|oREGA[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~30_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[31]~27_combout\ & ((\Datapath_inst|Regs_inst|oREGA[31]~29_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[31]~27_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[31]~22_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[31]~22_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[31]~29_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~27_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~30_combout\);

-- Location: FF_X19_Y8_N1
\Datapath_inst|Regs_inst|s_banco_regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\);

-- Location: FF_X19_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\);

-- Location: FF_X21_Y9_N29
\Datapath_inst|Regs_inst|s_banco_regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\);

-- Location: LCCOMB_X21_Y9_N28
\Datapath_inst|Regs_inst|oREGA[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~31_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~31_combout\);

-- Location: FF_X22_Y8_N5
\Datapath_inst|Regs_inst|s_banco_regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\);

-- Location: LCCOMB_X22_Y8_N4
\Datapath_inst|Regs_inst|oREGA[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~32_combout\ = (\Datapath_inst|Regs_inst|oREGA[31]~31_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[31]~31_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[31]~31_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~32_combout\);

-- Location: FF_X17_Y8_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\);

-- Location: FF_X18_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\);

-- Location: FF_X19_Y6_N15
\Datapath_inst|Regs_inst|s_banco_regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\);

-- Location: FF_X19_Y6_N29
\Datapath_inst|Regs_inst|s_banco_regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\);

-- Location: LCCOMB_X19_Y6_N14
\Datapath_inst|Regs_inst|oREGA[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~33_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~33_combout\);

-- Location: LCCOMB_X18_Y8_N16
\Datapath_inst|Regs_inst|oREGA[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~34_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[31]~33_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[31]~33_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[31]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~33_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~34_combout\);

-- Location: LCCOMB_X24_Y8_N24
\Datapath_inst|Regs_inst|s_banco_regs~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~32_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(31),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~32_combout\);

-- Location: FF_X21_Y8_N13
\Datapath_inst|Regs_inst|s_banco_regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~32_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\);

-- Location: FF_X21_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\);

-- Location: LCCOMB_X21_Y8_N26
\Datapath_inst|Regs_inst|oREGA[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~35_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~35_combout\);

-- Location: FF_X24_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~32_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\);

-- Location: LCCOMB_X24_Y8_N26
\Datapath_inst|Regs_inst|oREGA[31]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~36_combout\ = (\Datapath_inst|Regs_inst|oREGA[31]~35_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[31]~35_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~36_combout\);

-- Location: LCCOMB_X23_Y12_N8
\Datapath_inst|Regs_inst|oREGA[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~37_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[31]~34_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[31]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[31]~34_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~36_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~37_combout\);

-- Location: FF_X22_Y5_N17
\Datapath_inst|Regs_inst|s_banco_regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\);

-- Location: FF_X24_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\);

-- Location: FF_X23_Y5_N31
\Datapath_inst|Regs_inst|s_banco_regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\);

-- Location: FF_X23_Y5_N13
\Datapath_inst|Regs_inst|s_banco_regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\);

-- Location: LCCOMB_X23_Y5_N30
\Datapath_inst|Regs_inst|oREGA[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~38_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~38_combout\);

-- Location: LCCOMB_X23_Y5_N22
\Datapath_inst|Regs_inst|oREGA[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~39_combout\ = (\Datapath_inst|Regs_inst|oREGA[31]~38_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[31]~38_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[31]~38_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[31]~39_combout\);

-- Location: LCCOMB_X23_Y12_N18
\Datapath_inst|Regs_inst|oREGA[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~40_combout\ = (\Datapath_inst|Regs_inst|oREGA[31]~37_combout\ & (((\Datapath_inst|Regs_inst|oREGA[31]~39_combout\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[31]~37_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[31]~32_combout\ & (\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[31]~32_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[31]~37_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[31]~39_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~40_combout\);

-- Location: LCCOMB_X23_Y12_N28
\Datapath_inst|Regs_inst|oREGA[31]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[31]~41_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[31]~30_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- \Datapath_inst|Regs_inst|oREGA[31]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[31]~30_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[31]~40_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[31]~41_combout\);

-- Location: FF_X23_Y12_N29
\Datapath_inst|A_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[31]~41_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(31));

-- Location: LCCOMB_X30_Y14_N22
\Datapath_inst|PC_reg|reg_out~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~33_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(31))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(31),
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux0~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~33_combout\);

-- Location: FF_X30_Y14_N23
\Datapath_inst|PC_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~33_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(31));

-- Location: LCCOMB_X23_Y12_N6
\Datapath_inst|s_alu_a[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[31]~1_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(31))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(31),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(31),
	combout => \Datapath_inst|s_alu_a[31]~1_combout\);

-- Location: LCCOMB_X29_Y13_N16
\Datapath_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux0~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|Mux0~1_combout\)) # (!\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|B_reg|reg_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(31),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux0~2_combout\);

-- Location: LCCOMB_X30_Y16_N14
\Datapath_inst|ALU_inst|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~126_combout\ = \Datapath_inst|Mux0~2_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux0~2_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~126_combout\);

-- Location: LCCOMB_X31_Y15_N16
\Datapath_inst|ALU_inst|Add0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~111_combout\ = \Datapath_inst|s_alu_a[31]~1_combout\ $ (\Datapath_inst|ALU_inst|Add0~110\ $ (!\Datapath_inst|ALU_inst|Add0~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[31]~1_combout\,
	datad => \Datapath_inst|ALU_inst|Add0~126_combout\,
	cin => \Datapath_inst|ALU_inst|Add0~110\,
	combout => \Datapath_inst|ALU_inst|Add0~111_combout\);

-- Location: LCCOMB_X30_Y16_N24
\Datapath_inst|ALU_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux0~0_combout\ = (\Datapath_inst|Mux0~2_combout\ & (((\Datapath_inst|s_alu_a[31]~1_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|Mux0~2_combout\ & 
-- (\Datapath_inst|s_alu_a[31]~1_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~2_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|s_alu_a[31]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y14_N10
\Datapath_inst|ALU_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux0~1_combout\ = (\Datapath_inst|ALU_inst|Add0~111_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux0~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~111_combout\ & (\Datapath_inst|ALU_inst|Mux0~0_combout\ & (\Datapath_inst|ALU_inst|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~111_combout\,
	datab => \Datapath_inst|ALU_inst|Mux0~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux0~1_combout\);

-- Location: FF_X30_Y14_N11
\Datapath_inst|ALUOut_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux0~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(31));

-- Location: LCCOMB_X24_Y8_N20
\Datapath_inst|s_write_data_reg[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[31]~1_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(31),
	combout => \Datapath_inst|s_write_data_reg[31]~1_combout\);

-- Location: FF_X13_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[31]~1_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\);

-- Location: LCCOMB_X12_Y14_N30
\Datapath_inst|Regs_inst|oREGB[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~28_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~28_combout\);

-- Location: LCCOMB_X12_Y13_N0
\Datapath_inst|Regs_inst|oREGB[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~29_combout\ = (\Datapath_inst|Regs_inst|oREGB[31]~28_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[31]~28_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[31]~28_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~29_combout\);

-- Location: LCCOMB_X16_Y17_N10
\Datapath_inst|Regs_inst|oREGB[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~21_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~21_combout\);

-- Location: LCCOMB_X16_Y17_N22
\Datapath_inst|Regs_inst|oREGB[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~22_combout\ = (\Datapath_inst|Regs_inst|oREGB[31]~21_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[31]~21_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[31]~21_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~22_combout\);

-- Location: LCCOMB_X19_Y13_N16
\Datapath_inst|Regs_inst|oREGB[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~23_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~23_combout\);

-- Location: LCCOMB_X19_Y13_N26
\Datapath_inst|Regs_inst|oREGB[31]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~24_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[31]~23_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[31]~23_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[31]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~23_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~24_combout\);

-- Location: LCCOMB_X19_Y14_N16
\Datapath_inst|Regs_inst|oREGB[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~25_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~25_combout\);

-- Location: LCCOMB_X23_Y14_N20
\Datapath_inst|Regs_inst|oREGB[31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~26_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[31]~25_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[31]~25_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~25_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~26_combout\);

-- Location: LCCOMB_X24_Y13_N24
\Datapath_inst|Regs_inst|oREGB[31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~27_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[31]~24_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[31]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[31]~24_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~26_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~27_combout\);

-- Location: LCCOMB_X24_Y13_N14
\Datapath_inst|Regs_inst|oREGB[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~30_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[31]~27_combout\ & (\Datapath_inst|Regs_inst|oREGB[31]~29_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[31]~27_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[31]~22_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[31]~29_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[31]~22_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~27_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~30_combout\);

-- Location: LCCOMB_X21_Y8_N16
\Datapath_inst|Regs_inst|oREGB[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~31_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~31_combout\);

-- Location: LCCOMB_X21_Y8_N12
\Datapath_inst|Regs_inst|oREGB[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~32_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[31]~31_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[31]~31_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][31]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~31_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~32_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Datapath_inst|Regs_inst|oREGB[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~35_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~35_combout\);

-- Location: LCCOMB_X19_Y9_N8
\Datapath_inst|Regs_inst|oREGB[31]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~36_combout\ = (\Datapath_inst|Regs_inst|oREGB[31]~35_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[31]~35_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~36_combout\);

-- Location: LCCOMB_X19_Y6_N28
\Datapath_inst|Regs_inst|oREGB[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~33_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][31]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[31]~33_combout\);

-- Location: LCCOMB_X22_Y5_N16
\Datapath_inst|Regs_inst|oREGB[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~34_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[31]~33_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[31]~33_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[31]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][31]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][31]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~33_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~34_combout\);

-- Location: LCCOMB_X22_Y5_N14
\Datapath_inst|Regs_inst|oREGB[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~37_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|oREGB[31]~34_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[31]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[31]~36_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~34_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~37_combout\);

-- Location: LCCOMB_X17_Y8_N28
\Datapath_inst|Regs_inst|oREGB[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~38_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~38_combout\);

-- Location: LCCOMB_X23_Y5_N12
\Datapath_inst|Regs_inst|oREGB[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~39_combout\ = (\Datapath_inst|Regs_inst|oREGB[31]~38_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[31]~38_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[31]~38_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][31]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][31]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~39_combout\);

-- Location: LCCOMB_X24_Y5_N6
\Datapath_inst|Regs_inst|oREGB[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~40_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[31]~37_combout\ & ((\Datapath_inst|Regs_inst|oREGB[31]~39_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[31]~37_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[31]~32_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[31]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[31]~32_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[31]~37_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[31]~39_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~40_combout\);

-- Location: LCCOMB_X29_Y13_N2
\Datapath_inst|Regs_inst|oREGB[31]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[31]~41_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[31]~30_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[31]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[31]~30_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(24),
	datad => \Datapath_inst|Regs_inst|oREGB[31]~40_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[31]~41_combout\);

-- Location: FF_X29_Y13_N3
\Datapath_inst|B_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[31]~41_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(31));

-- Location: M9K_X27_Y9_N0
\Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000208000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de1_text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	portare => VCC,
	clk0 => \s_clock_cpu~clkctrl_outclk\,
	portadatain => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y11_N6
\Datapath_inst|Regs_inst|s_banco_regs~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~34_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(29),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~34_combout\);

-- Location: LCCOMB_X21_Y11_N12
\Datapath_inst|Regs_inst|s_banco_regs[2][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[2][29]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~34_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[2][29]~feeder_combout\);

-- Location: FF_X21_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[2][29]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\);

-- Location: FF_X22_Y6_N31
\Datapath_inst|Regs_inst|s_banco_regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~34_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\);

-- Location: FF_X21_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\);

-- Location: LCCOMB_X21_Y6_N16
\Datapath_inst|Regs_inst|oREGA[29]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~77_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~77_combout\);

-- Location: LCCOMB_X23_Y13_N2
\Datapath_inst|Regs_inst|oREGA[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~78_combout\ = (\Datapath_inst|Regs_inst|oREGA[29]~77_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[29]~77_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~78_combout\);

-- Location: FF_X19_Y5_N13
\Datapath_inst|Regs_inst|s_banco_regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\);

-- Location: FF_X19_Y5_N11
\Datapath_inst|Regs_inst|s_banco_regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\);

-- Location: FF_X19_Y6_N23
\Datapath_inst|Regs_inst|s_banco_regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\);

-- Location: FF_X19_Y6_N9
\Datapath_inst|Regs_inst|s_banco_regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\);

-- Location: LCCOMB_X19_Y6_N8
\Datapath_inst|Regs_inst|oREGA[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~75_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~75_combout\);

-- Location: LCCOMB_X19_Y5_N10
\Datapath_inst|Regs_inst|oREGA[29]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~76_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[29]~75_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[29]~75_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[29]~75_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~76_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Datapath_inst|Regs_inst|oREGA[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~79_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17)) # (\Datapath_inst|Regs_inst|oREGA[29]~76_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[29]~78_combout\ & (!\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[29]~78_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[29]~76_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~79_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Datapath_inst|Regs_inst|oREGA[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~82_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[29]~79_combout\ & ((\Datapath_inst|Regs_inst|oREGA[29]~81_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[29]~79_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[29]~74_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[29]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[29]~74_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[29]~81_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[29]~79_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~82_combout\);

-- Location: FF_X13_Y17_N13
\Datapath_inst|Regs_inst|s_banco_regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\);

-- Location: FF_X14_Y17_N13
\Datapath_inst|Regs_inst|s_banco_regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\);

-- Location: FF_X16_Y17_N27
\Datapath_inst|Regs_inst|s_banco_regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\);

-- Location: LCCOMB_X16_Y10_N14
\Datapath_inst|Regs_inst|s_banco_regs[27][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][29]~feeder_combout\ = \Datapath_inst|s_write_data_reg[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][29]~feeder_combout\);

-- Location: FF_X16_Y10_N15
\Datapath_inst|Regs_inst|s_banco_regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][29]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\);

-- Location: LCCOMB_X16_Y17_N26
\Datapath_inst|Regs_inst|oREGA[29]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~70_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~70_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Datapath_inst|Regs_inst|oREGA[29]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~71_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[29]~70_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[29]~70_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[29]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[29]~70_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~71_combout\);

-- Location: FF_X21_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\);

-- Location: FF_X24_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\);

-- Location: FF_X22_Y13_N19
\Datapath_inst|Regs_inst|s_banco_regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\);

-- Location: LCCOMB_X22_Y13_N18
\Datapath_inst|Regs_inst|oREGA[29]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~63_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~63_combout\);

-- Location: FF_X22_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\);

-- Location: LCCOMB_X22_Y13_N24
\Datapath_inst|Regs_inst|oREGA[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~64_combout\ = (\Datapath_inst|Regs_inst|oREGA[29]~63_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[29]~63_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\ & \Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[29]~63_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[29]~64_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Datapath_inst|Regs_inst|s_banco_regs[24][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][29]~feeder_combout\ = \Datapath_inst|s_write_data_reg[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][29]~feeder_combout\);

-- Location: FF_X19_Y17_N23
\Datapath_inst|Regs_inst|s_banco_regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][29]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\);

-- Location: FF_X23_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\);

-- Location: FF_X24_Y13_N11
\Datapath_inst|Regs_inst|s_banco_regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\);

-- Location: FF_X19_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\);

-- Location: LCCOMB_X23_Y13_N20
\Datapath_inst|Regs_inst|oREGA[29]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~67_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~67_combout\);

-- Location: LCCOMB_X23_Y13_N14
\Datapath_inst|Regs_inst|oREGA[29]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~68_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[29]~67_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[29]~67_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[29]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[29]~67_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~68_combout\);

-- Location: FF_X16_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\);

-- Location: FF_X12_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\);

-- Location: LCCOMB_X16_Y14_N22
\Datapath_inst|Regs_inst|oREGA[29]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~65_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~65_combout\);

-- Location: FF_X16_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\);

-- Location: FF_X16_Y17_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\);

-- Location: LCCOMB_X16_Y14_N20
\Datapath_inst|Regs_inst|oREGA[29]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~66_combout\ = (\Datapath_inst|Regs_inst|oREGA[29]~65_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18)))) # (!\Datapath_inst|Regs_inst|oREGA[29]~65_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[29]~65_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~66_combout\);

-- Location: LCCOMB_X22_Y13_N16
\Datapath_inst|Regs_inst|oREGA[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~69_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[29]~66_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[29]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[29]~68_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[29]~66_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~69_combout\);

-- Location: LCCOMB_X22_Y13_N6
\Datapath_inst|Regs_inst|oREGA[29]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~72_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[29]~69_combout\ & (\Datapath_inst|Regs_inst|oREGA[29]~71_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[29]~69_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[29]~64_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[29]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[29]~71_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[29]~64_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[29]~69_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~72_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Datapath_inst|Regs_inst|oREGA[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[29]~83_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[29]~72_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[29]~82_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[29]~82_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[29]~72_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[29]~83_combout\);

-- Location: FF_X25_Y14_N29
\Datapath_inst|A_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[29]~83_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(29));

-- Location: LCCOMB_X30_Y14_N28
\Datapath_inst|PC_reg|reg_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~31_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(29))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(29),
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux2~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~31_combout\);

-- Location: FF_X30_Y14_N29
\Datapath_inst|PC_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~31_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(29));

-- Location: LCCOMB_X25_Y14_N14
\Datapath_inst|s_alu_a[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[29]~3_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(29))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(29),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(29),
	combout => \Datapath_inst|s_alu_a[29]~3_combout\);

-- Location: LCCOMB_X32_Y12_N16
\Datapath_inst|ALU_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux2~0_combout\ = (\Datapath_inst|s_alu_a[29]~3_combout\ & (((\Datapath_inst|Mux2~0_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|s_alu_a[29]~3_combout\ & 
-- (\Datapath_inst|Mux2~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[29]~3_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|Mux2~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\Datapath_inst|ALU_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux2~1_combout\ = (\Datapath_inst|ALU_inst|Add0~107_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux2~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~107_combout\ & (\Datapath_inst|ALU_inst|Mux2~0_combout\ & (\Datapath_inst|ALU_inst|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~107_combout\,
	datab => \Datapath_inst|ALU_inst|Mux2~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux2~1_combout\);

-- Location: FF_X30_Y14_N21
\Datapath_inst|ALUOut_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux2~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(29));

-- Location: LCCOMB_X21_Y11_N20
\Datapath_inst|s_write_data_reg[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[29]~3_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(29),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29),
	combout => \Datapath_inst|s_write_data_reg[29]~3_combout\);

-- Location: LCCOMB_X21_Y11_N22
\Datapath_inst|Regs_inst|s_banco_regs[15][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][29]~feeder_combout\ = \Datapath_inst|s_write_data_reg[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[29]~3_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][29]~feeder_combout\);

-- Location: FF_X21_Y11_N23
\Datapath_inst|Regs_inst|s_banco_regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][29]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\);

-- Location: LCCOMB_X19_Y5_N12
\Datapath_inst|Regs_inst|oREGB[29]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~80_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~80_combout\);

-- Location: LCCOMB_X23_Y5_N24
\Datapath_inst|Regs_inst|oREGB[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~81_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[29]~80_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~80_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[29]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~80_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~81_combout\);

-- Location: LCCOMB_X22_Y6_N24
\Datapath_inst|Regs_inst|oREGB[29]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~73_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~73_combout\);

-- Location: LCCOMB_X22_Y6_N30
\Datapath_inst|Regs_inst|oREGB[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~74_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[29]~73_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~73_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~73_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~74_combout\);

-- Location: LCCOMB_X19_Y6_N22
\Datapath_inst|Regs_inst|oREGB[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~75_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~75_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Datapath_inst|Regs_inst|oREGB[29]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~76_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[29]~75_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[29]~75_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~75_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~76_combout\);

-- Location: LCCOMB_X24_Y11_N28
\Datapath_inst|Regs_inst|oREGB[29]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~77_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~77_combout\);

-- Location: LCCOMB_X19_Y9_N18
\Datapath_inst|Regs_inst|oREGB[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~78_combout\ = (\Datapath_inst|Regs_inst|oREGB[29]~77_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[29]~77_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~78_combout\);

-- Location: LCCOMB_X19_Y9_N10
\Datapath_inst|Regs_inst|oREGB[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~79_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|oREGB[29]~76_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[29]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[29]~76_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[29]~78_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~79_combout\);

-- Location: LCCOMB_X22_Y5_N20
\Datapath_inst|Regs_inst|oREGB[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~82_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[29]~79_combout\ & (\Datapath_inst|Regs_inst|oREGB[29]~81_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~79_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[29]~74_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[29]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[29]~81_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[29]~74_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~79_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~82_combout\);

-- Location: LCCOMB_X12_Y14_N24
\Datapath_inst|Regs_inst|oREGB[29]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~70_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~70_combout\);

-- Location: LCCOMB_X13_Y17_N12
\Datapath_inst|Regs_inst|oREGB[29]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~71_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[29]~70_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~70_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[29]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~70_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~71_combout\);

-- Location: LCCOMB_X16_Y17_N12
\Datapath_inst|Regs_inst|oREGB[29]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~63_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\) # (\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~63_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Datapath_inst|Regs_inst|oREGB[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~64_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[29]~63_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~63_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[29]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][29]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~63_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~64_combout\);

-- Location: LCCOMB_X19_Y13_N20
\Datapath_inst|Regs_inst|oREGB[29]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~65_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~65_combout\);

-- Location: LCCOMB_X21_Y13_N20
\Datapath_inst|Regs_inst|oREGB[29]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~66_combout\ = (\Datapath_inst|Regs_inst|oREGB[29]~65_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[29]~65_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[29]~65_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][29]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][29]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~66_combout\);

-- Location: LCCOMB_X24_Y13_N10
\Datapath_inst|Regs_inst|oREGB[29]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~67_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][29]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[29]~67_combout\);

-- Location: LCCOMB_X24_Y13_N28
\Datapath_inst|Regs_inst|oREGB[29]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~68_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[29]~67_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[29]~67_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[29]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][29]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][29]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~67_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~68_combout\);

-- Location: LCCOMB_X24_Y13_N16
\Datapath_inst|Regs_inst|oREGB[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~69_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[29]~66_combout\) # ((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|oREGB[29]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[29]~66_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[29]~68_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~69_combout\);

-- Location: LCCOMB_X24_Y13_N26
\Datapath_inst|Regs_inst|oREGB[29]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~72_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[29]~69_combout\ & (\Datapath_inst|Regs_inst|oREGB[29]~71_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[29]~69_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[29]~64_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[29]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[29]~71_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[29]~64_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~69_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~72_combout\);

-- Location: LCCOMB_X29_Y13_N22
\Datapath_inst|Regs_inst|oREGB[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[29]~83_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[29]~72_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[29]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[29]~82_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[29]~72_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[29]~83_combout\);

-- Location: FF_X29_Y13_N23
\Datapath_inst|B_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[29]~83_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(29));

-- Location: FF_X30_Y11_N9
\Datapath_inst|IR_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(27));

-- Location: LCCOMB_X30_Y11_N8
\Datapath_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux24~0_combout\ = (\Datapath_inst|B_reg|reg_out\(7) & ((\Datapath_inst|Mux21~0_combout\) # ((\Datapath_inst|Mux21~1_combout\ & \Datapath_inst|IR_reg|reg_out\(27))))) # (!\Datapath_inst|B_reg|reg_out\(7) & (\Datapath_inst|Mux21~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|B_reg|reg_out\(7),
	datab => \Datapath_inst|Mux21~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(27),
	datad => \Datapath_inst|Mux21~0_combout\,
	combout => \Datapath_inst|Mux24~0_combout\);

-- Location: LCCOMB_X31_Y13_N10
\Datapath_inst|ALU_inst|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~52_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux24~0_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~52_combout\);

-- Location: FF_X30_Y11_N19
\Datapath_inst|IR_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(26),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(26));

-- Location: LCCOMB_X30_Y11_N18
\Datapath_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux25~0_combout\ = (\Datapath_inst|B_reg|reg_out\(6) & ((\Datapath_inst|Mux21~0_combout\) # ((\Datapath_inst|Mux21~1_combout\ & \Datapath_inst|IR_reg|reg_out\(26))))) # (!\Datapath_inst|B_reg|reg_out\(6) & (\Datapath_inst|Mux21~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|B_reg|reg_out\(6),
	datab => \Datapath_inst|Mux21~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(26),
	datad => \Datapath_inst|Mux21~0_combout\,
	combout => \Datapath_inst|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y17_N14
\Datapath_inst|ALU_inst|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~49_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux25~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux25~0_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~49_combout\);

-- Location: FF_X30_Y11_N17
\Datapath_inst|IR_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(25),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(25));

-- Location: LCCOMB_X30_Y11_N16
\Datapath_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux26~0_combout\ = (\Datapath_inst|Mux21~1_combout\ & ((\Datapath_inst|IR_reg|reg_out\(25)) # ((\Datapath_inst|B_reg|reg_out\(5) & \Datapath_inst|Mux21~0_combout\)))) # (!\Datapath_inst|Mux21~1_combout\ & (\Datapath_inst|B_reg|reg_out\(5) & 
-- ((\Datapath_inst|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux21~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(5),
	datac => \Datapath_inst|IR_reg|reg_out\(25),
	datad => \Datapath_inst|Mux21~0_combout\,
	combout => \Datapath_inst|Mux26~0_combout\);

-- Location: LCCOMB_X31_Y17_N8
\Datapath_inst|ALU_inst|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~46_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux26~0_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~46_combout\);

-- Location: LCCOMB_X29_Y11_N10
\Datapath_inst|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux27~3_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & ((\Datapath_inst|Mux27~2_combout\) # ((\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Mux27~5_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & 
-- (((\Datapath_inst|IR_reg|reg_out\(11) & \Datapath_inst|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Mux27~2_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(11),
	datad => \Datapath_inst|Mux27~5_combout\,
	combout => \Datapath_inst|Mux27~3_combout\);

-- Location: LCCOMB_X29_Y11_N22
\Datapath_inst|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux27~4_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux27~3_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|B_reg|reg_out\(4),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|Mux27~3_combout\,
	combout => \Datapath_inst|Mux27~4_combout\);

-- Location: LCCOMB_X31_Y17_N6
\Datapath_inst|ALU_inst|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~43_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux27~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux27~4_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~43_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Datapath_inst|Regs_inst|oREGA[4]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~600_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~600_combout\);

-- Location: LCCOMB_X24_Y8_N22
\Datapath_inst|Regs_inst|oREGA[4]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~601_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~600_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[4]~600_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][4]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][4]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[4]~600_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~601_combout\);

-- Location: LCCOMB_X25_Y8_N14
\Datapath_inst|Regs_inst|oREGA[4]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~602_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~602_combout\);

-- Location: LCCOMB_X25_Y8_N4
\Datapath_inst|Regs_inst|oREGA[4]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~603_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~602_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16) & \Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[4]~602_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~603_combout\);

-- Location: LCCOMB_X25_Y8_N22
\Datapath_inst|Regs_inst|oREGA[4]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~604_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[4]~601_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[4]~603_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~601_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[4]~603_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~604_combout\);

-- Location: LCCOMB_X25_Y7_N28
\Datapath_inst|Regs_inst|oREGA[4]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~598_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~598_combout\);

-- Location: LCCOMB_X24_Y7_N6
\Datapath_inst|Regs_inst|oREGA[4]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~599_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~598_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[4]~598_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][4]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[4]~598_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~599_combout\);

-- Location: LCCOMB_X23_Y10_N0
\Datapath_inst|Regs_inst|oREGA[4]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~605_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][4]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~605_combout\);

-- Location: LCCOMB_X26_Y10_N16
\Datapath_inst|Regs_inst|oREGA[4]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~606_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~605_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[4]~605_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~605_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~606_combout\);

-- Location: LCCOMB_X25_Y8_N0
\Datapath_inst|Regs_inst|oREGA[4]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~607_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~604_combout\ & (((\Datapath_inst|Regs_inst|oREGA[4]~606_combout\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[4]~604_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[4]~599_combout\ & (\Datapath_inst|IR_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~604_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[4]~599_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[4]~606_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~607_combout\);

-- Location: LCCOMB_X11_Y11_N2
\Datapath_inst|Regs_inst|oREGA[4]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~592_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~592_combout\);

-- Location: LCCOMB_X11_Y11_N4
\Datapath_inst|Regs_inst|oREGA[4]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~593_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[4]~592_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[4]~592_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[4]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][4]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[4]~592_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~593_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Datapath_inst|Regs_inst|oREGA[4]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~590_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~590_combout\);

-- Location: LCCOMB_X13_Y13_N20
\Datapath_inst|Regs_inst|oREGA[4]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~591_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[4]~590_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[4]~590_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[4]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][4]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[4]~590_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~591_combout\);

-- Location: LCCOMB_X13_Y11_N30
\Datapath_inst|Regs_inst|oREGA[4]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~594_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[4]~591_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[4]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~593_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[4]~591_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~594_combout\);

-- Location: LCCOMB_X13_Y11_N22
\Datapath_inst|Regs_inst|oREGA[4]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~588_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][4]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~588_combout\);

-- Location: LCCOMB_X13_Y11_N28
\Datapath_inst|Regs_inst|oREGA[4]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~589_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[4]~588_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[4]~588_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[4]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][4]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[4]~588_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[29][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~589_combout\);

-- Location: LCCOMB_X16_Y12_N18
\Datapath_inst|Regs_inst|oREGA[4]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~595_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][4]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][4]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~595_combout\);

-- Location: LCCOMB_X13_Y12_N22
\Datapath_inst|Regs_inst|oREGA[4]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~596_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~595_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[4]~595_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][4]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][4]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[4]~595_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~596_combout\);

-- Location: LCCOMB_X13_Y11_N8
\Datapath_inst|Regs_inst|oREGA[4]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~597_combout\ = (\Datapath_inst|Regs_inst|oREGA[4]~594_combout\ & (((\Datapath_inst|Regs_inst|oREGA[4]~596_combout\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[4]~594_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[4]~589_combout\ & (\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~594_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[4]~589_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[4]~596_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[4]~597_combout\);

-- Location: LCCOMB_X25_Y14_N6
\Datapath_inst|Regs_inst|oREGA[4]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[4]~608_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[4]~597_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[4]~607_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[4]~607_combout\,
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[4]~597_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(19),
	combout => \Datapath_inst|Regs_inst|oREGA[4]~608_combout\);

-- Location: FF_X25_Y14_N7
\Datapath_inst|A_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[4]~608_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(4));

-- Location: LCCOMB_X25_Y14_N8
\Datapath_inst|s_alu_a[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[4]~28_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(4))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(4),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(4),
	combout => \Datapath_inst|s_alu_a[4]~28_combout\);

-- Location: LCCOMB_X31_Y17_N4
\Datapath_inst|ALU_inst|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~40_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux28~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~40_combout\);

-- Location: FF_X25_Y7_N23
\Datapath_inst|Regs_inst|s_banco_regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\);

-- Location: FF_X25_Y7_N1
\Datapath_inst|Regs_inst|s_banco_regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\);

-- Location: LCCOMB_X25_Y7_N0
\Datapath_inst|Regs_inst|oREGA[2]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~640_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~640_combout\);

-- Location: FF_X24_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\);

-- Location: FF_X24_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\);

-- Location: LCCOMB_X24_Y7_N30
\Datapath_inst|Regs_inst|oREGA[2]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~641_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[2]~640_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[2]~640_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[2]~640_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[2]~640_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~641_combout\);

-- Location: FF_X22_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\);

-- Location: FF_X25_Y10_N3
\Datapath_inst|Regs_inst|s_banco_regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\);

-- Location: FF_X23_Y8_N3
\Datapath_inst|Regs_inst|s_banco_regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\);

-- Location: FF_X23_Y8_N25
\Datapath_inst|Regs_inst|s_banco_regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\);

-- Location: LCCOMB_X23_Y8_N24
\Datapath_inst|Regs_inst|oREGA[2]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~642_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~642_combout\);

-- Location: LCCOMB_X23_Y8_N30
\Datapath_inst|Regs_inst|oREGA[2]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~643_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[2]~642_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[2]~642_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[2]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~642_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~643_combout\);

-- Location: LCCOMB_X30_Y10_N6
\Datapath_inst|Regs_inst|s_banco_regs~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~69_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(2),
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~69_combout\);

-- Location: FF_X30_Y10_N7
\Datapath_inst|Regs_inst|s_banco_regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~69_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\);

-- Location: LCCOMB_X30_Y10_N16
\Datapath_inst|Regs_inst|s_banco_regs~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~68_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(2),
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~68_combout\);

-- Location: FF_X30_Y10_N17
\Datapath_inst|Regs_inst|s_banco_regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~68_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\);

-- Location: FF_X22_Y11_N11
\Datapath_inst|Regs_inst|s_banco_regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\);

-- Location: LCCOMB_X22_Y11_N10
\Datapath_inst|Regs_inst|oREGA[2]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~644_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~644_combout\);

-- Location: LCCOMB_X23_Y11_N16
\Datapath_inst|Regs_inst|oREGA[2]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~645_combout\ = (\Datapath_inst|Regs_inst|oREGA[2]~644_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[2]~644_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~645_combout\);

-- Location: LCCOMB_X23_Y11_N10
\Datapath_inst|Regs_inst|oREGA[2]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~646_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[2]~643_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[2]~645_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[2]~643_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~645_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~646_combout\);

-- Location: FF_X26_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\);

-- Location: FF_X26_Y10_N1
\Datapath_inst|Regs_inst|s_banco_regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\);

-- Location: FF_X23_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\);

-- Location: FF_X23_Y10_N5
\Datapath_inst|Regs_inst|s_banco_regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\);

-- Location: LCCOMB_X23_Y10_N4
\Datapath_inst|Regs_inst|oREGA[2]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~647_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~647_combout\);

-- Location: LCCOMB_X26_Y10_N0
\Datapath_inst|Regs_inst|oREGA[2]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~648_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[2]~647_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[2]~647_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[2]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~647_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~648_combout\);

-- Location: LCCOMB_X26_Y11_N30
\Datapath_inst|Regs_inst|oREGA[2]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~649_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[2]~646_combout\ & ((\Datapath_inst|Regs_inst|oREGA[2]~648_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[2]~646_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[2]~641_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[2]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[2]~641_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[2]~646_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~648_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~649_combout\);

-- Location: FF_X18_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\);

-- Location: FF_X22_Y16_N17
\Datapath_inst|Regs_inst|s_banco_regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\);

-- Location: FF_X22_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\);

-- Location: LCCOMB_X18_Y16_N12
\Datapath_inst|Regs_inst|s_banco_regs[21][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][2]~feeder_combout\ = \Datapath_inst|s_write_data_reg[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][2]~feeder_combout\);

-- Location: FF_X18_Y16_N13
\Datapath_inst|Regs_inst|s_banco_regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][2]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\);

-- Location: LCCOMB_X22_Y16_N30
\Datapath_inst|Regs_inst|oREGA[2]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~630_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~630_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Datapath_inst|Regs_inst|oREGA[2]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~631_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[2]~630_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[2]~630_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[2]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[2]~630_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~631_combout\);

-- Location: FF_X22_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\);

-- Location: FF_X14_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\);

-- Location: FF_X14_Y13_N25
\Datapath_inst|Regs_inst|s_banco_regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\);

-- Location: LCCOMB_X14_Y13_N14
\Datapath_inst|Regs_inst|oREGA[2]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~632_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~632_combout\);

-- Location: LCCOMB_X18_Y12_N10
\Datapath_inst|Regs_inst|oREGA[2]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~633_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[2]~632_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[2]~632_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[2]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~632_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~633_combout\);

-- Location: FF_X19_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\);

-- Location: FF_X19_Y16_N5
\Datapath_inst|Regs_inst|s_banco_regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\);

-- Location: FF_X23_Y16_N29
\Datapath_inst|Regs_inst|s_banco_regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\);

-- Location: FF_X23_Y16_N11
\Datapath_inst|Regs_inst|s_banco_regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\);

-- Location: LCCOMB_X23_Y16_N10
\Datapath_inst|Regs_inst|oREGA[2]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~634_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~634_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Datapath_inst|Regs_inst|oREGA[2]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~635_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[2]~634_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[2]~634_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[2]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~634_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~635_combout\);

-- Location: LCCOMB_X19_Y12_N10
\Datapath_inst|Regs_inst|oREGA[2]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~636_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[2]~633_combout\) # ((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|oREGA[2]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[2]~633_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[2]~635_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~636_combout\);

-- Location: FF_X22_Y12_N27
\Datapath_inst|Regs_inst|s_banco_regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\);

-- Location: FF_X17_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\);

-- Location: LCCOMB_X16_Y16_N26
\Datapath_inst|Regs_inst|s_banco_regs[23][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][2]~feeder_combout\ = \Datapath_inst|s_write_data_reg[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][2]~feeder_combout\);

-- Location: FF_X16_Y16_N27
\Datapath_inst|Regs_inst|s_banco_regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][2]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\);

-- Location: FF_X17_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\);

-- Location: LCCOMB_X17_Y15_N14
\Datapath_inst|Regs_inst|oREGA[2]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~637_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[2]~637_combout\);

-- Location: LCCOMB_X21_Y12_N24
\Datapath_inst|Regs_inst|oREGA[2]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~638_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[2]~637_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[2]~637_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[2]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~637_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~638_combout\);

-- Location: LCCOMB_X22_Y12_N16
\Datapath_inst|Regs_inst|oREGA[2]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~639_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[2]~636_combout\ & ((\Datapath_inst|Regs_inst|oREGA[2]~638_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[2]~636_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[2]~631_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[2]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[2]~631_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[2]~636_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~638_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~639_combout\);

-- Location: LCCOMB_X31_Y10_N4
\Datapath_inst|Regs_inst|oREGA[2]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[2]~650_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[2]~639_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[2]~649_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[2]~649_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[2]~639_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[2]~650_combout\);

-- Location: FF_X31_Y10_N5
\Datapath_inst|A_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[2]~650_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(2));

-- Location: LCCOMB_X31_Y10_N18
\Datapath_inst|s_alu_a[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[2]~30_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(2))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(2),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(2),
	combout => \Datapath_inst|s_alu_a[2]~30_combout\);

-- Location: LCCOMB_X28_Y13_N18
\Datapath_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux30~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(8) & ((\Datapath_inst|Mux27~5_combout\) # ((\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Mux27~2_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(8) & 
-- (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(8),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Mux27~2_combout\,
	datad => \Datapath_inst|Mux27~5_combout\,
	combout => \Datapath_inst|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y13_N22
\Datapath_inst|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux30~1_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux30~0_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|B_reg|reg_out\(1),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|Mux30~0_combout\,
	combout => \Datapath_inst|Mux30~1_combout\);

-- Location: LCCOMB_X31_Y17_N12
\Datapath_inst|ALU_inst|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~34_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (\Datapath_inst|Mux30~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~34_combout\);

-- Location: LCCOMB_X29_Y11_N26
\Datapath_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux31~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(5) & (\Datapath_inst|IR_reg|reg_out\(7) & ((!\Datapath_inst|IR_reg|reg_out\(4))))) # (!\Datapath_inst|IR_reg|reg_out\(5) & (((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datab => \Datapath_inst|IR_reg|reg_out\(7),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|IR_reg|reg_out\(4),
	combout => \Datapath_inst|Mux31~0_combout\);

-- Location: LCCOMB_X29_Y11_N8
\Datapath_inst|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux31~1_combout\ = (\Datapath_inst|IR_reg|reg_out\(0) & (\Datapath_inst|IR_reg|reg_out\(1) & (!\Datapath_inst|IR_reg|reg_out\(6) & !\Datapath_inst|IR_reg|reg_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(0),
	datab => \Datapath_inst|IR_reg|reg_out\(1),
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Datapath_inst|IR_reg|reg_out\(2),
	combout => \Datapath_inst|Mux31~1_combout\);

-- Location: LCCOMB_X29_Y11_N6
\Datapath_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux31~2_combout\ = (\Datapath_inst|Mux31~0_combout\ & ((\Datapath_inst|Mux31~1_combout\) # ((\Datapath_inst|IR_reg|reg_out\(20) & \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\)))) # (!\Datapath_inst|Mux31~0_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux31~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Mux31~1_combout\,
	datad => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	combout => \Datapath_inst|Mux31~2_combout\);

-- Location: LCCOMB_X29_Y11_N24
\Datapath_inst|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux31~3_combout\ = (\Controller_inst|Selector3~1_combout\ & (!\Datapath_inst|IR_reg|reg_out\(3) & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(3),
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux31~2_combout\,
	combout => \Datapath_inst|Mux31~3_combout\);

-- Location: LCCOMB_X29_Y11_N28
\Datapath_inst|ALU_inst|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~29_combout\ = \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ $ (((\Datapath_inst|Mux31~3_combout\) # ((\Datapath_inst|Mux21~0_combout\ & \Datapath_inst|B_reg|reg_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Datapath_inst|Mux21~0_combout\,
	datac => \Datapath_inst|Mux31~3_combout\,
	datad => \Datapath_inst|B_reg|reg_out\(0),
	combout => \Datapath_inst|ALU_inst|Add0~29_combout\);

-- Location: LCCOMB_X30_Y12_N10
\Datapath_inst|ALU_inst|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~5_combout\ = ((!\Datapath_inst|IR_reg|reg_out\(12) & !\Datapath_inst|IR_reg|reg_out\(14))) # (!\Controller_inst|ALUOp[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Datapath_inst|IR_reg|reg_out\(14),
	datad => \Controller_inst|ALUOp[1]~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~5_combout\);

-- Location: LCCOMB_X30_Y15_N22
\Datapath_inst|ALU_inst|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~7_combout\ = (!\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\ & (\Datapath_inst|ALU_inst|Mux31~5_combout\ & ((\Datapath_inst|ALU_inst|Equal0~11_combout\) # (!\Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datab => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux31~5_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~7_combout\);

-- Location: LCCOMB_X29_Y13_N20
\Datapath_inst|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~6_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux12~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|Mux12~5_combout\,
	combout => \Datapath_inst|Mux12~6_combout\);

-- Location: LCCOMB_X28_Y14_N0
\Datapath_inst|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux13~2_combout\ = (\Datapath_inst|Mux13~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Mux13~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux13~2_combout\);

-- Location: LCCOMB_X28_Y14_N18
\Datapath_inst|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux14~2_combout\ = (\Datapath_inst|Mux14~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Mux14~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux14~2_combout\);

-- Location: LCCOMB_X30_Y13_N4
\Datapath_inst|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux15~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux15~1_combout\,
	combout => \Datapath_inst|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y13_N10
\Datapath_inst|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux16~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|Mux16~1_combout\,
	combout => \Datapath_inst|Mux16~2_combout\);

-- Location: LCCOMB_X30_Y13_N2
\Datapath_inst|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux17~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux17~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux17~1_combout\,
	combout => \Datapath_inst|Mux17~2_combout\);

-- Location: LCCOMB_X30_Y13_N12
\Datapath_inst|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux18~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux18~1_combout\,
	combout => \Datapath_inst|Mux18~2_combout\);

-- Location: LCCOMB_X30_Y13_N18
\Datapath_inst|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux19~2_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux19~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux19~1_combout\,
	combout => \Datapath_inst|Mux19~2_combout\);

-- Location: LCCOMB_X28_Y12_N16
\Datapath_inst|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux20~6_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux20~4_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(11),
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|Mux20~4_combout\,
	combout => \Datapath_inst|Mux20~6_combout\);

-- Location: FF_X30_Y11_N25
\Datapath_inst|IR_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(29),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(29));

-- Location: LCCOMB_X30_Y11_N24
\Datapath_inst|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux22~9_combout\ = (\Datapath_inst|B_reg|reg_out\(9) & ((\Datapath_inst|Mux21~0_combout\) # ((\Datapath_inst|Mux21~1_combout\ & \Datapath_inst|IR_reg|reg_out\(29))))) # (!\Datapath_inst|B_reg|reg_out\(9) & (\Datapath_inst|Mux21~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|B_reg|reg_out\(9),
	datab => \Datapath_inst|Mux21~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(29),
	datad => \Datapath_inst|Mux21~0_combout\,
	combout => \Datapath_inst|Mux22~9_combout\);

-- Location: LCCOMB_X29_Y11_N18
\Datapath_inst|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux31~4_combout\ = (\Datapath_inst|Mux31~3_combout\) # ((!\Controller_inst|Selector3~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|B_reg|reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector3~1_combout\,
	datab => \Datapath_inst|Mux31~3_combout\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Datapath_inst|B_reg|reg_out\(0),
	combout => \Datapath_inst|Mux31~4_combout\);

-- Location: LCCOMB_X29_Y16_N0
\Datapath_inst|ALU_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~1_cout\ = CARRY((\Datapath_inst|Mux31~4_combout\ & !\Datapath_inst|s_alu_a[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux31~4_combout\,
	datab => \Datapath_inst|s_alu_a[0]~0_combout\,
	datad => VCC,
	cout => \Datapath_inst|ALU_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y16_N2
\Datapath_inst|ALU_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~3_cout\ = CARRY((\Datapath_inst|Mux30~1_combout\ & (\Datapath_inst|s_alu_a[1]~31_combout\ & !\Datapath_inst|ALU_inst|LessThan0~1_cout\)) # (!\Datapath_inst|Mux30~1_combout\ & ((\Datapath_inst|s_alu_a[1]~31_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux30~1_combout\,
	datab => \Datapath_inst|s_alu_a[1]~31_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~1_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y16_N4
\Datapath_inst|ALU_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~5_cout\ = CARRY((\Datapath_inst|Mux29~1_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~3_cout\) # (!\Datapath_inst|s_alu_a[2]~30_combout\))) # (!\Datapath_inst|Mux29~1_combout\ & (!\Datapath_inst|s_alu_a[2]~30_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux29~1_combout\,
	datab => \Datapath_inst|s_alu_a[2]~30_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~3_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y16_N6
\Datapath_inst|ALU_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~7_cout\ = CARRY((\Datapath_inst|Mux28~1_combout\ & (\Datapath_inst|s_alu_a[3]~29_combout\ & !\Datapath_inst|ALU_inst|LessThan0~5_cout\)) # (!\Datapath_inst|Mux28~1_combout\ & ((\Datapath_inst|s_alu_a[3]~29_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux28~1_combout\,
	datab => \Datapath_inst|s_alu_a[3]~29_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~5_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y16_N8
\Datapath_inst|ALU_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~9_cout\ = CARRY((\Datapath_inst|Mux27~4_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~7_cout\) # (!\Datapath_inst|s_alu_a[4]~28_combout\))) # (!\Datapath_inst|Mux27~4_combout\ & (!\Datapath_inst|s_alu_a[4]~28_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux27~4_combout\,
	datab => \Datapath_inst|s_alu_a[4]~28_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~7_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y16_N10
\Datapath_inst|ALU_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~11_cout\ = CARRY((\Datapath_inst|s_alu_a[5]~27_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~9_cout\) # (!\Datapath_inst|Mux26~0_combout\))) # (!\Datapath_inst|s_alu_a[5]~27_combout\ & (!\Datapath_inst|Mux26~0_combout\ 
-- & !\Datapath_inst|ALU_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[5]~27_combout\,
	datab => \Datapath_inst|Mux26~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~9_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y16_N12
\Datapath_inst|ALU_inst|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~13_cout\ = CARRY((\Datapath_inst|s_alu_a[6]~26_combout\ & (\Datapath_inst|Mux25~0_combout\ & !\Datapath_inst|ALU_inst|LessThan0~11_cout\)) # (!\Datapath_inst|s_alu_a[6]~26_combout\ & ((\Datapath_inst|Mux25~0_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[6]~26_combout\,
	datab => \Datapath_inst|Mux25~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~11_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~13_cout\);

-- Location: LCCOMB_X29_Y16_N14
\Datapath_inst|ALU_inst|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~15_cout\ = CARRY((\Datapath_inst|Mux24~0_combout\ & (\Datapath_inst|s_alu_a[7]~25_combout\ & !\Datapath_inst|ALU_inst|LessThan0~13_cout\)) # (!\Datapath_inst|Mux24~0_combout\ & ((\Datapath_inst|s_alu_a[7]~25_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux24~0_combout\,
	datab => \Datapath_inst|s_alu_a[7]~25_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~13_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~15_cout\);

-- Location: LCCOMB_X29_Y16_N16
\Datapath_inst|ALU_inst|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~17_cout\ = CARRY((\Datapath_inst|s_alu_a[8]~24_combout\ & (\Datapath_inst|Mux23~0_combout\ & !\Datapath_inst|ALU_inst|LessThan0~15_cout\)) # (!\Datapath_inst|s_alu_a[8]~24_combout\ & ((\Datapath_inst|Mux23~0_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[8]~24_combout\,
	datab => \Datapath_inst|Mux23~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~15_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~17_cout\);

-- Location: LCCOMB_X29_Y16_N18
\Datapath_inst|ALU_inst|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~19_cout\ = CARRY((\Datapath_inst|s_alu_a[9]~23_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~17_cout\) # (!\Datapath_inst|Mux22~9_combout\))) # (!\Datapath_inst|s_alu_a[9]~23_combout\ & (!\Datapath_inst|Mux22~9_combout\ 
-- & !\Datapath_inst|ALU_inst|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[9]~23_combout\,
	datab => \Datapath_inst|Mux22~9_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~17_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~19_cout\);

-- Location: LCCOMB_X29_Y16_N20
\Datapath_inst|ALU_inst|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~21_cout\ = CARRY((\Datapath_inst|Mux21~2_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~19_cout\) # (!\Datapath_inst|s_alu_a[10]~22_combout\))) # (!\Datapath_inst|Mux21~2_combout\ & 
-- (!\Datapath_inst|s_alu_a[10]~22_combout\ & !\Datapath_inst|ALU_inst|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux21~2_combout\,
	datab => \Datapath_inst|s_alu_a[10]~22_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~19_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~21_cout\);

-- Location: LCCOMB_X29_Y16_N22
\Datapath_inst|ALU_inst|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~23_cout\ = CARRY((\Datapath_inst|Mux20~6_combout\ & (\Datapath_inst|s_alu_a[11]~21_combout\ & !\Datapath_inst|ALU_inst|LessThan0~21_cout\)) # (!\Datapath_inst|Mux20~6_combout\ & ((\Datapath_inst|s_alu_a[11]~21_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux20~6_combout\,
	datab => \Datapath_inst|s_alu_a[11]~21_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~21_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~23_cout\);

-- Location: LCCOMB_X29_Y16_N24
\Datapath_inst|ALU_inst|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~25_cout\ = CARRY((\Datapath_inst|Mux19~2_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~23_cout\) # (!\Datapath_inst|s_alu_a[12]~20_combout\))) # (!\Datapath_inst|Mux19~2_combout\ & 
-- (!\Datapath_inst|s_alu_a[12]~20_combout\ & !\Datapath_inst|ALU_inst|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux19~2_combout\,
	datab => \Datapath_inst|s_alu_a[12]~20_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~23_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~25_cout\);

-- Location: LCCOMB_X29_Y16_N26
\Datapath_inst|ALU_inst|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~27_cout\ = CARRY((\Datapath_inst|Mux18~2_combout\ & (\Datapath_inst|s_alu_a[13]~19_combout\ & !\Datapath_inst|ALU_inst|LessThan0~25_cout\)) # (!\Datapath_inst|Mux18~2_combout\ & ((\Datapath_inst|s_alu_a[13]~19_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux18~2_combout\,
	datab => \Datapath_inst|s_alu_a[13]~19_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~25_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~27_cout\);

-- Location: LCCOMB_X29_Y16_N28
\Datapath_inst|ALU_inst|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~29_cout\ = CARRY((\Datapath_inst|Mux17~2_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~27_cout\) # (!\Datapath_inst|s_alu_a[14]~18_combout\))) # (!\Datapath_inst|Mux17~2_combout\ & 
-- (!\Datapath_inst|s_alu_a[14]~18_combout\ & !\Datapath_inst|ALU_inst|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux17~2_combout\,
	datab => \Datapath_inst|s_alu_a[14]~18_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~27_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~29_cout\);

-- Location: LCCOMB_X29_Y16_N30
\Datapath_inst|ALU_inst|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~31_cout\ = CARRY((\Datapath_inst|Mux16~2_combout\ & (\Datapath_inst|s_alu_a[15]~17_combout\ & !\Datapath_inst|ALU_inst|LessThan0~29_cout\)) # (!\Datapath_inst|Mux16~2_combout\ & ((\Datapath_inst|s_alu_a[15]~17_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux16~2_combout\,
	datab => \Datapath_inst|s_alu_a[15]~17_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~29_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~31_cout\);

-- Location: LCCOMB_X29_Y15_N0
\Datapath_inst|ALU_inst|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~33_cout\ = CARRY((\Datapath_inst|s_alu_a[16]~16_combout\ & (\Datapath_inst|Mux15~2_combout\ & !\Datapath_inst|ALU_inst|LessThan0~31_cout\)) # (!\Datapath_inst|s_alu_a[16]~16_combout\ & ((\Datapath_inst|Mux15~2_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[16]~16_combout\,
	datab => \Datapath_inst|Mux15~2_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~31_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~33_cout\);

-- Location: LCCOMB_X29_Y15_N2
\Datapath_inst|ALU_inst|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~35_cout\ = CARRY((\Datapath_inst|Mux14~2_combout\ & (\Datapath_inst|s_alu_a[17]~15_combout\ & !\Datapath_inst|ALU_inst|LessThan0~33_cout\)) # (!\Datapath_inst|Mux14~2_combout\ & ((\Datapath_inst|s_alu_a[17]~15_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux14~2_combout\,
	datab => \Datapath_inst|s_alu_a[17]~15_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~33_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~35_cout\);

-- Location: LCCOMB_X29_Y15_N4
\Datapath_inst|ALU_inst|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~37_cout\ = CARRY((\Datapath_inst|Mux13~2_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~35_cout\) # (!\Datapath_inst|s_alu_a[18]~14_combout\))) # (!\Datapath_inst|Mux13~2_combout\ & 
-- (!\Datapath_inst|s_alu_a[18]~14_combout\ & !\Datapath_inst|ALU_inst|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux13~2_combout\,
	datab => \Datapath_inst|s_alu_a[18]~14_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~35_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~37_cout\);

-- Location: LCCOMB_X29_Y15_N6
\Datapath_inst|ALU_inst|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~39_cout\ = CARRY((\Datapath_inst|s_alu_a[19]~13_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~37_cout\) # (!\Datapath_inst|Mux12~6_combout\))) # (!\Datapath_inst|s_alu_a[19]~13_combout\ & 
-- (!\Datapath_inst|Mux12~6_combout\ & !\Datapath_inst|ALU_inst|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[19]~13_combout\,
	datab => \Datapath_inst|Mux12~6_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~37_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~39_cout\);

-- Location: LCCOMB_X29_Y15_N8
\Datapath_inst|ALU_inst|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~41_cout\ = CARRY((\Datapath_inst|s_alu_a[20]~12_combout\ & (\Datapath_inst|Mux11~0_combout\ & !\Datapath_inst|ALU_inst|LessThan0~39_cout\)) # (!\Datapath_inst|s_alu_a[20]~12_combout\ & ((\Datapath_inst|Mux11~0_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[20]~12_combout\,
	datab => \Datapath_inst|Mux11~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~39_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~41_cout\);

-- Location: LCCOMB_X29_Y15_N10
\Datapath_inst|ALU_inst|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~43_cout\ = CARRY((\Datapath_inst|Mux10~0_combout\ & (\Datapath_inst|s_alu_a[21]~11_combout\ & !\Datapath_inst|ALU_inst|LessThan0~41_cout\)) # (!\Datapath_inst|Mux10~0_combout\ & ((\Datapath_inst|s_alu_a[21]~11_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux10~0_combout\,
	datab => \Datapath_inst|s_alu_a[21]~11_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~41_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~43_cout\);

-- Location: LCCOMB_X29_Y15_N12
\Datapath_inst|ALU_inst|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~45_cout\ = CARRY((\Datapath_inst|s_alu_a[22]~10_combout\ & (\Datapath_inst|Mux9~0_combout\ & !\Datapath_inst|ALU_inst|LessThan0~43_cout\)) # (!\Datapath_inst|s_alu_a[22]~10_combout\ & ((\Datapath_inst|Mux9~0_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[22]~10_combout\,
	datab => \Datapath_inst|Mux9~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~43_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~45_cout\);

-- Location: LCCOMB_X29_Y15_N14
\Datapath_inst|ALU_inst|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~47_cout\ = CARRY((\Datapath_inst|s_alu_a[23]~9_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~45_cout\) # (!\Datapath_inst|Mux8~0_combout\))) # (!\Datapath_inst|s_alu_a[23]~9_combout\ & (!\Datapath_inst|Mux8~0_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[23]~9_combout\,
	datab => \Datapath_inst|Mux8~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~45_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~47_cout\);

-- Location: LCCOMB_X29_Y15_N16
\Datapath_inst|ALU_inst|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~49_cout\ = CARRY((\Datapath_inst|s_alu_a[24]~8_combout\ & (\Datapath_inst|Mux7~0_combout\ & !\Datapath_inst|ALU_inst|LessThan0~47_cout\)) # (!\Datapath_inst|s_alu_a[24]~8_combout\ & ((\Datapath_inst|Mux7~0_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[24]~8_combout\,
	datab => \Datapath_inst|Mux7~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~47_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~49_cout\);

-- Location: LCCOMB_X29_Y15_N18
\Datapath_inst|ALU_inst|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~51_cout\ = CARRY((\Datapath_inst|Mux6~0_combout\ & (\Datapath_inst|s_alu_a[25]~7_combout\ & !\Datapath_inst|ALU_inst|LessThan0~49_cout\)) # (!\Datapath_inst|Mux6~0_combout\ & ((\Datapath_inst|s_alu_a[25]~7_combout\) # 
-- (!\Datapath_inst|ALU_inst|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux6~0_combout\,
	datab => \Datapath_inst|s_alu_a[25]~7_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~49_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~51_cout\);

-- Location: LCCOMB_X29_Y15_N20
\Datapath_inst|ALU_inst|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~53_cout\ = CARRY((\Datapath_inst|Mux5~0_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~51_cout\) # (!\Datapath_inst|s_alu_a[26]~6_combout\))) # (!\Datapath_inst|Mux5~0_combout\ & (!\Datapath_inst|s_alu_a[26]~6_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux5~0_combout\,
	datab => \Datapath_inst|s_alu_a[26]~6_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~51_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~53_cout\);

-- Location: LCCOMB_X29_Y15_N22
\Datapath_inst|ALU_inst|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~55_cout\ = CARRY((\Datapath_inst|s_alu_a[27]~5_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~53_cout\) # (!\Datapath_inst|Mux4~0_combout\))) # (!\Datapath_inst|s_alu_a[27]~5_combout\ & (!\Datapath_inst|Mux4~0_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[27]~5_combout\,
	datab => \Datapath_inst|Mux4~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~53_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~55_cout\);

-- Location: LCCOMB_X29_Y15_N24
\Datapath_inst|ALU_inst|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~57_cout\ = CARRY((\Datapath_inst|Mux3~0_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~55_cout\) # (!\Datapath_inst|s_alu_a[28]~4_combout\))) # (!\Datapath_inst|Mux3~0_combout\ & (!\Datapath_inst|s_alu_a[28]~4_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux3~0_combout\,
	datab => \Datapath_inst|s_alu_a[28]~4_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~55_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~57_cout\);

-- Location: LCCOMB_X29_Y15_N26
\Datapath_inst|ALU_inst|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~59_cout\ = CARRY((\Datapath_inst|s_alu_a[29]~3_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~57_cout\) # (!\Datapath_inst|Mux2~0_combout\))) # (!\Datapath_inst|s_alu_a[29]~3_combout\ & (!\Datapath_inst|Mux2~0_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[29]~3_combout\,
	datab => \Datapath_inst|Mux2~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~57_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~59_cout\);

-- Location: LCCOMB_X29_Y15_N28
\Datapath_inst|ALU_inst|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~61_cout\ = CARRY((\Datapath_inst|Mux1~0_combout\ & ((!\Datapath_inst|ALU_inst|LessThan0~59_cout\) # (!\Datapath_inst|s_alu_a[30]~2_combout\))) # (!\Datapath_inst|Mux1~0_combout\ & (!\Datapath_inst|s_alu_a[30]~2_combout\ & 
-- !\Datapath_inst|ALU_inst|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux1~0_combout\,
	datab => \Datapath_inst|s_alu_a[30]~2_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|LessThan0~59_cout\,
	cout => \Datapath_inst|ALU_inst|LessThan0~61_cout\);

-- Location: LCCOMB_X29_Y15_N30
\Datapath_inst|ALU_inst|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|LessThan0~62_combout\ = (\Datapath_inst|Mux0~2_combout\ & (\Datapath_inst|ALU_inst|LessThan0~61_cout\ & \Datapath_inst|s_alu_a[31]~1_combout\)) # (!\Datapath_inst|Mux0~2_combout\ & ((\Datapath_inst|ALU_inst|LessThan0~61_cout\) # 
-- (\Datapath_inst|s_alu_a[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|Mux0~2_combout\,
	datad => \Datapath_inst|s_alu_a[31]~1_combout\,
	cin => \Datapath_inst|ALU_inst|LessThan0~61_cout\,
	combout => \Datapath_inst|ALU_inst|LessThan0~62_combout\);

-- Location: LCCOMB_X31_Y17_N16
\Datapath_inst|ALU_inst|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~31_cout\ = CARRY((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|ALUOp[0]~1_combout\,
	datab => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datad => VCC,
	cout => \Datapath_inst|ALU_inst|Add0~31_cout\);

-- Location: LCCOMB_X31_Y17_N18
\Datapath_inst|ALU_inst|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~32_combout\ = (\Datapath_inst|ALU_inst|Add0~29_combout\ & ((\Datapath_inst|s_alu_a[0]~0_combout\ & (\Datapath_inst|ALU_inst|Add0~31_cout\ & VCC)) # (!\Datapath_inst|s_alu_a[0]~0_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~31_cout\)))) # (!\Datapath_inst|ALU_inst|Add0~29_combout\ & ((\Datapath_inst|s_alu_a[0]~0_combout\ & (!\Datapath_inst|ALU_inst|Add0~31_cout\)) # (!\Datapath_inst|s_alu_a[0]~0_combout\ & 
-- ((\Datapath_inst|ALU_inst|Add0~31_cout\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~33\ = CARRY((\Datapath_inst|ALU_inst|Add0~29_combout\ & (!\Datapath_inst|s_alu_a[0]~0_combout\ & !\Datapath_inst|ALU_inst|Add0~31_cout\)) # (!\Datapath_inst|ALU_inst|Add0~29_combout\ & ((!\Datapath_inst|ALU_inst|Add0~31_cout\) 
-- # (!\Datapath_inst|s_alu_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~29_combout\,
	datab => \Datapath_inst|s_alu_a[0]~0_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~31_cout\,
	combout => \Datapath_inst|ALU_inst|Add0~32_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~33\);

-- Location: LCCOMB_X30_Y12_N24
\Datapath_inst|ALU_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~2_combout\ = ((\Datapath_inst|IR_reg|reg_out\(14) & ((\Datapath_inst|IR_reg|reg_out\(13)))) # (!\Datapath_inst|IR_reg|reg_out\(14) & (!\Datapath_inst|IR_reg|reg_out\(12) & !\Datapath_inst|IR_reg|reg_out\(13)))) # 
-- (!\Controller_inst|ALUOp[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(14),
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Datapath_inst|IR_reg|reg_out\(13),
	datad => \Controller_inst|ALUOp[1]~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~2_combout\);

-- Location: LCCOMB_X31_Y12_N20
\Datapath_inst|ALU_inst|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~28_combout\ = (\Datapath_inst|Mux31~4_combout\ & ((\Datapath_inst|s_alu_a[0]~0_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux31~4_combout\ & 
-- (\Datapath_inst|s_alu_a[0]~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux31~4_combout\,
	datab => \Datapath_inst|s_alu_a[0]~0_combout\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datad => \Controller_inst|ALUOp[0]~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~28_combout\);

-- Location: LCCOMB_X30_Y12_N12
\Datapath_inst|ULA_ctrl_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\ = (\Controller_inst|pr_state.ST_EXEC_R~q\ & (\Controller_inst|Equal0~2_combout\ & ((\Datapath_inst|IR_reg|reg_out\(14)) # (\Datapath_inst|IR_reg|reg_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(14),
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datad => \Controller_inst|Equal0~2_combout\,
	combout => \Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\);

-- Location: LCCOMB_X30_Y12_N18
\Datapath_inst|ALU_inst|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~3_combout\ = (\Datapath_inst|ALU_inst|Mux31~2_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\ & ((\Datapath_inst|ALU_inst|Add0~28_combout\))) # (!\Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\ & 
-- (\Datapath_inst|ALU_inst|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~32_combout\,
	datab => \Datapath_inst|ALU_inst|Mux31~2_combout\,
	datac => \Datapath_inst|ALU_inst|Add0~28_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux6~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~3_combout\);

-- Location: LCCOMB_X30_Y15_N26
\Datapath_inst|ALU_inst|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~6_combout\ = (\Datapath_inst|ALU_inst|Mux31~3_combout\) # ((\Datapath_inst|ALU_inst|Mux31~7_combout\ & (\Datapath_inst|ALU_inst|LessThan0~62_combout\ & \Datapath_inst|ALU_inst|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux31~7_combout\,
	datab => \Datapath_inst|ALU_inst|LessThan0~62_combout\,
	datac => \Datapath_inst|ALU_inst|Mux31~3_combout\,
	datad => \Datapath_inst|ALU_inst|Mux31~4_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~6_combout\);

-- Location: FF_X30_Y15_N27
\Datapath_inst|ALUOut_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux31~6_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(0));

-- Location: LCCOMB_X24_Y8_N16
\Datapath_inst|s_write_data_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[0]~0_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(0),
	combout => \Datapath_inst|s_write_data_reg[0]~0_combout\);

-- Location: FF_X19_Y6_N27
\Datapath_inst|Regs_inst|s_banco_regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\);

-- Location: FF_X19_Y6_N5
\Datapath_inst|Regs_inst|s_banco_regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\);

-- Location: LCCOMB_X19_Y6_N4
\Datapath_inst|Regs_inst|oREGA[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~10_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~10_combout\);

-- Location: FF_X21_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\);

-- Location: FF_X21_Y6_N1
\Datapath_inst|Regs_inst|s_banco_regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\);

-- Location: LCCOMB_X21_Y6_N0
\Datapath_inst|Regs_inst|oREGA[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~11_combout\ = (\Datapath_inst|Regs_inst|oREGA[0]~10_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[0]~10_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[0]~10_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~11_combout\);

-- Location: LCCOMB_X24_Y8_N8
\Datapath_inst|Regs_inst|s_banco_regs~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~24_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(0),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~24_combout\);

-- Location: FF_X24_Y8_N9
\Datapath_inst|Regs_inst|s_banco_regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~24_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\);

-- Location: LCCOMB_X22_Y6_N14
\Datapath_inst|Regs_inst|s_banco_regs[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][0]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~24_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][0]~feeder_combout\);

-- Location: FF_X22_Y6_N15
\Datapath_inst|Regs_inst|s_banco_regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][0]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\);

-- Location: FF_X21_Y6_N15
\Datapath_inst|Regs_inst|s_banco_regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\);

-- Location: LCCOMB_X21_Y6_N14
\Datapath_inst|Regs_inst|oREGA[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~14_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~14_combout\);

-- Location: LCCOMB_X24_Y8_N2
\Datapath_inst|Regs_inst|oREGA[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~15_combout\ = (\Datapath_inst|Regs_inst|oREGA[0]~14_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\ & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[0]~14_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~15_combout\);

-- Location: FF_X22_Y6_N13
\Datapath_inst|Regs_inst|s_banco_regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\);

-- Location: FF_X24_Y6_N31
\Datapath_inst|Regs_inst|s_banco_regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\);

-- Location: LCCOMB_X24_Y6_N30
\Datapath_inst|Regs_inst|oREGA[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~12_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~12_combout\);

-- Location: FF_X21_Y7_N27
\Datapath_inst|Regs_inst|s_banco_regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\);

-- Location: FF_X24_Y6_N25
\Datapath_inst|Regs_inst|s_banco_regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\);

-- Location: LCCOMB_X23_Y6_N24
\Datapath_inst|Regs_inst|oREGA[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~13_combout\ = (\Datapath_inst|Regs_inst|oREGA[0]~12_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[0]~12_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(16) & \Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[0]~12_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~13_combout\);

-- Location: LCCOMB_X24_Y14_N26
\Datapath_inst|Regs_inst|oREGA[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~16_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|oREGA[0]~13_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[0]~15_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[0]~13_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~16_combout\);

-- Location: FF_X24_Y5_N21
\Datapath_inst|Regs_inst|s_banco_regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\);

-- Location: FF_X24_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\);

-- Location: FF_X23_Y5_N17
\Datapath_inst|Regs_inst|s_banco_regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\);

-- Location: FF_X23_Y5_N19
\Datapath_inst|Regs_inst|s_banco_regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\);

-- Location: LCCOMB_X23_Y5_N18
\Datapath_inst|Regs_inst|oREGA[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~17_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~17_combout\);

-- Location: LCCOMB_X23_Y5_N20
\Datapath_inst|Regs_inst|oREGA[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~18_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[0]~17_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[0]~17_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[0]~17_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~18_combout\);

-- Location: LCCOMB_X24_Y14_N0
\Datapath_inst|Regs_inst|oREGA[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~19_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[0]~16_combout\ & ((\Datapath_inst|Regs_inst|oREGA[0]~18_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[0]~16_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[0]~11_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[0]~11_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|oREGA[0]~16_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[0]~18_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~19_combout\);

-- Location: FF_X19_Y14_N3
\Datapath_inst|Regs_inst|s_banco_regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\);

-- Location: LCCOMB_X19_Y14_N24
\Datapath_inst|Regs_inst|s_banco_regs[21][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][0]~feeder_combout\ = \Datapath_inst|s_write_data_reg[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~feeder_combout\);

-- Location: FF_X19_Y14_N25
\Datapath_inst|Regs_inst|s_banco_regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\);

-- Location: LCCOMB_X19_Y14_N2
\Datapath_inst|Regs_inst|oREGA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~0_combout\);

-- Location: FF_X18_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\);

-- Location: FF_X22_Y17_N25
\Datapath_inst|Regs_inst|s_banco_regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\);

-- Location: LCCOMB_X19_Y14_N28
\Datapath_inst|Regs_inst|oREGA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~1_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[0]~0_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[0]~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[0]~0_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~1_combout\);

-- Location: FF_X13_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\);

-- Location: FF_X16_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\);

-- Location: FF_X16_Y17_N21
\Datapath_inst|Regs_inst|s_banco_regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\);

-- Location: LCCOMB_X12_Y14_N6
\Datapath_inst|Regs_inst|s_banco_regs[23][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][0]~feeder_combout\ = \Datapath_inst|s_write_data_reg[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~feeder_combout\);

-- Location: FF_X12_Y14_N7
\Datapath_inst|Regs_inst|s_banco_regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\);

-- Location: LCCOMB_X16_Y17_N20
\Datapath_inst|Regs_inst|oREGA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~7_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~7_combout\);

-- Location: LCCOMB_X16_Y14_N16
\Datapath_inst|Regs_inst|oREGA[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~8_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[0]~7_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[0]~7_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[0]~7_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~8_combout\);

-- Location: FF_X12_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\);

-- Location: FF_X13_Y14_N13
\Datapath_inst|Regs_inst|s_banco_regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\);

-- Location: FF_X14_Y14_N5
\Datapath_inst|Regs_inst|s_banco_regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\);

-- Location: FF_X14_Y14_N3
\Datapath_inst|Regs_inst|s_banco_regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\);

-- Location: LCCOMB_X14_Y14_N2
\Datapath_inst|Regs_inst|oREGA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~2_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~2_combout\);

-- Location: LCCOMB_X13_Y14_N12
\Datapath_inst|Regs_inst|oREGA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~3_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[0]~2_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[0]~2_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[0]~2_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~3_combout\);

-- Location: FF_X18_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\);

-- Location: FF_X22_Y14_N13
\Datapath_inst|Regs_inst|s_banco_regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\);

-- Location: FF_X19_Y17_N25
\Datapath_inst|Regs_inst|s_banco_regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\);

-- Location: FF_X22_Y17_N27
\Datapath_inst|Regs_inst|s_banco_regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[0]~0_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\);

-- Location: LCCOMB_X19_Y17_N24
\Datapath_inst|Regs_inst|oREGA[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~4_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\)) # 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~4_combout\);

-- Location: LCCOMB_X22_Y14_N12
\Datapath_inst|Regs_inst|oREGA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~5_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[0]~4_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[0]~4_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[0]~4_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~5_combout\);

-- Location: LCCOMB_X19_Y14_N22
\Datapath_inst|Regs_inst|oREGA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~6_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[0]~3_combout\)) # 
-- (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[0]~3_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[0]~5_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~6_combout\);

-- Location: LCCOMB_X19_Y14_N8
\Datapath_inst|Regs_inst|oREGA[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~9_combout\ = (\Datapath_inst|Regs_inst|oREGA[0]~6_combout\ & (((\Datapath_inst|Regs_inst|oREGA[0]~8_combout\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[0]~6_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[0]~1_combout\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[0]~1_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[0]~8_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[0]~6_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[0]~9_combout\);

-- Location: LCCOMB_X24_Y14_N28
\Datapath_inst|Regs_inst|oREGA[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[0]~20_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[0]~9_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[0]~19_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Regs_inst|oREGA[0]~9_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[0]~20_combout\);

-- Location: FF_X24_Y14_N29
\Datapath_inst|A_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[0]~20_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(0));

-- Location: LCCOMB_X24_Y14_N18
\Datapath_inst|s_alu_a[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[0]~0_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(0))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(0),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(0),
	combout => \Datapath_inst|s_alu_a[0]~0_combout\);

-- Location: LCCOMB_X31_Y17_N20
\Datapath_inst|ALU_inst|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~35_combout\ = ((\Datapath_inst|ALU_inst|Add0~34_combout\ $ (\Datapath_inst|s_alu_a[1]~31_combout\ $ (!\Datapath_inst|ALU_inst|Add0~33\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~36\ = CARRY((\Datapath_inst|ALU_inst|Add0~34_combout\ & ((\Datapath_inst|s_alu_a[1]~31_combout\) # (!\Datapath_inst|ALU_inst|Add0~33\))) # (!\Datapath_inst|ALU_inst|Add0~34_combout\ & (\Datapath_inst|s_alu_a[1]~31_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~34_combout\,
	datab => \Datapath_inst|s_alu_a[1]~31_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~33\,
	combout => \Datapath_inst|ALU_inst|Add0~35_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~36\);

-- Location: LCCOMB_X31_Y17_N22
\Datapath_inst|ALU_inst|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~38_combout\ = (\Datapath_inst|ALU_inst|Add0~37_combout\ & ((\Datapath_inst|s_alu_a[2]~30_combout\ & (\Datapath_inst|ALU_inst|Add0~36\ & VCC)) # (!\Datapath_inst|s_alu_a[2]~30_combout\ & (!\Datapath_inst|ALU_inst|Add0~36\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~37_combout\ & ((\Datapath_inst|s_alu_a[2]~30_combout\ & (!\Datapath_inst|ALU_inst|Add0~36\)) # (!\Datapath_inst|s_alu_a[2]~30_combout\ & ((\Datapath_inst|ALU_inst|Add0~36\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~39\ = CARRY((\Datapath_inst|ALU_inst|Add0~37_combout\ & (!\Datapath_inst|s_alu_a[2]~30_combout\ & !\Datapath_inst|ALU_inst|Add0~36\)) # (!\Datapath_inst|ALU_inst|Add0~37_combout\ & ((!\Datapath_inst|ALU_inst|Add0~36\) # 
-- (!\Datapath_inst|s_alu_a[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~37_combout\,
	datab => \Datapath_inst|s_alu_a[2]~30_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~36\,
	combout => \Datapath_inst|ALU_inst|Add0~38_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~39\);

-- Location: LCCOMB_X31_Y17_N24
\Datapath_inst|ALU_inst|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~41_combout\ = ((\Datapath_inst|s_alu_a[3]~29_combout\ $ (\Datapath_inst|ALU_inst|Add0~40_combout\ $ (!\Datapath_inst|ALU_inst|Add0~39\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~42\ = CARRY((\Datapath_inst|s_alu_a[3]~29_combout\ & ((\Datapath_inst|ALU_inst|Add0~40_combout\) # (!\Datapath_inst|ALU_inst|Add0~39\))) # (!\Datapath_inst|s_alu_a[3]~29_combout\ & (\Datapath_inst|ALU_inst|Add0~40_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[3]~29_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~40_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~39\,
	combout => \Datapath_inst|ALU_inst|Add0~41_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~42\);

-- Location: LCCOMB_X31_Y17_N26
\Datapath_inst|ALU_inst|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~44_combout\ = (\Datapath_inst|ALU_inst|Add0~43_combout\ & ((\Datapath_inst|s_alu_a[4]~28_combout\ & (\Datapath_inst|ALU_inst|Add0~42\ & VCC)) # (!\Datapath_inst|s_alu_a[4]~28_combout\ & (!\Datapath_inst|ALU_inst|Add0~42\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~43_combout\ & ((\Datapath_inst|s_alu_a[4]~28_combout\ & (!\Datapath_inst|ALU_inst|Add0~42\)) # (!\Datapath_inst|s_alu_a[4]~28_combout\ & ((\Datapath_inst|ALU_inst|Add0~42\) # (GND)))))
-- \Datapath_inst|ALU_inst|Add0~45\ = CARRY((\Datapath_inst|ALU_inst|Add0~43_combout\ & (!\Datapath_inst|s_alu_a[4]~28_combout\ & !\Datapath_inst|ALU_inst|Add0~42\)) # (!\Datapath_inst|ALU_inst|Add0~43_combout\ & ((!\Datapath_inst|ALU_inst|Add0~42\) # 
-- (!\Datapath_inst|s_alu_a[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~43_combout\,
	datab => \Datapath_inst|s_alu_a[4]~28_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~42\,
	combout => \Datapath_inst|ALU_inst|Add0~44_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~45\);

-- Location: LCCOMB_X31_Y17_N28
\Datapath_inst|ALU_inst|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~47_combout\ = ((\Datapath_inst|s_alu_a[5]~27_combout\ $ (\Datapath_inst|ALU_inst|Add0~46_combout\ $ (!\Datapath_inst|ALU_inst|Add0~45\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~48\ = CARRY((\Datapath_inst|s_alu_a[5]~27_combout\ & ((\Datapath_inst|ALU_inst|Add0~46_combout\) # (!\Datapath_inst|ALU_inst|Add0~45\))) # (!\Datapath_inst|s_alu_a[5]~27_combout\ & (\Datapath_inst|ALU_inst|Add0~46_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[5]~27_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~46_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~45\,
	combout => \Datapath_inst|ALU_inst|Add0~47_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~48\);

-- Location: LCCOMB_X31_Y17_N30
\Datapath_inst|ALU_inst|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~50_combout\ = (\Datapath_inst|s_alu_a[6]~26_combout\ & ((\Datapath_inst|ALU_inst|Add0~49_combout\ & (\Datapath_inst|ALU_inst|Add0~48\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~49_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~48\)))) # (!\Datapath_inst|s_alu_a[6]~26_combout\ & ((\Datapath_inst|ALU_inst|Add0~49_combout\ & (!\Datapath_inst|ALU_inst|Add0~48\)) # (!\Datapath_inst|ALU_inst|Add0~49_combout\ & ((\Datapath_inst|ALU_inst|Add0~48\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~51\ = CARRY((\Datapath_inst|s_alu_a[6]~26_combout\ & (!\Datapath_inst|ALU_inst|Add0~49_combout\ & !\Datapath_inst|ALU_inst|Add0~48\)) # (!\Datapath_inst|s_alu_a[6]~26_combout\ & ((!\Datapath_inst|ALU_inst|Add0~48\) # 
-- (!\Datapath_inst|ALU_inst|Add0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[6]~26_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~49_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~48\,
	combout => \Datapath_inst|ALU_inst|Add0~50_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~51\);

-- Location: LCCOMB_X31_Y16_N0
\Datapath_inst|ALU_inst|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~53_combout\ = ((\Datapath_inst|s_alu_a[7]~25_combout\ $ (\Datapath_inst|ALU_inst|Add0~52_combout\ $ (!\Datapath_inst|ALU_inst|Add0~51\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~54\ = CARRY((\Datapath_inst|s_alu_a[7]~25_combout\ & ((\Datapath_inst|ALU_inst|Add0~52_combout\) # (!\Datapath_inst|ALU_inst|Add0~51\))) # (!\Datapath_inst|s_alu_a[7]~25_combout\ & (\Datapath_inst|ALU_inst|Add0~52_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[7]~25_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~52_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~51\,
	combout => \Datapath_inst|ALU_inst|Add0~53_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~54\);

-- Location: LCCOMB_X31_Y16_N2
\Datapath_inst|ALU_inst|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~56_combout\ = (\Datapath_inst|s_alu_a[8]~24_combout\ & ((\Datapath_inst|ALU_inst|Add0~55_combout\ & (\Datapath_inst|ALU_inst|Add0~54\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~55_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~54\)))) # (!\Datapath_inst|s_alu_a[8]~24_combout\ & ((\Datapath_inst|ALU_inst|Add0~55_combout\ & (!\Datapath_inst|ALU_inst|Add0~54\)) # (!\Datapath_inst|ALU_inst|Add0~55_combout\ & ((\Datapath_inst|ALU_inst|Add0~54\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~57\ = CARRY((\Datapath_inst|s_alu_a[8]~24_combout\ & (!\Datapath_inst|ALU_inst|Add0~55_combout\ & !\Datapath_inst|ALU_inst|Add0~54\)) # (!\Datapath_inst|s_alu_a[8]~24_combout\ & ((!\Datapath_inst|ALU_inst|Add0~54\) # 
-- (!\Datapath_inst|ALU_inst|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[8]~24_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~55_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~54\,
	combout => \Datapath_inst|ALU_inst|Add0~56_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~57\);

-- Location: LCCOMB_X31_Y16_N4
\Datapath_inst|ALU_inst|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~58_combout\ = ((\Datapath_inst|ALU_inst|Add0~113_combout\ $ (\Datapath_inst|s_alu_a[9]~23_combout\ $ (!\Datapath_inst|ALU_inst|Add0~57\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~59\ = CARRY((\Datapath_inst|ALU_inst|Add0~113_combout\ & ((\Datapath_inst|s_alu_a[9]~23_combout\) # (!\Datapath_inst|ALU_inst|Add0~57\))) # (!\Datapath_inst|ALU_inst|Add0~113_combout\ & (\Datapath_inst|s_alu_a[9]~23_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~113_combout\,
	datab => \Datapath_inst|s_alu_a[9]~23_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~57\,
	combout => \Datapath_inst|ALU_inst|Add0~58_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~59\);

-- Location: LCCOMB_X31_Y16_N6
\Datapath_inst|ALU_inst|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~60_combout\ = (\Datapath_inst|s_alu_a[10]~22_combout\ & ((\Datapath_inst|ALU_inst|Add0~114_combout\ & (\Datapath_inst|ALU_inst|Add0~59\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~114_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~59\)))) # (!\Datapath_inst|s_alu_a[10]~22_combout\ & ((\Datapath_inst|ALU_inst|Add0~114_combout\ & (!\Datapath_inst|ALU_inst|Add0~59\)) # (!\Datapath_inst|ALU_inst|Add0~114_combout\ & ((\Datapath_inst|ALU_inst|Add0~59\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~61\ = CARRY((\Datapath_inst|s_alu_a[10]~22_combout\ & (!\Datapath_inst|ALU_inst|Add0~114_combout\ & !\Datapath_inst|ALU_inst|Add0~59\)) # (!\Datapath_inst|s_alu_a[10]~22_combout\ & ((!\Datapath_inst|ALU_inst|Add0~59\) # 
-- (!\Datapath_inst|ALU_inst|Add0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[10]~22_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~114_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~59\,
	combout => \Datapath_inst|ALU_inst|Add0~60_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~61\);

-- Location: LCCOMB_X31_Y16_N8
\Datapath_inst|ALU_inst|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~63_combout\ = ((\Datapath_inst|s_alu_a[11]~21_combout\ $ (\Datapath_inst|ALU_inst|Add0~62_combout\ $ (!\Datapath_inst|ALU_inst|Add0~61\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~64\ = CARRY((\Datapath_inst|s_alu_a[11]~21_combout\ & ((\Datapath_inst|ALU_inst|Add0~62_combout\) # (!\Datapath_inst|ALU_inst|Add0~61\))) # (!\Datapath_inst|s_alu_a[11]~21_combout\ & (\Datapath_inst|ALU_inst|Add0~62_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[11]~21_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~62_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~61\,
	combout => \Datapath_inst|ALU_inst|Add0~63_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~64\);

-- Location: LCCOMB_X31_Y16_N10
\Datapath_inst|ALU_inst|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~66_combout\ = (\Datapath_inst|s_alu_a[12]~20_combout\ & ((\Datapath_inst|ALU_inst|Add0~65_combout\ & (\Datapath_inst|ALU_inst|Add0~64\ & VCC)) # (!\Datapath_inst|ALU_inst|Add0~65_combout\ & 
-- (!\Datapath_inst|ALU_inst|Add0~64\)))) # (!\Datapath_inst|s_alu_a[12]~20_combout\ & ((\Datapath_inst|ALU_inst|Add0~65_combout\ & (!\Datapath_inst|ALU_inst|Add0~64\)) # (!\Datapath_inst|ALU_inst|Add0~65_combout\ & ((\Datapath_inst|ALU_inst|Add0~64\) # 
-- (GND)))))
-- \Datapath_inst|ALU_inst|Add0~67\ = CARRY((\Datapath_inst|s_alu_a[12]~20_combout\ & (!\Datapath_inst|ALU_inst|Add0~65_combout\ & !\Datapath_inst|ALU_inst|Add0~64\)) # (!\Datapath_inst|s_alu_a[12]~20_combout\ & ((!\Datapath_inst|ALU_inst|Add0~64\) # 
-- (!\Datapath_inst|ALU_inst|Add0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[12]~20_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~65_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~64\,
	combout => \Datapath_inst|ALU_inst|Add0~66_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~67\);

-- Location: LCCOMB_X31_Y16_N12
\Datapath_inst|ALU_inst|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~69_combout\ = ((\Datapath_inst|ALU_inst|Add0~68_combout\ $ (\Datapath_inst|s_alu_a[13]~19_combout\ $ (!\Datapath_inst|ALU_inst|Add0~67\)))) # (GND)
-- \Datapath_inst|ALU_inst|Add0~70\ = CARRY((\Datapath_inst|ALU_inst|Add0~68_combout\ & ((\Datapath_inst|s_alu_a[13]~19_combout\) # (!\Datapath_inst|ALU_inst|Add0~67\))) # (!\Datapath_inst|ALU_inst|Add0~68_combout\ & (\Datapath_inst|s_alu_a[13]~19_combout\ & 
-- !\Datapath_inst|ALU_inst|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~68_combout\,
	datab => \Datapath_inst|s_alu_a[13]~19_combout\,
	datad => VCC,
	cin => \Datapath_inst|ALU_inst|Add0~67\,
	combout => \Datapath_inst|ALU_inst|Add0~69_combout\,
	cout => \Datapath_inst|ALU_inst|Add0~70\);

-- Location: LCCOMB_X30_Y13_N30
\Datapath_inst|ALU_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux17~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[14]~18_combout\) # ((!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux17~1_combout\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (\Datapath_inst|s_alu_a[14]~18_combout\ & \Datapath_inst|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|s_alu_a[14]~18_combout\,
	datad => \Datapath_inst|Mux17~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux17~0_combout\);

-- Location: LCCOMB_X31_Y12_N26
\Datapath_inst|ALU_inst|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux17~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~72_combout\) # ((\Datapath_inst|ALU_inst|Mux17~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (((\Datapath_inst|ALU_inst|Mux17~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~72_combout\,
	datac => \Datapath_inst|ALU_inst|Mux17~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux17~1_combout\);

-- Location: FF_X31_Y12_N27
\Datapath_inst|ALUOut_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux17~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(14));

-- Location: LCCOMB_X29_Y10_N30
\Datapath_inst|s_write_data_reg[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[14]~18_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(14),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14),
	combout => \Datapath_inst|s_write_data_reg[14]~18_combout\);

-- Location: FF_X16_Y12_N7
\Datapath_inst|Regs_inst|s_banco_regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[14]~18_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\);

-- Location: LCCOMB_X17_Y12_N26
\Datapath_inst|Regs_inst|oREGB[14]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~378_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~378_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Datapath_inst|Regs_inst|oREGB[14]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~379_combout\ = (\Datapath_inst|Regs_inst|oREGB[14]~378_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[14]~378_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][14]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[14]~378_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~379_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Datapath_inst|Regs_inst|oREGB[14]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~380_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~380_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Datapath_inst|Regs_inst|oREGB[14]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~381_combout\ = (\Datapath_inst|Regs_inst|oREGB[14]~380_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[14]~380_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[14]~380_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~381_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Datapath_inst|Regs_inst|oREGB[14]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~382_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~382_combout\);

-- Location: LCCOMB_X19_Y15_N8
\Datapath_inst|Regs_inst|oREGB[14]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~383_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[14]~382_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[14]~382_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[14]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~382_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~383_combout\);

-- Location: LCCOMB_X22_Y15_N4
\Datapath_inst|Regs_inst|oREGB[14]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~384_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[14]~381_combout\) # ((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|oREGB[14]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[14]~381_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[14]~383_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~384_combout\);

-- Location: LCCOMB_X12_Y12_N28
\Datapath_inst|Regs_inst|oREGB[14]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~385_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~385_combout\);

-- Location: LCCOMB_X13_Y14_N4
\Datapath_inst|Regs_inst|oREGB[14]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~386_combout\ = (\Datapath_inst|Regs_inst|oREGB[14]~385_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[14]~385_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[14]~385_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~386_combout\);

-- Location: LCCOMB_X19_Y12_N20
\Datapath_inst|Regs_inst|oREGB[14]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~387_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[14]~384_combout\ & ((\Datapath_inst|Regs_inst|oREGB[14]~386_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[14]~384_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[14]~379_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[14]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[14]~379_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[14]~384_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~386_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~387_combout\);

-- Location: LCCOMB_X23_Y6_N28
\Datapath_inst|Regs_inst|oREGB[14]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~388_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~388_combout\);

-- Location: LCCOMB_X25_Y6_N16
\Datapath_inst|Regs_inst|oREGB[14]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~389_combout\ = (\Datapath_inst|Regs_inst|oREGB[14]~388_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[14]~388_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[14]~388_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~389_combout\);

-- Location: LCCOMB_X28_Y9_N20
\Datapath_inst|Regs_inst|oREGB[14]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~392_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][14]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][14]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~392_combout\);

-- Location: LCCOMB_X29_Y9_N22
\Datapath_inst|Regs_inst|oREGB[14]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~393_combout\ = (\Datapath_inst|Regs_inst|oREGB[14]~392_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22) & \Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~392_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~393_combout\);

-- Location: LCCOMB_X29_Y9_N0
\Datapath_inst|Regs_inst|oREGB[14]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~390_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~390_combout\);

-- Location: LCCOMB_X29_Y10_N24
\Datapath_inst|Regs_inst|oREGB[14]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~391_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[14]~390_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[14]~390_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[14]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][14]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~390_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~391_combout\);

-- Location: LCCOMB_X29_Y9_N24
\Datapath_inst|Regs_inst|oREGB[14]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~394_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|oREGB[14]~391_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[14]~393_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[14]~393_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~391_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~394_combout\);

-- Location: LCCOMB_X21_Y7_N18
\Datapath_inst|Regs_inst|oREGB[14]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~395_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][14]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[14]~395_combout\);

-- Location: LCCOMB_X26_Y6_N28
\Datapath_inst|Regs_inst|oREGB[14]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~396_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[14]~395_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[14]~395_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[14]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][14]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][14]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~395_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~396_combout\);

-- Location: LCCOMB_X26_Y6_N22
\Datapath_inst|Regs_inst|oREGB[14]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~397_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[14]~394_combout\ & ((\Datapath_inst|Regs_inst|oREGB[14]~396_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[14]~394_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[14]~389_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[14]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[14]~389_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[14]~394_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~396_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~397_combout\);

-- Location: LCCOMB_X26_Y12_N12
\Datapath_inst|Regs_inst|oREGB[14]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[14]~398_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[14]~387_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[14]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[14]~387_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[14]~397_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[14]~398_combout\);

-- Location: FF_X26_Y12_N13
\Datapath_inst|B_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[14]~398_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(14));

-- Location: FF_X28_Y12_N23
\Datapath_inst|IR_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(17),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(17));

-- Location: LCCOMB_X21_Y11_N28
\Datapath_inst|Regs_inst|s_banco_regs~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~35_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(28),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~35_combout\);

-- Location: LCCOMB_X18_Y10_N22
\Datapath_inst|Regs_inst|s_banco_regs[3][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[3][28]~feeder_combout\ = \Datapath_inst|Regs_inst|s_banco_regs~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Regs_inst|s_banco_regs~35_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[3][28]~feeder_combout\);

-- Location: FF_X18_Y10_N23
\Datapath_inst|Regs_inst|s_banco_regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[3][28]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\);

-- Location: FF_X21_Y6_N29
\Datapath_inst|Regs_inst|s_banco_regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\);

-- Location: LCCOMB_X21_Y6_N28
\Datapath_inst|Regs_inst|oREGA[28]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~98_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~98_combout\);

-- Location: FF_X21_Y11_N29
\Datapath_inst|Regs_inst|s_banco_regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~35_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\);

-- Location: LCCOMB_X21_Y6_N30
\Datapath_inst|Regs_inst|oREGA[28]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~99_combout\ = (\Datapath_inst|Regs_inst|oREGA[28]~98_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16) & \Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[28]~98_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~99_combout\);

-- Location: LCCOMB_X22_Y14_N28
\Datapath_inst|Regs_inst|oREGA[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~100_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[28]~97_combout\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(18) & \Datapath_inst|Regs_inst|oREGA[28]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[28]~97_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[28]~99_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~100_combout\);

-- Location: LCCOMB_X22_Y14_N6
\Datapath_inst|Regs_inst|oREGA[28]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~103_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[28]~100_combout\ & (\Datapath_inst|Regs_inst|oREGA[28]~102_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[28]~100_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[28]~95_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[28]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[28]~102_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[28]~95_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~100_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~103_combout\);

-- Location: FF_X21_Y16_N15
\Datapath_inst|Regs_inst|s_banco_regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\);

-- Location: FF_X22_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\);

-- Location: FF_X23_Y17_N5
\Datapath_inst|Regs_inst|s_banco_regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\);

-- Location: FF_X23_Y17_N19
\Datapath_inst|Regs_inst|s_banco_regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\);

-- Location: LCCOMB_X23_Y17_N18
\Datapath_inst|Regs_inst|oREGA[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~88_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~88_combout\);

-- Location: LCCOMB_X22_Y14_N8
\Datapath_inst|Regs_inst|oREGA[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~89_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[28]~88_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[28]~88_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[28]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~88_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~89_combout\);

-- Location: FF_X12_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\);

-- Location: FF_X14_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\);

-- Location: FF_X14_Y14_N23
\Datapath_inst|Regs_inst|s_banco_regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\);

-- Location: LCCOMB_X14_Y14_N22
\Datapath_inst|Regs_inst|oREGA[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~86_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~86_combout\);

-- Location: FF_X13_Y14_N17
\Datapath_inst|Regs_inst|s_banco_regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\);

-- Location: LCCOMB_X13_Y14_N16
\Datapath_inst|Regs_inst|oREGA[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~87_combout\ = (\Datapath_inst|Regs_inst|oREGA[28]~86_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[28]~86_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[28]~86_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~87_combout\);

-- Location: LCCOMB_X22_Y14_N10
\Datapath_inst|Regs_inst|oREGA[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~90_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[28]~87_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[28]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[28]~89_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~87_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~90_combout\);

-- Location: FF_X21_Y16_N5
\Datapath_inst|Regs_inst|s_banco_regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\);

-- Location: FF_X22_Y17_N17
\Datapath_inst|Regs_inst|s_banco_regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\);

-- Location: FF_X22_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\);

-- Location: LCCOMB_X22_Y13_N0
\Datapath_inst|Regs_inst|s_banco_regs[21][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][28]~feeder_combout\ = \Datapath_inst|s_write_data_reg[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][28]~feeder_combout\);

-- Location: FF_X22_Y13_N1
\Datapath_inst|Regs_inst|s_banco_regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][28]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\);

-- Location: LCCOMB_X22_Y13_N22
\Datapath_inst|Regs_inst|oREGA[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~84_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~84_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Datapath_inst|Regs_inst|oREGA[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~85_combout\ = (\Datapath_inst|Regs_inst|oREGA[28]~84_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[28]~84_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[28]~84_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~85_combout\);

-- Location: FF_X13_Y12_N9
\Datapath_inst|Regs_inst|s_banco_regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\);

-- Location: FF_X13_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\);

-- Location: LCCOMB_X12_Y14_N8
\Datapath_inst|Regs_inst|s_banco_regs[23][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][28]~feeder_combout\ = \Datapath_inst|s_write_data_reg[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][28]~feeder_combout\);

-- Location: FF_X12_Y14_N9
\Datapath_inst|Regs_inst|s_banco_regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][28]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\);

-- Location: FF_X13_Y12_N27
\Datapath_inst|Regs_inst|s_banco_regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\);

-- Location: LCCOMB_X13_Y12_N26
\Datapath_inst|Regs_inst|oREGA[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~91_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[28]~91_combout\);

-- Location: LCCOMB_X13_Y14_N8
\Datapath_inst|Regs_inst|oREGA[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~92_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[28]~91_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[28]~91_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[28]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~91_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~92_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Datapath_inst|Regs_inst|oREGA[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~93_combout\ = (\Datapath_inst|Regs_inst|oREGA[28]~90_combout\ & (((\Datapath_inst|Regs_inst|oREGA[28]~92_combout\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[28]~90_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[28]~85_combout\ & (\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[28]~90_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[28]~85_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[28]~92_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~93_combout\);

-- Location: LCCOMB_X26_Y15_N14
\Datapath_inst|Regs_inst|oREGA[28]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[28]~104_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[28]~93_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[28]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[28]~103_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[28]~93_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[28]~104_combout\);

-- Location: FF_X26_Y15_N15
\Datapath_inst|A_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[28]~104_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(28));

-- Location: LCCOMB_X30_Y15_N20
\Datapath_inst|s_alu_a[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[28]~4_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(28)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|PC_reg|reg_out\(28),
	datac => \Datapath_inst|A_reg|reg_out\(28),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[28]~4_combout\);

-- Location: LCCOMB_X30_Y15_N8
\Datapath_inst|ALU_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux3~0_combout\ = (\Datapath_inst|Mux3~0_combout\ & ((\Datapath_inst|s_alu_a[28]~4_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux3~0_combout\ & 
-- (\Datapath_inst|s_alu_a[28]~4_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux3~0_combout\,
	datab => \Datapath_inst|s_alu_a[28]~4_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y15_N30
\Datapath_inst|ALU_inst|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux3~1_combout\ = (\Datapath_inst|ALU_inst|Add0~105_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux3~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~105_combout\ & (\Datapath_inst|ALU_inst|Mux3~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~105_combout\,
	datab => \Datapath_inst|ALU_inst|Mux3~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux3~1_combout\);

-- Location: FF_X30_Y15_N31
\Datapath_inst|ALUOut_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux3~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(28));

-- Location: LCCOMB_X21_Y11_N4
\Datapath_inst|s_write_data_reg[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[28]~4_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(28),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28),
	combout => \Datapath_inst|s_write_data_reg[28]~4_combout\);

-- Location: FF_X17_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[28]~4_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\);

-- Location: LCCOMB_X19_Y6_N18
\Datapath_inst|Regs_inst|oREGB[28]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~94_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~94_combout\);

-- Location: LCCOMB_X18_Y6_N16
\Datapath_inst|Regs_inst|oREGB[28]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~95_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[28]~94_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[28]~94_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[28]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~94_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~95_combout\);

-- Location: LCCOMB_X18_Y10_N16
\Datapath_inst|Regs_inst|oREGB[28]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~96_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~96_combout\);

-- Location: LCCOMB_X18_Y7_N20
\Datapath_inst|Regs_inst|oREGB[28]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~97_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[28]~96_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[28]~96_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[28]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~96_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~97_combout\);

-- Location: LCCOMB_X16_Y10_N20
\Datapath_inst|Regs_inst|oREGB[28]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~98_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~98_combout\);

-- Location: LCCOMB_X18_Y10_N12
\Datapath_inst|Regs_inst|oREGB[28]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~99_combout\ = (\Datapath_inst|Regs_inst|oREGB[28]~98_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[28]~98_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[4][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~99_combout\);

-- Location: LCCOMB_X18_Y10_N14
\Datapath_inst|Regs_inst|oREGB[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~100_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|oREGB[28]~97_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[28]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[28]~97_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~99_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~100_combout\);

-- Location: LCCOMB_X21_Y7_N28
\Datapath_inst|Regs_inst|oREGB[28]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~101_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~101_combout\);

-- Location: LCCOMB_X17_Y10_N12
\Datapath_inst|Regs_inst|oREGB[28]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~102_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[28]~101_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[28]~101_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[28]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][28]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][28]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~101_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~102_combout\);

-- Location: LCCOMB_X18_Y10_N24
\Datapath_inst|Regs_inst|oREGB[28]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~103_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[28]~100_combout\ & ((\Datapath_inst|Regs_inst|oREGB[28]~102_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[28]~100_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[28]~95_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[28]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[28]~95_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[28]~100_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~102_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~103_combout\);

-- Location: LCCOMB_X14_Y14_N20
\Datapath_inst|Regs_inst|oREGB[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~84_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~84_combout\);

-- Location: LCCOMB_X13_Y12_N8
\Datapath_inst|Regs_inst|oREGB[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~85_combout\ = (\Datapath_inst|Regs_inst|oREGB[28]~84_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[28]~84_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[28]~84_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~85_combout\);

-- Location: LCCOMB_X21_Y16_N14
\Datapath_inst|Regs_inst|oREGB[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~86_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~86_combout\);

-- Location: LCCOMB_X21_Y16_N4
\Datapath_inst|Regs_inst|oREGB[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~87_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[28]~86_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[28]~86_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[28]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[28]~86_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~87_combout\);

-- Location: LCCOMB_X23_Y17_N4
\Datapath_inst|Regs_inst|oREGB[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~88_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~88_combout\);

-- Location: LCCOMB_X22_Y17_N16
\Datapath_inst|Regs_inst|oREGB[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~89_combout\ = (\Datapath_inst|Regs_inst|oREGB[28]~88_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[28]~88_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[28]~88_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[17][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~89_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Datapath_inst|Regs_inst|oREGB[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~90_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[28]~87_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[28]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[28]~87_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|Regs_inst|oREGB[28]~89_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~90_combout\);

-- Location: LCCOMB_X12_Y14_N22
\Datapath_inst|Regs_inst|oREGB[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~91_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][28]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][28]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[28]~91_combout\);

-- Location: LCCOMB_X13_Y14_N30
\Datapath_inst|Regs_inst|oREGB[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~92_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[28]~91_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[28]~91_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[28]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[28]~91_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][28]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][28]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~92_combout\);

-- Location: LCCOMB_X13_Y12_N24
\Datapath_inst|Regs_inst|oREGB[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~93_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[28]~90_combout\ & ((\Datapath_inst|Regs_inst|oREGB[28]~92_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[28]~90_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[28]~85_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[28]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[28]~85_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[28]~90_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~92_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~93_combout\);

-- Location: LCCOMB_X28_Y10_N16
\Datapath_inst|Regs_inst|oREGB[28]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[28]~104_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[28]~93_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[28]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(24),
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[28]~103_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[28]~93_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[28]~104_combout\);

-- Location: FF_X28_Y10_N17
\Datapath_inst|B_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[28]~104_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(28));

-- Location: FF_X29_Y12_N27
\Datapath_inst|IR_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(31),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(31));

-- Location: LCCOMB_X28_Y12_N2
\Datapath_inst|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~3_combout\ = (\Datapath_inst|Mux12~0_combout\ & (((!\Datapath_inst|Mux12~2_combout\)))) # (!\Datapath_inst|Mux12~0_combout\ & (!\Datapath_inst|IR_reg|reg_out\(3) & (\Datapath_inst|Mux12~2_combout\ & 
-- \Datapath_inst|IR_reg|reg_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(3),
	datab => \Datapath_inst|Mux12~0_combout\,
	datac => \Datapath_inst|Mux12~2_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(31),
	combout => \Datapath_inst|Mux12~3_combout\);

-- Location: LCCOMB_X26_Y12_N6
\Datapath_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux18~0_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(13),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux18~0_combout\);

-- Location: LCCOMB_X25_Y12_N14
\Datapath_inst|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux18~1_combout\ = (\Datapath_inst|Mux18~0_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)) # (!\Datapath_inst|Mux12~1_combout\))) # (!\Datapath_inst|Mux18~0_combout\ & (\Datapath_inst|Mux12~1_combout\ & 
-- ((\Datapath_inst|IR_reg|reg_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux18~0_combout\,
	datab => \Datapath_inst|Mux12~1_combout\,
	datac => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(13),
	combout => \Datapath_inst|Mux18~1_combout\);

-- Location: LCCOMB_X30_Y13_N22
\Datapath_inst|ALU_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux18~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[13]~19_combout\) # ((\Datapath_inst|Mux18~1_combout\ & !\Controller_inst|pr_state.ST_FETCH_2~q\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (\Datapath_inst|Mux18~1_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|s_alu_a[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux18~1_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|s_alu_a[13]~19_combout\,
	combout => \Datapath_inst|ALU_inst|Mux18~0_combout\);

-- Location: LCCOMB_X31_Y12_N4
\Datapath_inst|ALU_inst|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux18~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~69_combout\) # ((\Datapath_inst|ALU_inst|Mux18~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (\Datapath_inst|ALU_inst|Mux18~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Mux18~0_combout\,
	datac => \Datapath_inst|ALU_inst|Add0~69_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux18~1_combout\);

-- Location: FF_X31_Y12_N5
\Datapath_inst|ALUOut_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux18~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(13));

-- Location: LCCOMB_X30_Y9_N30
\Datapath_inst|s_write_data_reg[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[13]~19_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(13),
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(13),
	combout => \Datapath_inst|s_write_data_reg[13]~19_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Datapath_inst|Regs_inst|s_banco_regs[27][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][13]~feeder_combout\ = \Datapath_inst|s_write_data_reg[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[13]~19_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][13]~feeder_combout\);

-- Location: FF_X16_Y12_N11
\Datapath_inst|Regs_inst|s_banco_regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][13]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\);

-- Location: LCCOMB_X17_Y12_N6
\Datapath_inst|Regs_inst|oREGB[13]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~399_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~399_combout\);

-- Location: LCCOMB_X17_Y12_N14
\Datapath_inst|Regs_inst|oREGB[13]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~400_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[13]~399_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[13]~399_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[13]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~399_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~400_combout\);

-- Location: LCCOMB_X17_Y14_N14
\Datapath_inst|Regs_inst|oREGB[13]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~406_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~406_combout\);

-- Location: LCCOMB_X16_Y13_N22
\Datapath_inst|Regs_inst|oREGB[13]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~407_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[13]~406_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[13]~406_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[13]~406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[13]~406_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[31][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~407_combout\);

-- Location: LCCOMB_X12_Y11_N14
\Datapath_inst|Regs_inst|oREGB[13]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~403_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~403_combout\);

-- Location: LCCOMB_X12_Y11_N12
\Datapath_inst|Regs_inst|oREGB[13]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~404_combout\ = (\Datapath_inst|Regs_inst|oREGB[13]~403_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[13]~403_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][13]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[13]~403_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~404_combout\);

-- Location: LCCOMB_X18_Y14_N16
\Datapath_inst|Regs_inst|oREGB[13]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~401_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~401_combout\);

-- Location: LCCOMB_X18_Y16_N6
\Datapath_inst|Regs_inst|oREGB[13]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~402_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[13]~401_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[13]~401_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[13]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~401_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~402_combout\);

-- Location: LCCOMB_X18_Y12_N22
\Datapath_inst|Regs_inst|oREGB[13]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~405_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[13]~402_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[13]~404_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[13]~404_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[13]~402_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~405_combout\);

-- Location: LCCOMB_X17_Y12_N24
\Datapath_inst|Regs_inst|oREGB[13]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~408_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[13]~405_combout\ & ((\Datapath_inst|Regs_inst|oREGB[13]~407_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[13]~405_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[13]~400_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[13]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[13]~400_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[13]~407_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~405_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~408_combout\);

-- Location: LCCOMB_X21_Y9_N26
\Datapath_inst|Regs_inst|oREGB[13]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~409_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~409_combout\);

-- Location: LCCOMB_X26_Y9_N14
\Datapath_inst|Regs_inst|oREGB[13]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~410_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[13]~409_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[13]~409_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[13]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][13]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~409_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~410_combout\);

-- Location: LCCOMB_X22_Y7_N30
\Datapath_inst|Regs_inst|oREGB[13]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~416_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][13]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~416_combout\);

-- Location: LCCOMB_X26_Y7_N10
\Datapath_inst|Regs_inst|oREGB[13]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~417_combout\ = (\Datapath_inst|Regs_inst|oREGB[13]~416_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[13]~416_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][13]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[13]~416_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~417_combout\);

-- Location: LCCOMB_X25_Y13_N28
\Datapath_inst|Regs_inst|oREGB[13]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~413_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][13]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~413_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Datapath_inst|Regs_inst|oREGB[13]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~414_combout\ = (\Datapath_inst|Regs_inst|oREGB[13]~413_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[13]~413_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][13]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[13]~414_combout\);

-- Location: LCCOMB_X23_Y6_N4
\Datapath_inst|Regs_inst|oREGB[13]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~411_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~411_combout\);

-- Location: LCCOMB_X26_Y8_N12
\Datapath_inst|Regs_inst|oREGB[13]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~412_combout\ = (\Datapath_inst|Regs_inst|oREGB[13]~411_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[13]~411_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[13]~411_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][13]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][13]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~412_combout\);

-- Location: LCCOMB_X26_Y8_N24
\Datapath_inst|Regs_inst|oREGB[13]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~415_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|oREGB[13]~412_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[13]~414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[13]~414_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~412_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~415_combout\);

-- Location: LCCOMB_X26_Y8_N14
\Datapath_inst|Regs_inst|oREGB[13]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~418_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[13]~415_combout\ & ((\Datapath_inst|Regs_inst|oREGB[13]~417_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[13]~415_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[13]~410_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[13]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[13]~410_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[13]~417_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|oREGB[13]~415_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~418_combout\);

-- Location: LCCOMB_X26_Y12_N28
\Datapath_inst|Regs_inst|oREGB[13]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[13]~419_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[13]~408_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[13]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[13]~408_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[13]~418_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[13]~419_combout\);

-- Location: FF_X26_Y12_N29
\Datapath_inst|B_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[13]~419_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(13));

-- Location: FF_X28_Y12_N9
\Datapath_inst|IR_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(15),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(15));

-- Location: LCCOMB_X23_Y8_N28
\Datapath_inst|Regs_inst|oREGA[3]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~619_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~619_combout\);

-- Location: LCCOMB_X25_Y10_N10
\Datapath_inst|Regs_inst|oREGA[3]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~620_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~619_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\) # (!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[3]~619_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\ & ((\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[3]~619_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~620_combout\);

-- Location: FF_X22_Y10_N13
\Datapath_inst|Regs_inst|s_banco_regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\);

-- Location: FF_X22_Y10_N27
\Datapath_inst|Regs_inst|s_banco_regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\);

-- Location: FF_X16_Y9_N15
\Datapath_inst|Regs_inst|s_banco_regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\);

-- Location: FF_X16_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\);

-- Location: LCCOMB_X16_Y9_N0
\Datapath_inst|Regs_inst|oREGA[3]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~621_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~621_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Datapath_inst|Regs_inst|oREGA[3]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~622_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[3]~621_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[3]~621_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[3]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[3]~621_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~622_combout\);

-- Location: LCCOMB_X25_Y9_N0
\Datapath_inst|Regs_inst|s_banco_regs~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~66_combout\ = (\Reset~input_o\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3),
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(3),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs~66_combout\);

-- Location: FF_X25_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~66_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\);

-- Location: FF_X25_Y8_N17
\Datapath_inst|Regs_inst|s_banco_regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\);

-- Location: LCCOMB_X25_Y8_N16
\Datapath_inst|Regs_inst|oREGA[3]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~623_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~623_combout\);

-- Location: LCCOMB_X30_Y10_N14
\Datapath_inst|Regs_inst|s_banco_regs~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~67_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- ((\Datapath_inst|ALUOut_reg|reg_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(3),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~67_combout\);

-- Location: FF_X30_Y10_N15
\Datapath_inst|Regs_inst|s_banco_regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~67_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\);

-- Location: LCCOMB_X25_Y10_N28
\Datapath_inst|Regs_inst|oREGA[3]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~624_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~623_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[3]~623_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~624_combout\);

-- Location: LCCOMB_X25_Y10_N30
\Datapath_inst|Regs_inst|oREGA[3]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~625_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[3]~622_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[3]~624_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[3]~622_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[3]~624_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~625_combout\);

-- Location: FF_X23_Y10_N31
\Datapath_inst|Regs_inst|s_banco_regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\);

-- Location: FF_X23_Y10_N9
\Datapath_inst|Regs_inst|s_banco_regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\);

-- Location: LCCOMB_X23_Y10_N8
\Datapath_inst|Regs_inst|oREGA[3]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~626_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~626_combout\);

-- Location: FF_X26_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\);

-- Location: LCCOMB_X26_Y10_N28
\Datapath_inst|Regs_inst|oREGA[3]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~627_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~626_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[3]~626_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[3]~626_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~627_combout\);

-- Location: LCCOMB_X25_Y10_N12
\Datapath_inst|Regs_inst|oREGA[3]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~628_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[3]~625_combout\ & ((\Datapath_inst|Regs_inst|oREGA[3]~627_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[3]~625_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[3]~620_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[3]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[3]~620_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[3]~625_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[3]~627_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~628_combout\);

-- Location: LCCOMB_X11_Y11_N26
\Datapath_inst|Regs_inst|s_banco_regs[24][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][3]~feeder_combout\ = \Datapath_inst|s_write_data_reg[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][3]~feeder_combout\);

-- Location: FF_X11_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][3]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\);

-- Location: FF_X11_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\);

-- Location: FF_X12_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\);

-- Location: LCCOMB_X11_Y11_N0
\Datapath_inst|Regs_inst|oREGA[3]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~613_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~613_combout\);

-- Location: FF_X11_Y11_N23
\Datapath_inst|Regs_inst|s_banco_regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\);

-- Location: LCCOMB_X11_Y11_N22
\Datapath_inst|Regs_inst|oREGA[3]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~614_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~613_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[3]~613_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[3]~613_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~614_combout\);

-- Location: FF_X14_Y15_N29
\Datapath_inst|Regs_inst|s_banco_regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\);

-- Location: FF_X13_Y13_N17
\Datapath_inst|Regs_inst|s_banco_regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\);

-- Location: FF_X13_Y13_N3
\Datapath_inst|Regs_inst|s_banco_regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\);

-- Location: FF_X14_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\);

-- Location: LCCOMB_X14_Y14_N30
\Datapath_inst|Regs_inst|oREGA[3]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~611_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~611_combout\);

-- Location: LCCOMB_X13_Y13_N16
\Datapath_inst|Regs_inst|oREGA[3]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~612_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[3]~611_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[3]~611_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[3]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[3]~611_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~612_combout\);

-- Location: LCCOMB_X13_Y11_N12
\Datapath_inst|Regs_inst|oREGA[3]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~615_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[3]~612_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[3]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[3]~614_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[3]~612_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~615_combout\);

-- Location: FF_X14_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\);

-- Location: LCCOMB_X13_Y15_N6
\Datapath_inst|Regs_inst|s_banco_regs[27][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][3]~feeder_combout\ = \Datapath_inst|s_write_data_reg[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][3]~feeder_combout\);

-- Location: FF_X13_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][3]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\);

-- Location: FF_X13_Y15_N9
\Datapath_inst|Regs_inst|s_banco_regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\);

-- Location: LCCOMB_X13_Y15_N8
\Datapath_inst|Regs_inst|oREGA[3]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~616_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~616_combout\);

-- Location: FF_X12_Y12_N31
\Datapath_inst|Regs_inst|s_banco_regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\);

-- Location: LCCOMB_X12_Y12_N30
\Datapath_inst|Regs_inst|oREGA[3]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~617_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~616_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[3]~616_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\ & ((\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[3]~616_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~617_combout\);

-- Location: FF_X12_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\);

-- Location: FF_X13_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\);

-- Location: LCCOMB_X13_Y11_N18
\Datapath_inst|Regs_inst|oREGA[3]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~609_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[3]~609_combout\);

-- Location: FF_X17_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\);

-- Location: FF_X17_Y11_N7
\Datapath_inst|Regs_inst|s_banco_regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\);

-- Location: LCCOMB_X17_Y11_N24
\Datapath_inst|Regs_inst|oREGA[3]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~610_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[3]~609_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[3]~609_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[3]~609_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[3]~609_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~610_combout\);

-- Location: LCCOMB_X13_Y11_N10
\Datapath_inst|Regs_inst|oREGA[3]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~618_combout\ = (\Datapath_inst|Regs_inst|oREGA[3]~615_combout\ & (((\Datapath_inst|Regs_inst|oREGA[3]~617_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[3]~615_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[3]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[3]~615_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[3]~617_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[3]~610_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~618_combout\);

-- Location: LCCOMB_X31_Y10_N20
\Datapath_inst|Regs_inst|oREGA[3]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[3]~629_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[3]~618_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[3]~628_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[3]~628_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[3]~618_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[3]~629_combout\);

-- Location: FF_X31_Y10_N21
\Datapath_inst|A_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[3]~629_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(3));

-- Location: LCCOMB_X31_Y10_N2
\Datapath_inst|PC_reg|reg_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~5_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(3)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALU_inst|Mux28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux28~1_combout\,
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALUOut_reg|reg_out\(3),
	combout => \Datapath_inst|PC_reg|reg_out~5_combout\);

-- Location: FF_X31_Y10_N3
\Datapath_inst|PC_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~5_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(3));

-- Location: LCCOMB_X31_Y10_N10
\Datapath_inst|s_alu_a[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[3]~29_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(3))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(3),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|PC_reg|reg_out\(3),
	combout => \Datapath_inst|s_alu_a[3]~29_combout\);

-- Location: LCCOMB_X31_Y12_N8
\Datapath_inst|ALU_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux28~0_combout\ = (\Datapath_inst|Mux28~1_combout\ & ((\Datapath_inst|s_alu_a[3]~29_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux28~1_combout\ & 
-- (\Datapath_inst|s_alu_a[3]~29_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux28~1_combout\,
	datab => \Datapath_inst|s_alu_a[3]~29_combout\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datad => \Controller_inst|ALUOp[0]~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux28~0_combout\);

-- Location: LCCOMB_X31_Y12_N18
\Datapath_inst|ALU_inst|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux28~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~41_combout\) # ((\Datapath_inst|ALU_inst|Mux28~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (\Datapath_inst|ALU_inst|Mux28~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Mux28~0_combout\,
	datac => \Datapath_inst|ALU_inst|Add0~41_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux28~1_combout\);

-- Location: LCCOMB_X31_Y12_N22
\Datapath_inst|ALUOut_reg|reg_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALUOut_reg|reg_out[3]~feeder_combout\ = \Datapath_inst|ALU_inst|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|ALU_inst|Mux28~1_combout\,
	combout => \Datapath_inst|ALUOut_reg|reg_out[3]~feeder_combout\);

-- Location: FF_X31_Y12_N23
\Datapath_inst|ALUOut_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALUOut_reg|reg_out[3]~feeder_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(3));

-- Location: LCCOMB_X26_Y10_N4
\Datapath_inst|s_write_data_reg[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[3]~29_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(3),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3),
	combout => \Datapath_inst|s_write_data_reg[3]~29_combout\);

-- Location: FF_X26_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[3]~29_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\);

-- Location: LCCOMB_X22_Y10_N12
\Datapath_inst|Regs_inst|oREGB[3]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~626_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~626_combout\);

-- Location: LCCOMB_X23_Y10_N30
\Datapath_inst|Regs_inst|oREGB[3]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~627_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[3]~626_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[3]~626_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[3]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~626_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~627_combout\);

-- Location: LCCOMB_X23_Y8_N4
\Datapath_inst|Regs_inst|oREGB[3]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~619_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][3]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~619_combout\);

-- Location: LCCOMB_X25_Y10_N20
\Datapath_inst|Regs_inst|oREGB[3]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~620_combout\ = (\Datapath_inst|Regs_inst|oREGB[3]~619_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[3]~619_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][3]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[3]~619_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~620_combout\);

-- Location: LCCOMB_X25_Y10_N22
\Datapath_inst|Regs_inst|oREGB[3]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~623_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~623_combout\);

-- Location: LCCOMB_X23_Y8_N18
\Datapath_inst|Regs_inst|oREGB[3]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~624_combout\ = (\Datapath_inst|Regs_inst|oREGB[3]~623_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~623_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~624_combout\);

-- Location: LCCOMB_X16_Y9_N14
\Datapath_inst|Regs_inst|oREGB[3]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~621_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][3]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~621_combout\);

-- Location: LCCOMB_X26_Y10_N18
\Datapath_inst|Regs_inst|oREGB[3]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~622_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[3]~621_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[3]~621_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[3]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~621_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~622_combout\);

-- Location: LCCOMB_X25_Y10_N6
\Datapath_inst|Regs_inst|oREGB[3]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~625_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|oREGB[3]~622_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[3]~624_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[3]~624_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~622_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~625_combout\);

-- Location: LCCOMB_X25_Y10_N16
\Datapath_inst|Regs_inst|oREGB[3]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~628_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[3]~625_combout\ & (\Datapath_inst|Regs_inst|oREGB[3]~627_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[3]~625_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[3]~620_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[3]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[3]~627_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[3]~620_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~625_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~628_combout\);

-- Location: LCCOMB_X13_Y15_N2
\Datapath_inst|Regs_inst|oREGB[3]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~609_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(23) & \Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][3]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~609_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Datapath_inst|Regs_inst|oREGB[3]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~610_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[3]~609_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[3]~609_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[3]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~609_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~610_combout\);

-- Location: LCCOMB_X13_Y13_N2
\Datapath_inst|Regs_inst|oREGB[3]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~616_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~616_combout\);

-- Location: LCCOMB_X14_Y12_N28
\Datapath_inst|Regs_inst|oREGB[3]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~617_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[3]~616_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[3]~616_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[3]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][3]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~616_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~617_combout\);

-- Location: LCCOMB_X12_Y11_N30
\Datapath_inst|Regs_inst|oREGB[3]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~613_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][3]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~613_combout\);

-- Location: LCCOMB_X12_Y11_N24
\Datapath_inst|Regs_inst|oREGB[3]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~614_combout\ = (\Datapath_inst|Regs_inst|oREGB[3]~613_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[3]~613_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[3]~613_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][3]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][3]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~614_combout\);

-- Location: LCCOMB_X11_Y12_N28
\Datapath_inst|Regs_inst|oREGB[3]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~611_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~611_combout\);

-- Location: LCCOMB_X17_Y11_N6
\Datapath_inst|Regs_inst|oREGB[3]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~612_combout\ = (\Datapath_inst|Regs_inst|oREGB[3]~611_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[3]~611_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[3]~611_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][3]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][3]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~612_combout\);

-- Location: LCCOMB_X16_Y11_N28
\Datapath_inst|Regs_inst|oREGB[3]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~615_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[3]~612_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[3]~614_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[3]~614_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[3]~612_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~615_combout\);

-- Location: LCCOMB_X16_Y11_N26
\Datapath_inst|Regs_inst|oREGB[3]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~618_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[3]~615_combout\ & ((\Datapath_inst|Regs_inst|oREGB[3]~617_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[3]~615_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[3]~610_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[3]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[3]~610_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[3]~617_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[3]~615_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[3]~618_combout\);

-- Location: LCCOMB_X28_Y13_N20
\Datapath_inst|Regs_inst|oREGB[3]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[3]~629_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[3]~618_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[3]~628_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[3]~628_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[3]~618_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(24),
	combout => \Datapath_inst|Regs_inst|oREGB[3]~629_combout\);

-- Location: FF_X28_Y13_N21
\Datapath_inst|B_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[3]~629_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(3));

-- Location: LCCOMB_X28_Y13_N12
\Datapath_inst|IR_reg|reg_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[8]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(8),
	combout => \Datapath_inst|IR_reg|reg_out[8]~feeder_combout\);

-- Location: FF_X28_Y13_N13
\Datapath_inst|IR_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[8]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(8));

-- Location: LCCOMB_X28_Y11_N18
\Datapath_inst|Regs_inst|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Decoder0~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(10) & (!\Datapath_inst|IR_reg|reg_out\(8) & (\Datapath_inst|IR_reg|reg_out\(7) & !\Datapath_inst|IR_reg|reg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(10),
	datab => \Datapath_inst|IR_reg|reg_out\(8),
	datac => \Datapath_inst|IR_reg|reg_out\(7),
	datad => \Datapath_inst|IR_reg|reg_out\(9),
	combout => \Datapath_inst|Regs_inst|Decoder0~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\Datapath_inst|Regs_inst|s_banco_regs[9][0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\ = (\Controller_inst|WideOr9~combout\ & (!\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~0_combout\ & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|WideOr9~combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~0_combout\,
	datad => \Reset~input_o\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\);

-- Location: FF_X22_Y7_N23
\Datapath_inst|Regs_inst|s_banco_regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\);

-- Location: FF_X25_Y7_N25
\Datapath_inst|Regs_inst|s_banco_regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\);

-- Location: FF_X25_Y7_N19
\Datapath_inst|Regs_inst|s_banco_regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\);

-- Location: LCCOMB_X25_Y7_N24
\Datapath_inst|Regs_inst|oREGA[12]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~430_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~430_combout\);

-- Location: FF_X22_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\);

-- Location: LCCOMB_X22_Y7_N16
\Datapath_inst|Regs_inst|oREGA[12]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~431_combout\ = (\Datapath_inst|Regs_inst|oREGA[12]~430_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[12]~430_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[12]~430_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~431_combout\);

-- Location: LCCOMB_X28_Y8_N26
\Datapath_inst|Regs_inst|s_banco_regs~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~51_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(12),
	datab => \Reset~input_o\,
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~51_combout\);

-- Location: FF_X28_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~51_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\);

-- Location: FF_X25_Y9_N31
\Datapath_inst|Regs_inst|s_banco_regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~51_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\);

-- Location: FF_X25_Y8_N13
\Datapath_inst|Regs_inst|s_banco_regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\);

-- Location: LCCOMB_X25_Y8_N12
\Datapath_inst|Regs_inst|oREGA[12]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~434_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~434_combout\);

-- Location: LCCOMB_X25_Y8_N30
\Datapath_inst|Regs_inst|oREGA[12]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~435_combout\ = (\Datapath_inst|Regs_inst|oREGA[12]~434_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[12]~434_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~435_combout\);

-- Location: FF_X25_Y10_N1
\Datapath_inst|Regs_inst|s_banco_regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\);

-- Location: FF_X29_Y9_N19
\Datapath_inst|Regs_inst|s_banco_regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\);

-- Location: FF_X29_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\);

-- Location: LCCOMB_X29_Y9_N16
\Datapath_inst|Regs_inst|oREGA[12]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~432_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~432_combout\);

-- Location: FF_X25_Y8_N29
\Datapath_inst|Regs_inst|s_banco_regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\);

-- Location: LCCOMB_X25_Y8_N6
\Datapath_inst|Regs_inst|oREGA[12]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~433_combout\ = (\Datapath_inst|Regs_inst|oREGA[12]~432_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[12]~432_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(16) & \Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[12]~432_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~433_combout\);

-- Location: LCCOMB_X25_Y8_N8
\Datapath_inst|Regs_inst|oREGA[12]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~436_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18)) # (\Datapath_inst|Regs_inst|oREGA[12]~433_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|oREGA[12]~435_combout\ & (!\Datapath_inst|IR_reg|reg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[12]~435_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[12]~433_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~436_combout\);

-- Location: FF_X26_Y8_N21
\Datapath_inst|Regs_inst|s_banco_regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\);

-- Location: FF_X26_Y7_N23
\Datapath_inst|Regs_inst|s_banco_regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\);

-- Location: FF_X26_Y7_N17
\Datapath_inst|Regs_inst|s_banco_regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\);

-- Location: LCCOMB_X26_Y7_N16
\Datapath_inst|Regs_inst|oREGA[12]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~437_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~437_combout\);

-- Location: LCCOMB_X26_Y8_N26
\Datapath_inst|Regs_inst|oREGA[12]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~438_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[12]~437_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[12]~437_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[12]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~437_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~438_combout\);

-- Location: LCCOMB_X25_Y8_N18
\Datapath_inst|Regs_inst|oREGA[12]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~439_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[12]~436_combout\ & ((\Datapath_inst|Regs_inst|oREGA[12]~438_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[12]~436_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[12]~431_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[12]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[12]~431_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[12]~436_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~438_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~439_combout\);

-- Location: FF_X16_Y12_N15
\Datapath_inst|Regs_inst|s_banco_regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\);

-- Location: FF_X17_Y13_N9
\Datapath_inst|Regs_inst|s_banco_regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\);

-- Location: LCCOMB_X16_Y13_N30
\Datapath_inst|Regs_inst|s_banco_regs[23][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][12]~feeder_combout\ = \Datapath_inst|s_write_data_reg[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][12]~feeder_combout\);

-- Location: FF_X16_Y13_N31
\Datapath_inst|Regs_inst|s_banco_regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][12]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\);

-- Location: FF_X16_Y12_N29
\Datapath_inst|Regs_inst|s_banco_regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\);

-- Location: LCCOMB_X16_Y12_N28
\Datapath_inst|Regs_inst|oREGA[12]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~427_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~427_combout\);

-- Location: LCCOMB_X17_Y12_N22
\Datapath_inst|Regs_inst|oREGA[12]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~428_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[12]~427_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[12]~427_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[12]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~427_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~428_combout\);

-- Location: FF_X17_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\);

-- Location: FF_X12_Y11_N27
\Datapath_inst|Regs_inst|s_banco_regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\);

-- Location: LCCOMB_X17_Y11_N20
\Datapath_inst|Regs_inst|s_banco_regs[21][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][12]~feeder_combout\ = \Datapath_inst|s_write_data_reg[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][12]~feeder_combout\);

-- Location: FF_X17_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][12]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\);

-- Location: FF_X18_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\);

-- Location: LCCOMB_X18_Y11_N20
\Datapath_inst|Regs_inst|oREGA[12]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~420_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~420_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Datapath_inst|Regs_inst|oREGA[12]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~421_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[12]~420_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[12]~420_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[12]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[12]~420_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~421_combout\);

-- Location: FF_X16_Y13_N9
\Datapath_inst|Regs_inst|s_banco_regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\);

-- Location: FF_X13_Y13_N5
\Datapath_inst|Regs_inst|s_banco_regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\);

-- Location: FF_X17_Y12_N31
\Datapath_inst|Regs_inst|s_banco_regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\);

-- Location: FF_X17_Y12_N13
\Datapath_inst|Regs_inst|s_banco_regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\);

-- Location: LCCOMB_X17_Y12_N12
\Datapath_inst|Regs_inst|oREGA[12]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~422_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~422_combout\);

-- Location: LCCOMB_X13_Y13_N4
\Datapath_inst|Regs_inst|oREGA[12]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~423_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[12]~422_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[12]~422_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[12]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~422_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~423_combout\);

-- Location: FF_X12_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\);

-- Location: FF_X11_Y11_N9
\Datapath_inst|Regs_inst|s_banco_regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\);

-- Location: LCCOMB_X11_Y11_N8
\Datapath_inst|Regs_inst|oREGA[12]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~424_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[12]~424_combout\);

-- Location: FF_X18_Y15_N7
\Datapath_inst|Regs_inst|s_banco_regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\);

-- Location: FF_X18_Y11_N5
\Datapath_inst|Regs_inst|s_banco_regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\);

-- Location: LCCOMB_X18_Y15_N6
\Datapath_inst|Regs_inst|oREGA[12]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~425_combout\ = (\Datapath_inst|Regs_inst|oREGA[12]~424_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17)))) # (!\Datapath_inst|Regs_inst|oREGA[12]~424_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[12]~424_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~425_combout\);

-- Location: LCCOMB_X25_Y12_N6
\Datapath_inst|Regs_inst|oREGA[12]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~426_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[12]~423_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[12]~425_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[12]~423_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~425_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~426_combout\);

-- Location: LCCOMB_X25_Y12_N12
\Datapath_inst|Regs_inst|oREGA[12]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~429_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[12]~426_combout\ & (\Datapath_inst|Regs_inst|oREGA[12]~428_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[12]~426_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[12]~421_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[12]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[12]~428_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[12]~421_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~426_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~429_combout\);

-- Location: LCCOMB_X33_Y12_N22
\Datapath_inst|Regs_inst|oREGA[12]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[12]~440_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[12]~429_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[12]~439_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[12]~439_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[12]~429_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[12]~440_combout\);

-- Location: FF_X33_Y12_N23
\Datapath_inst|A_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[12]~440_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(12));

-- Location: LCCOMB_X33_Y12_N8
\Datapath_inst|PC_reg|reg_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~14_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(12))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(12),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux19~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~14_combout\);

-- Location: FF_X33_Y12_N9
\Datapath_inst|PC_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~14_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(12));

-- Location: LCCOMB_X33_Y12_N12
\Datapath_inst|s_alu_a[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[12]~20_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(12))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|A_reg|reg_out\(12),
	datac => \Datapath_inst|PC_reg|reg_out\(12),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[12]~20_combout\);

-- Location: LCCOMB_X30_Y13_N6
\Datapath_inst|ALU_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux19~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[12]~20_combout\) # ((!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux19~1_combout\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (\Datapath_inst|s_alu_a[12]~20_combout\ & \Datapath_inst|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|s_alu_a[12]~20_combout\,
	datad => \Datapath_inst|Mux19~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux19~0_combout\);

-- Location: LCCOMB_X31_Y12_N6
\Datapath_inst|ALU_inst|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux19~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~66_combout\) # ((\Datapath_inst|ALU_inst|Mux19~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (\Datapath_inst|ALU_inst|Mux19~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Mux19~0_combout\,
	datac => \Datapath_inst|ALU_inst|Add0~66_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux19~1_combout\);

-- Location: FF_X31_Y12_N7
\Datapath_inst|ALUOut_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux19~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(12));

-- Location: LCCOMB_X29_Y9_N10
\Datapath_inst|s_write_data_reg[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[12]~20_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(12),
	datac => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12),
	combout => \Datapath_inst|s_write_data_reg[12]~20_combout\);

-- Location: FF_X26_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[12]~20_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\);

-- Location: LCCOMB_X22_Y7_N22
\Datapath_inst|Regs_inst|oREGB[12]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~437_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~437_combout\);

-- Location: LCCOMB_X26_Y7_N22
\Datapath_inst|Regs_inst|oREGB[12]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~438_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[12]~437_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[12]~437_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[12]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~437_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~438_combout\);

-- Location: LCCOMB_X25_Y7_N18
\Datapath_inst|Regs_inst|oREGB[12]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~430_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~430_combout\);

-- Location: LCCOMB_X26_Y8_N20
\Datapath_inst|Regs_inst|oREGB[12]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~431_combout\ = (\Datapath_inst|Regs_inst|oREGB[12]~430_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[12]~430_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[12]~430_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][12]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~431_combout\);

-- Location: LCCOMB_X29_Y9_N18
\Datapath_inst|Regs_inst|oREGB[12]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~432_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~432_combout\);

-- Location: LCCOMB_X25_Y10_N0
\Datapath_inst|Regs_inst|oREGB[12]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~433_combout\ = (\Datapath_inst|Regs_inst|oREGB[12]~432_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[12]~432_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][12]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[12]~432_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~433_combout\);

-- Location: LCCOMB_X25_Y8_N28
\Datapath_inst|Regs_inst|oREGB[12]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~434_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~434_combout\);

-- Location: LCCOMB_X25_Y10_N14
\Datapath_inst|Regs_inst|oREGB[12]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~435_combout\ = (\Datapath_inst|Regs_inst|oREGB[12]~434_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[12]~434_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~435_combout\);

-- Location: LCCOMB_X25_Y10_N8
\Datapath_inst|Regs_inst|oREGB[12]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~436_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[12]~433_combout\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|oREGB[12]~435_combout\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[12]~433_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[12]~435_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~436_combout\);

-- Location: LCCOMB_X26_Y10_N8
\Datapath_inst|Regs_inst|oREGB[12]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~439_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[12]~436_combout\ & (\Datapath_inst|Regs_inst|oREGB[12]~438_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[12]~436_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[12]~431_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[12]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[12]~438_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[12]~431_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~436_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~439_combout\);

-- Location: LCCOMB_X16_Y13_N8
\Datapath_inst|Regs_inst|oREGB[12]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~427_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~427_combout\);

-- Location: LCCOMB_X17_Y13_N8
\Datapath_inst|Regs_inst|oREGB[12]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~428_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[12]~427_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[12]~427_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[12]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~427_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~428_combout\);

-- Location: LCCOMB_X17_Y12_N30
\Datapath_inst|Regs_inst|oREGB[12]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~420_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][12]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[18][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~420_combout\);

-- Location: LCCOMB_X16_Y12_N14
\Datapath_inst|Regs_inst|oREGB[12]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~421_combout\ = (\Datapath_inst|Regs_inst|oREGB[12]~420_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[12]~420_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[12]~420_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][12]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][12]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~421_combout\);

-- Location: LCCOMB_X12_Y11_N20
\Datapath_inst|Regs_inst|oREGB[12]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~424_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~424_combout\);

-- Location: LCCOMB_X12_Y11_N26
\Datapath_inst|Regs_inst|oREGB[12]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~425_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[12]~424_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[12]~424_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[12]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~424_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~425_combout\);

-- Location: LCCOMB_X18_Y11_N4
\Datapath_inst|Regs_inst|oREGB[12]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~422_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][12]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][12]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~422_combout\);

-- Location: LCCOMB_X17_Y11_N14
\Datapath_inst|Regs_inst|oREGB[12]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~423_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[12]~422_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[12]~422_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[12]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][12]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][12]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~422_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~423_combout\);

-- Location: LCCOMB_X12_Y11_N10
\Datapath_inst|Regs_inst|oREGB[12]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~426_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[12]~423_combout\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[12]~425_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[12]~425_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[12]~423_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[12]~426_combout\);

-- Location: LCCOMB_X17_Y12_N4
\Datapath_inst|Regs_inst|oREGB[12]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~429_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[12]~426_combout\ & (\Datapath_inst|Regs_inst|oREGB[12]~428_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[12]~426_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[12]~421_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[12]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[12]~428_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[12]~421_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~426_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~429_combout\);

-- Location: LCCOMB_X26_Y12_N20
\Datapath_inst|Regs_inst|oREGB[12]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[12]~440_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[12]~429_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[12]~439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[12]~439_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[12]~429_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[12]~440_combout\);

-- Location: FF_X26_Y12_N21
\Datapath_inst|B_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[12]~440_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(12));

-- Location: FF_X28_Y11_N13
\Datapath_inst|IR_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(9),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(9));

-- Location: LCCOMB_X28_Y13_N16
\Datapath_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux29~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Mux27~2_combout\) # ((\Datapath_inst|IR_reg|reg_out\(9) & \Datapath_inst|Mux27~5_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|IR_reg|reg_out\(9) & ((\Datapath_inst|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(9),
	datac => \Datapath_inst|Mux27~2_combout\,
	datad => \Datapath_inst|Mux27~5_combout\,
	combout => \Datapath_inst|Mux29~0_combout\);

-- Location: LCCOMB_X28_Y13_N8
\Datapath_inst|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux29~1_combout\ = (\Controller_inst|pr_state.ST_FETCH_2~q\) # ((\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|Mux29~0_combout\))) # (!\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|B_reg|reg_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|B_reg|reg_out\(2),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Datapath_inst|Mux29~0_combout\,
	combout => \Datapath_inst|Mux29~1_combout\);

-- Location: LCCOMB_X31_Y17_N10
\Datapath_inst|ALU_inst|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~37_combout\ = \Datapath_inst|Mux29~1_combout\ $ (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Mux29~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~37_combout\);

-- Location: LCCOMB_X31_Y13_N16
\Datapath_inst|ALU_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux29~0_combout\ = (\Datapath_inst|Mux29~1_combout\ & ((\Datapath_inst|s_alu_a[2]~30_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux29~1_combout\ & 
-- (\Datapath_inst|s_alu_a[2]~30_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux29~1_combout\,
	datab => \Datapath_inst|s_alu_a[2]~30_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux29~0_combout\);

-- Location: LCCOMB_X31_Y12_N12
\Datapath_inst|ALU_inst|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux29~1_combout\ = (\Datapath_inst|ALU_inst|Add0~38_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux29~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~38_combout\ & (\Datapath_inst|ALU_inst|Mux29~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~38_combout\,
	datab => \Datapath_inst|ALU_inst|Mux29~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux29~1_combout\);

-- Location: LCCOMB_X31_Y12_N14
\Datapath_inst|ALUOut_reg|reg_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALUOut_reg|reg_out[2]~feeder_combout\ = \Datapath_inst|ALU_inst|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|ALU_inst|Mux29~1_combout\,
	combout => \Datapath_inst|ALUOut_reg|reg_out[2]~feeder_combout\);

-- Location: FF_X31_Y12_N15
\Datapath_inst|ALUOut_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALUOut_reg|reg_out[2]~feeder_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(2));

-- Location: LCCOMB_X26_Y10_N2
\Datapath_inst|s_write_data_reg[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[2]~30_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(2),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2),
	combout => \Datapath_inst|s_write_data_reg[2]~30_combout\);

-- Location: FF_X18_Y12_N11
\Datapath_inst|Regs_inst|s_banco_regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[2]~30_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\);

-- Location: LCCOMB_X22_Y12_N20
\Datapath_inst|Regs_inst|oREGB[2]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~637_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][2]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][2]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~637_combout\);

-- Location: LCCOMB_X22_Y12_N26
\Datapath_inst|Regs_inst|oREGB[2]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~638_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[2]~637_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[2]~637_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[2]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~637_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~638_combout\);

-- Location: LCCOMB_X14_Y13_N24
\Datapath_inst|Regs_inst|oREGB[2]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~630_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~630_combout\);

-- Location: LCCOMB_X17_Y15_N16
\Datapath_inst|Regs_inst|oREGB[2]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~631_combout\ = (\Datapath_inst|Regs_inst|oREGB[2]~630_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[2]~630_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[2]~630_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~631_combout\);

-- Location: LCCOMB_X19_Y16_N30
\Datapath_inst|Regs_inst|oREGB[2]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~632_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~632_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Datapath_inst|Regs_inst|oREGB[2]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~633_combout\ = (\Datapath_inst|Regs_inst|oREGB[2]~632_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[2]~632_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[2]~632_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][2]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][2]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~633_combout\);

-- Location: LCCOMB_X23_Y16_N28
\Datapath_inst|Regs_inst|oREGB[2]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~634_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~634_combout\);

-- Location: LCCOMB_X22_Y16_N16
\Datapath_inst|Regs_inst|oREGB[2]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~635_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[2]~634_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[2]~634_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[2]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~634_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~635_combout\);

-- Location: LCCOMB_X18_Y16_N24
\Datapath_inst|Regs_inst|oREGB[2]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~636_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[2]~633_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[2]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[2]~633_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~635_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~636_combout\);

-- Location: LCCOMB_X18_Y16_N18
\Datapath_inst|Regs_inst|oREGB[2]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~639_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[2]~636_combout\ & (\Datapath_inst|Regs_inst|oREGB[2]~638_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[2]~636_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[2]~631_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[2]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[2]~638_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[2]~631_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~636_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~639_combout\);

-- Location: LCCOMB_X24_Y7_N24
\Datapath_inst|Regs_inst|oREGB[2]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~647_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~647_combout\);

-- Location: LCCOMB_X23_Y10_N26
\Datapath_inst|Regs_inst|oREGB[2]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~648_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[2]~647_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[2]~647_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[2]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~647_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~648_combout\);

-- Location: LCCOMB_X25_Y10_N2
\Datapath_inst|Regs_inst|oREGB[2]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~644_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~644_combout\);

-- Location: LCCOMB_X24_Y10_N26
\Datapath_inst|Regs_inst|oREGB[2]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~645_combout\ = (\Datapath_inst|Regs_inst|oREGB[2]~644_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][2]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[2]~644_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~645_combout\);

-- Location: LCCOMB_X23_Y8_N2
\Datapath_inst|Regs_inst|oREGB[2]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~642_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~642_combout\);

-- Location: LCCOMB_X22_Y8_N20
\Datapath_inst|Regs_inst|oREGB[2]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~643_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[2]~642_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[2]~642_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[2]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~642_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~643_combout\);

-- Location: LCCOMB_X24_Y10_N4
\Datapath_inst|Regs_inst|oREGB[2]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~646_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|oREGB[2]~643_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[2]~645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[2]~645_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~643_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~646_combout\);

-- Location: LCCOMB_X25_Y7_N22
\Datapath_inst|Regs_inst|oREGB[2]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~640_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][2]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][2]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[2]~640_combout\);

-- Location: LCCOMB_X26_Y10_N22
\Datapath_inst|Regs_inst|oREGB[2]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~641_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[2]~640_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[2]~640_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[2]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][2]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][2]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~640_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~641_combout\);

-- Location: LCCOMB_X24_Y10_N18
\Datapath_inst|Regs_inst|oREGB[2]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~649_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[2]~646_combout\ & (\Datapath_inst|Regs_inst|oREGB[2]~648_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[2]~646_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[2]~641_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[2]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[2]~648_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[2]~646_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~641_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~649_combout\);

-- Location: LCCOMB_X28_Y13_N14
\Datapath_inst|Regs_inst|oREGB[2]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[2]~650_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[2]~639_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[2]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[2]~639_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[2]~649_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[2]~650_combout\);

-- Location: FF_X28_Y13_N15
\Datapath_inst|B_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[2]~650_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(2));

-- Location: FF_X29_Y12_N19
\Datapath_inst|IR_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(1));

-- Location: LCCOMB_X29_Y12_N0
\Datapath_inst|Imm_gen_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Imm_gen_inst|Mux31~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(0) & \Datapath_inst|IR_reg|reg_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|IR_reg|reg_out\(0),
	datad => \Datapath_inst|IR_reg|reg_out\(1),
	combout => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\);

-- Location: LCCOMB_X29_Y12_N14
\Datapath_inst|Imm_gen_inst|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Imm_gen_inst|Mux31~1_combout\ = (\Datapath_inst|Imm_gen_inst|Mux31~0_combout\ & ((\Datapath_inst|IR_reg|reg_out\(5) & (!\Datapath_inst|IR_reg|reg_out\(4))) # (!\Datapath_inst|IR_reg|reg_out\(5) & ((!\Datapath_inst|IR_reg|reg_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\,
	combout => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\);

-- Location: LCCOMB_X29_Y12_N26
\Datapath_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux0~1_combout\ = (\Datapath_inst|IR_reg|reg_out\(31) & ((\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\) # ((\Datapath_inst|Mux0~0_combout\ & \Datapath_inst|Imm_gen_inst|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~0_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(31),
	datad => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	combout => \Datapath_inst|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y13_N18
\Datapath_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux11~0_combout\ = (!\Controller_inst|pr_state.ST_FETCH_2~q\ & ((\Controller_inst|Selector3~1_combout\ & (\Datapath_inst|Mux0~1_combout\)) # (!\Controller_inst|Selector3~1_combout\ & ((\Datapath_inst|B_reg|reg_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux0~1_combout\,
	datab => \Datapath_inst|B_reg|reg_out\(20),
	datac => \Controller_inst|Selector3~1_combout\,
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Datapath_inst|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\Datapath_inst|ALU_inst|Add0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~115_combout\ = \Datapath_inst|Mux11~0_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|Mux11~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~115_combout\);

-- Location: LCCOMB_X31_Y13_N20
\Datapath_inst|ALU_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux11~0_combout\ = (\Datapath_inst|Mux11~0_combout\ & ((\Datapath_inst|s_alu_a[20]~12_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux11~0_combout\ & 
-- (\Datapath_inst|s_alu_a[20]~12_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux11~0_combout\,
	datab => \Datapath_inst|s_alu_a[20]~12_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y13_N18
\Datapath_inst|ALU_inst|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux11~1_combout\ = (\Datapath_inst|ALU_inst|Add0~89_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux11~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~89_combout\ & (\Datapath_inst|ALU_inst|Mux11~0_combout\ & (\Datapath_inst|ALU_inst|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~89_combout\,
	datab => \Datapath_inst|ALU_inst|Mux11~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux11~1_combout\);

-- Location: FF_X31_Y13_N19
\Datapath_inst|ALUOut_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux11~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(20));

-- Location: LCCOMB_X24_Y12_N26
\Datapath_inst|s_write_data_reg[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[20]~12_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(20),
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20),
	combout => \Datapath_inst|s_write_data_reg[20]~12_combout\);

-- Location: LCCOMB_X24_Y16_N14
\Datapath_inst|Regs_inst|s_banco_regs[21][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][20]~feeder_combout\ = \Datapath_inst|s_write_data_reg[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[20]~12_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][20]~feeder_combout\);

-- Location: FF_X24_Y16_N15
\Datapath_inst|Regs_inst|s_banco_regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][20]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\);

-- Location: LCCOMB_X21_Y16_N6
\Datapath_inst|Regs_inst|oREGB[20]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~254_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~254_combout\);

-- Location: LCCOMB_X18_Y16_N26
\Datapath_inst|Regs_inst|oREGB[20]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~255_combout\ = (\Datapath_inst|Regs_inst|oREGB[20]~254_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\) # (!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[20]~254_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\ & ((\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[20]~254_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~255_combout\);

-- Location: LCCOMB_X23_Y16_N6
\Datapath_inst|Regs_inst|oREGB[20]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~256_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~256_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Datapath_inst|Regs_inst|oREGB[20]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~257_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[20]~256_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[20]~256_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[20]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~256_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~257_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Datapath_inst|Regs_inst|oREGB[20]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~258_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[20]~255_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[20]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[20]~255_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~257_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~258_combout\);

-- Location: LCCOMB_X14_Y14_N6
\Datapath_inst|Regs_inst|oREGB[20]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~252_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~252_combout\);

-- Location: LCCOMB_X17_Y15_N18
\Datapath_inst|Regs_inst|oREGB[20]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~253_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[20]~252_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[20]~252_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[20]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~252_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~253_combout\);

-- Location: LCCOMB_X17_Y14_N16
\Datapath_inst|Regs_inst|oREGB[20]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~259_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~259_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Datapath_inst|Regs_inst|oREGB[20]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~260_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[20]~259_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[20]~259_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[20]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~259_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~260_combout\);

-- Location: LCCOMB_X17_Y16_N28
\Datapath_inst|Regs_inst|oREGB[20]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~261_combout\ = (\Datapath_inst|Regs_inst|oREGB[20]~258_combout\ & (((\Datapath_inst|Regs_inst|oREGB[20]~260_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(21)))) # (!\Datapath_inst|Regs_inst|oREGB[20]~258_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[20]~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[20]~258_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[20]~253_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~260_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~261_combout\);

-- Location: LCCOMB_X19_Y10_N20
\Datapath_inst|Regs_inst|oREGB[20]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~266_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~266_combout\);

-- Location: LCCOMB_X19_Y10_N26
\Datapath_inst|Regs_inst|oREGB[20]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~267_combout\ = (\Datapath_inst|Regs_inst|oREGB[20]~266_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~266_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~267_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Datapath_inst|Regs_inst|oREGB[20]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~264_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~264_combout\);

-- Location: LCCOMB_X23_Y9_N4
\Datapath_inst|Regs_inst|oREGB[20]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~265_combout\ = (\Datapath_inst|Regs_inst|oREGB[20]~264_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[20]~264_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][20]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[20]~264_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~265_combout\);

-- Location: LCCOMB_X24_Y9_N16
\Datapath_inst|Regs_inst|oREGB[20]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~268_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[20]~265_combout\) # (\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|oREGB[20]~267_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[20]~267_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[20]~265_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~268_combout\);

-- Location: LCCOMB_X17_Y8_N18
\Datapath_inst|Regs_inst|oREGB[20]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~269_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~269_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Datapath_inst|Regs_inst|oREGB[20]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~270_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[20]~269_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[20]~269_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[20]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][20]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~269_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~270_combout\);

-- Location: LCCOMB_X16_Y9_N2
\Datapath_inst|Regs_inst|oREGB[20]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~262_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][20]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[20]~262_combout\);

-- Location: LCCOMB_X19_Y9_N14
\Datapath_inst|Regs_inst|oREGB[20]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~263_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[20]~262_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[20]~262_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[20]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][20]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][20]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~262_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~263_combout\);

-- Location: LCCOMB_X24_Y9_N14
\Datapath_inst|Regs_inst|oREGB[20]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~271_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[20]~268_combout\ & (\Datapath_inst|Regs_inst|oREGB[20]~270_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[20]~268_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[20]~263_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[20]~268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[20]~268_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[20]~270_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[20]~263_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~271_combout\);

-- Location: LCCOMB_X28_Y9_N18
\Datapath_inst|Regs_inst|oREGB[20]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[20]~272_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[20]~261_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(24) & (((!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- \Datapath_inst|Regs_inst|oREGB[20]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[20]~261_combout\,
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(24),
	datad => \Datapath_inst|Regs_inst|oREGB[20]~271_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[20]~272_combout\);

-- Location: FF_X28_Y9_N19
\Datapath_inst|B_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[20]~272_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(20));

-- Location: FF_X25_Y12_N27
\Datapath_inst|IR_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(18),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(18));

-- Location: LCCOMB_X24_Y14_N22
\Datapath_inst|Regs_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Equal0~0_combout\ = (!\Datapath_inst|IR_reg|reg_out\(16) & (!\Datapath_inst|IR_reg|reg_out\(18) & (!\Datapath_inst|IR_reg|reg_out\(17) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|Equal0~0_combout\);

-- Location: FF_X18_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\);

-- Location: FF_X18_Y16_N9
\Datapath_inst|Regs_inst|s_banco_regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\);

-- Location: FF_X14_Y11_N21
\Datapath_inst|Regs_inst|s_banco_regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\);

-- Location: FF_X13_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\);

-- Location: LCCOMB_X13_Y11_N24
\Datapath_inst|Regs_inst|oREGA[1]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~651_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~651_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Datapath_inst|Regs_inst|oREGA[1]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~652_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[1]~651_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[1]~651_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[1]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~651_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~652_combout\);

-- Location: FF_X13_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\);

-- Location: LCCOMB_X13_Y15_N0
\Datapath_inst|Regs_inst|s_banco_regs[27][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][1]~feeder_combout\ = \Datapath_inst|s_write_data_reg[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][1]~feeder_combout\);

-- Location: FF_X13_Y15_N1
\Datapath_inst|Regs_inst|s_banco_regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][1]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\);

-- Location: LCCOMB_X13_Y16_N24
\Datapath_inst|Regs_inst|oREGA[1]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~658_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~658_combout\);

-- Location: FF_X16_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\);

-- Location: FF_X16_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\);

-- Location: LCCOMB_X16_Y16_N22
\Datapath_inst|Regs_inst|oREGA[1]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~659_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[1]~658_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[1]~658_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[1]~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[1]~658_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~659_combout\);

-- Location: FF_X13_Y16_N31
\Datapath_inst|Regs_inst|s_banco_regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\);

-- Location: FF_X12_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\);

-- Location: FF_X12_Y14_N15
\Datapath_inst|Regs_inst|s_banco_regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\);

-- Location: FF_X12_Y16_N25
\Datapath_inst|Regs_inst|s_banco_regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\);

-- Location: LCCOMB_X12_Y16_N24
\Datapath_inst|Regs_inst|oREGA[1]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~653_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~653_combout\);

-- Location: LCCOMB_X12_Y16_N22
\Datapath_inst|Regs_inst|oREGA[1]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~654_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[1]~653_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[1]~653_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[1]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~653_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~654_combout\);

-- Location: LCCOMB_X14_Y12_N22
\Datapath_inst|Regs_inst|s_banco_regs[24][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][1]~feeder_combout\ = \Datapath_inst|s_write_data_reg[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][1]~feeder_combout\);

-- Location: FF_X14_Y12_N23
\Datapath_inst|Regs_inst|s_banco_regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][1]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\);

-- Location: FF_X19_Y16_N11
\Datapath_inst|Regs_inst|s_banco_regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\);

-- Location: FF_X19_Y16_N23
\Datapath_inst|Regs_inst|s_banco_regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\);

-- Location: FF_X14_Y11_N11
\Datapath_inst|Regs_inst|s_banco_regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\);

-- Location: LCCOMB_X19_Y16_N16
\Datapath_inst|Regs_inst|oREGA[1]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~655_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(18) & \Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~655_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Datapath_inst|Regs_inst|oREGA[1]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~656_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[1]~655_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[1]~655_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[1]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~655_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~656_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Datapath_inst|Regs_inst|oREGA[1]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~657_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|IR_reg|reg_out\(16))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[1]~654_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[1]~656_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|oREGA[1]~654_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~656_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~657_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Datapath_inst|Regs_inst|oREGA[1]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~660_combout\ = (\Datapath_inst|Regs_inst|oREGA[1]~657_combout\ & (((\Datapath_inst|Regs_inst|oREGA[1]~659_combout\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[1]~657_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[1]~652_combout\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[1]~652_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[1]~659_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[1]~657_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~660_combout\);

-- Location: FF_X23_Y10_N7
\Datapath_inst|Regs_inst|s_banco_regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\);

-- Location: FF_X23_Y10_N29
\Datapath_inst|Regs_inst|s_banco_regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\);

-- Location: LCCOMB_X23_Y10_N28
\Datapath_inst|Regs_inst|oREGA[1]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~668_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~668_combout\);

-- Location: FF_X24_Y12_N23
\Datapath_inst|Regs_inst|s_banco_regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\);

-- Location: FF_X23_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\);

-- Location: LCCOMB_X23_Y14_N12
\Datapath_inst|Regs_inst|oREGA[1]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~669_combout\ = (\Datapath_inst|Regs_inst|oREGA[1]~668_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[1]~668_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[1]~668_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~669_combout\);

-- Location: LCCOMB_X24_Y12_N20
\Datapath_inst|Regs_inst|s_banco_regs~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~70_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(1),
	datac => \Reset~input_o\,
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~70_combout\);

-- Location: FF_X24_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~70_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\);

-- Location: FF_X21_Y10_N15
\Datapath_inst|Regs_inst|s_banco_regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~70_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\);

-- Location: FF_X19_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\);

-- Location: LCCOMB_X19_Y10_N18
\Datapath_inst|Regs_inst|oREGA[1]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~665_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~665_combout\);

-- Location: LCCOMB_X22_Y10_N20
\Datapath_inst|Regs_inst|oREGA[1]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~666_combout\ = (\Datapath_inst|Regs_inst|oREGA[1]~665_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\ & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[1]~665_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~666_combout\);

-- Location: FF_X24_Y7_N1
\Datapath_inst|Regs_inst|s_banco_regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\);

-- Location: FF_X24_Y7_N11
\Datapath_inst|Regs_inst|s_banco_regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\);

-- Location: FF_X25_Y7_N11
\Datapath_inst|Regs_inst|s_banco_regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\);

-- Location: FF_X25_Y7_N5
\Datapath_inst|Regs_inst|s_banco_regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\);

-- Location: LCCOMB_X25_Y7_N4
\Datapath_inst|Regs_inst|oREGA[1]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~663_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~663_combout\);

-- Location: LCCOMB_X24_Y7_N10
\Datapath_inst|Regs_inst|oREGA[1]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~664_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[1]~663_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[1]~663_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[1]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~663_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~664_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Datapath_inst|Regs_inst|oREGA[1]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~667_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|oREGA[1]~664_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|oREGA[1]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[1]~666_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[1]~664_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~667_combout\);

-- Location: FF_X24_Y11_N15
\Datapath_inst|Regs_inst|s_banco_regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\);

-- Location: FF_X18_Y10_N19
\Datapath_inst|Regs_inst|s_banco_regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\);

-- Location: LCCOMB_X22_Y8_N10
\Datapath_inst|Regs_inst|oREGA[1]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~661_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\) # (\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[1]~661_combout\);

-- Location: FF_X24_Y11_N1
\Datapath_inst|Regs_inst|s_banco_regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\);

-- Location: LCCOMB_X22_Y8_N12
\Datapath_inst|Regs_inst|oREGA[1]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~662_combout\ = (\Datapath_inst|Regs_inst|oREGA[1]~661_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[1]~661_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[1]~661_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~662_combout\);

-- Location: LCCOMB_X23_Y14_N10
\Datapath_inst|Regs_inst|oREGA[1]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~670_combout\ = (\Datapath_inst|Regs_inst|oREGA[1]~667_combout\ & ((\Datapath_inst|Regs_inst|oREGA[1]~669_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[1]~667_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(17) & \Datapath_inst|Regs_inst|oREGA[1]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[1]~669_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[1]~667_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[1]~662_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~670_combout\);

-- Location: LCCOMB_X23_Y14_N8
\Datapath_inst|Regs_inst|oREGA[1]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[1]~671_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[1]~660_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[1]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[1]~660_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[1]~670_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[1]~671_combout\);

-- Location: FF_X23_Y14_N9
\Datapath_inst|A_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[1]~671_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(1));

-- Location: LCCOMB_X30_Y14_N8
\Datapath_inst|PC_reg|reg_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~3_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(1))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(1),
	datac => \Datapath_inst|ALU_inst|Mux30~3_combout\,
	datad => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	combout => \Datapath_inst|PC_reg|reg_out~3_combout\);

-- Location: FF_X30_Y14_N9
\Datapath_inst|PC_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~3_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(1));

-- Location: LCCOMB_X23_Y14_N6
\Datapath_inst|s_alu_a[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[1]~31_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(1))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(1),
	datad => \Datapath_inst|PC_reg|reg_out\(1),
	combout => \Datapath_inst|s_alu_a[1]~31_combout\);

-- Location: LCCOMB_X29_Y14_N16
\Datapath_inst|ALU_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux30~0_combout\ = (\Datapath_inst|s_alu_a[1]~31_combout\ & (((\Datapath_inst|Mux30~1_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|s_alu_a[1]~31_combout\ 
-- & (\Datapath_inst|Mux30~1_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[1]~31_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux30~0_combout\);

-- Location: LCCOMB_X30_Y14_N4
\Datapath_inst|ALU_inst|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux30~3_combout\ = (\Datapath_inst|ALU_inst|Mux30~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~35_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~0_combout\ & (\Datapath_inst|ALU_inst|Add0~35_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~35_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux30~3_combout\);

-- Location: FF_X30_Y14_N5
\Datapath_inst|ALUOut_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux30~3_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(1));

-- Location: LCCOMB_X24_Y12_N22
\Datapath_inst|s_write_data_reg[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[1]~31_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(1),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(1),
	combout => \Datapath_inst|s_write_data_reg[1]~31_combout\);

-- Location: FF_X22_Y8_N13
\Datapath_inst|Regs_inst|s_banco_regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[1]~31_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\);

-- Location: LCCOMB_X18_Y10_N18
\Datapath_inst|Regs_inst|oREGB[1]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~661_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~661_combout\);

-- Location: LCCOMB_X21_Y10_N14
\Datapath_inst|Regs_inst|oREGB[1]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~662_combout\ = (\Datapath_inst|Regs_inst|oREGB[1]~661_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[1]~661_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\ & \Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][1]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[1]~661_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~662_combout\);

-- Location: LCCOMB_X25_Y7_N10
\Datapath_inst|Regs_inst|oREGB[1]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~663_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~663_combout\);

-- Location: LCCOMB_X23_Y7_N30
\Datapath_inst|Regs_inst|oREGB[1]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~664_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[1]~663_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[1]~663_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[1]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~663_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~664_combout\);

-- Location: LCCOMB_X24_Y11_N0
\Datapath_inst|Regs_inst|oREGB[1]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~665_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~665_combout\);

-- Location: LCCOMB_X24_Y11_N14
\Datapath_inst|Regs_inst|oREGB[1]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~666_combout\ = (\Datapath_inst|Regs_inst|oREGB[1]~665_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~665_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~666_combout\);

-- Location: LCCOMB_X23_Y7_N16
\Datapath_inst|Regs_inst|oREGB[1]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~667_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|oREGB[1]~664_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[1]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[1]~664_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~666_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~667_combout\);

-- Location: LCCOMB_X24_Y7_N0
\Datapath_inst|Regs_inst|oREGB[1]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~668_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22)) # ((\Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~668_combout\);

-- Location: LCCOMB_X23_Y10_N6
\Datapath_inst|Regs_inst|oREGB[1]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~669_combout\ = (\Datapath_inst|Regs_inst|oREGB[1]~668_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[1]~668_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[1]~668_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~669_combout\);

-- Location: LCCOMB_X23_Y10_N10
\Datapath_inst|Regs_inst|oREGB[1]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~670_combout\ = (\Datapath_inst|Regs_inst|oREGB[1]~667_combout\ & (((\Datapath_inst|Regs_inst|oREGB[1]~669_combout\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[1]~667_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[1]~662_combout\ & (\Datapath_inst|IR_reg|reg_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[1]~662_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[1]~667_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|oREGB[1]~669_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~670_combout\);

-- Location: LCCOMB_X13_Y16_N18
\Datapath_inst|Regs_inst|oREGB[1]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~651_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23)) # (\Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\ & (!\Datapath_inst|IR_reg|reg_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[18][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~651_combout\);

-- Location: LCCOMB_X13_Y16_N30
\Datapath_inst|Regs_inst|oREGB[1]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~652_combout\ = (\Datapath_inst|Regs_inst|oREGB[1]~651_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[1]~651_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[1]~651_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][1]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][1]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~652_combout\);

-- Location: LCCOMB_X12_Y14_N14
\Datapath_inst|Regs_inst|oREGB[1]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~658_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[30][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~658_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Datapath_inst|Regs_inst|oREGB[1]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~659_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[1]~658_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[1]~658_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[1]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~658_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~659_combout\);

-- Location: LCCOMB_X14_Y11_N10
\Datapath_inst|Regs_inst|oREGB[1]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~655_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~655_combout\);

-- Location: LCCOMB_X14_Y11_N20
\Datapath_inst|Regs_inst|oREGB[1]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~656_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[1]~655_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[1]~655_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[1]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][1]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~655_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~656_combout\);

-- Location: LCCOMB_X19_Y16_N22
\Datapath_inst|Regs_inst|oREGB[1]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~653_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][1]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~653_combout\);

-- Location: LCCOMB_X18_Y16_N22
\Datapath_inst|Regs_inst|oREGB[1]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~654_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[1]~653_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[1]~653_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[1]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][1]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][1]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[1]~653_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~654_combout\);

-- Location: LCCOMB_X16_Y16_N20
\Datapath_inst|Regs_inst|oREGB[1]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~657_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21)) # (\Datapath_inst|Regs_inst|oREGB[1]~654_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[1]~656_combout\ & (!\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[1]~656_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[1]~654_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~657_combout\);

-- Location: LCCOMB_X16_Y16_N30
\Datapath_inst|Regs_inst|oREGB[1]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~660_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[1]~657_combout\ & ((\Datapath_inst|Regs_inst|oREGB[1]~659_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[1]~657_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[1]~652_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[1]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[1]~652_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[1]~659_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[1]~657_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[1]~660_combout\);

-- Location: LCCOMB_X28_Y13_N28
\Datapath_inst|Regs_inst|oREGB[1]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[1]~671_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[1]~660_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[1]~670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[1]~670_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[1]~660_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(24),
	combout => \Datapath_inst|Regs_inst|oREGB[1]~671_combout\);

-- Location: FF_X28_Y13_N29
\Datapath_inst|B_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[1]~671_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(1));

-- Location: FF_X29_Y12_N7
\Datapath_inst|IR_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(3),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(3));

-- Location: LCCOMB_X29_Y11_N2
\Controller_inst|nx_state.ST_JAL_EXEC~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_JAL_EXEC~6_combout\ = (\Datapath_inst|IR_reg|reg_out\(0) & (\Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\ & (\Datapath_inst|IR_reg|reg_out\(6) & \Datapath_inst|IR_reg|reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(0),
	datab => \Controller_inst|nx_state.ST_BEQ_EXEC~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Datapath_inst|IR_reg|reg_out\(1),
	combout => \Controller_inst|nx_state.ST_JAL_EXEC~6_combout\);

-- Location: LCCOMB_X29_Y11_N12
\Datapath_inst|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~1_combout\ = (\Datapath_inst|Mux12~0_combout\ & ((\Controller_inst|nx_state.ST_JAL_EXEC~6_combout\) # (!\Datapath_inst|IR_reg|reg_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(3),
	datad => \Controller_inst|nx_state.ST_JAL_EXEC~6_combout\,
	combout => \Datapath_inst|Mux12~1_combout\);

-- Location: LCCOMB_X26_Y12_N26
\Datapath_inst|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~4_combout\ = (\Datapath_inst|Mux12~3_combout\ & (((\Datapath_inst|Imm_gen_inst|Mux31~1_combout\)) # (!\Datapath_inst|Mux12~2_combout\))) # (!\Datapath_inst|Mux12~3_combout\ & (!\Datapath_inst|Mux12~2_combout\ & 
-- (\Datapath_inst|B_reg|reg_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~3_combout\,
	datab => \Datapath_inst|Mux12~2_combout\,
	datac => \Datapath_inst|B_reg|reg_out\(19),
	datad => \Datapath_inst|Imm_gen_inst|Mux31~1_combout\,
	combout => \Datapath_inst|Mux12~4_combout\);

-- Location: LCCOMB_X25_Y12_N0
\Datapath_inst|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux12~5_combout\ = (\Datapath_inst|Mux12~1_combout\ & ((\Datapath_inst|Mux12~4_combout\ & (\Datapath_inst|Imm_gen_inst|Mux31~2_combout\)) # (!\Datapath_inst|Mux12~4_combout\ & ((\Datapath_inst|IR_reg|reg_out\(19)))))) # 
-- (!\Datapath_inst|Mux12~1_combout\ & (((\Datapath_inst|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux12~1_combout\,
	datab => \Datapath_inst|Imm_gen_inst|Mux31~2_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(19),
	datad => \Datapath_inst|Mux12~4_combout\,
	combout => \Datapath_inst|Mux12~5_combout\);

-- Location: LCCOMB_X31_Y13_N6
\Datapath_inst|ALU_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux12~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[19]~13_combout\) # ((!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux12~5_combout\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (\Datapath_inst|Mux12~5_combout\ & \Datapath_inst|s_alu_a[19]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datab => \Datapath_inst|Mux12~5_combout\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datad => \Datapath_inst|s_alu_a[19]~13_combout\,
	combout => \Datapath_inst|ALU_inst|Mux12~0_combout\);

-- Location: LCCOMB_X31_Y13_N24
\Datapath_inst|ALU_inst|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux12~1_combout\ = (\Datapath_inst|ALU_inst|Mux12~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~87_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux12~0_combout\ & (\Datapath_inst|ALU_inst|Add0~87_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux12~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~87_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	combout => \Datapath_inst|ALU_inst|Mux12~1_combout\);

-- Location: FF_X31_Y13_N25
\Datapath_inst|ALUOut_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux12~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(19));

-- Location: LCCOMB_X24_Y12_N8
\Datapath_inst|s_write_data_reg[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[19]~13_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19),
	datad => \Datapath_inst|ALUOut_reg|reg_out\(19),
	combout => \Datapath_inst|s_write_data_reg[19]~13_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Datapath_inst|Regs_inst|s_banco_regs[15][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][19]~feeder_combout\ = \Datapath_inst|s_write_data_reg[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[19]~13_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][19]~feeder_combout\);

-- Location: FF_X22_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][19]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\);

-- Location: LCCOMB_X22_Y10_N24
\Datapath_inst|Regs_inst|oREGB[19]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~290_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~290_combout\);

-- Location: LCCOMB_X18_Y9_N2
\Datapath_inst|Regs_inst|oREGB[19]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~291_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[19]~290_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[19]~290_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[19]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~290_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~291_combout\);

-- Location: LCCOMB_X21_Y9_N14
\Datapath_inst|Regs_inst|oREGB[19]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~283_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~283_combout\);

-- Location: LCCOMB_X21_Y9_N18
\Datapath_inst|Regs_inst|oREGB[19]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~284_combout\ = (\Datapath_inst|Regs_inst|oREGB[19]~283_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[19]~283_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\ & \Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[7][19]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[19]~283_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~284_combout\);

-- Location: LCCOMB_X16_Y9_N6
\Datapath_inst|Regs_inst|oREGB[19]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~285_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~285_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Datapath_inst|Regs_inst|oREGB[19]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~286_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[19]~285_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[19]~285_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[19]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~285_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~286_combout\);

-- Location: LCCOMB_X17_Y9_N18
\Datapath_inst|Regs_inst|oREGB[19]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~287_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~287_combout\);

-- Location: LCCOMB_X19_Y9_N24
\Datapath_inst|Regs_inst|oREGB[19]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~288_combout\ = (\Datapath_inst|Regs_inst|oREGB[19]~287_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22) & \Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~287_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~288_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Datapath_inst|Regs_inst|oREGB[19]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~289_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[19]~286_combout\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(20) & \Datapath_inst|Regs_inst|oREGB[19]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[19]~286_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|oREGB[19]~288_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~289_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Datapath_inst|Regs_inst|oREGB[19]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~292_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[19]~289_combout\ & (\Datapath_inst|Regs_inst|oREGB[19]~291_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[19]~289_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[19]~284_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[19]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[19]~291_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[19]~284_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|oREGB[19]~289_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~292_combout\);

-- Location: LCCOMB_X13_Y13_N24
\Datapath_inst|Regs_inst|oREGB[19]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~280_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~280_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Datapath_inst|Regs_inst|oREGB[19]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~281_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[19]~280_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[19]~280_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[19]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~280_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~281_combout\);

-- Location: LCCOMB_X14_Y13_N2
\Datapath_inst|Regs_inst|oREGB[19]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~273_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\) # (\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[18][19]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][19]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~273_combout\);

-- Location: LCCOMB_X14_Y13_N6
\Datapath_inst|Regs_inst|oREGB[19]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~274_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[19]~273_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[19]~273_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[19]~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[19]~273_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~274_combout\);

-- Location: LCCOMB_X23_Y16_N14
\Datapath_inst|Regs_inst|oREGB[19]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~277_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][19]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~277_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Datapath_inst|Regs_inst|oREGB[19]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~278_combout\ = (\Datapath_inst|Regs_inst|oREGB[19]~277_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[19]~277_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[19]~277_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][19]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][19]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~278_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Datapath_inst|Regs_inst|oREGB[19]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~275_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][19]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[19]~275_combout\);

-- Location: LCCOMB_X22_Y15_N0
\Datapath_inst|Regs_inst|oREGB[19]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~276_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[19]~275_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[19]~275_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[19]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][19]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][19]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~275_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~276_combout\);

-- Location: LCCOMB_X22_Y15_N18
\Datapath_inst|Regs_inst|oREGB[19]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~279_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[19]~276_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[19]~278_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[19]~278_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~276_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~279_combout\);

-- Location: LCCOMB_X21_Y12_N30
\Datapath_inst|Regs_inst|oREGB[19]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~282_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[19]~279_combout\ & (\Datapath_inst|Regs_inst|oREGB[19]~281_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[19]~279_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[19]~274_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[19]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[19]~281_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[19]~274_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~279_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~282_combout\);

-- Location: LCCOMB_X26_Y12_N16
\Datapath_inst|Regs_inst|oREGB[19]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[19]~293_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[19]~282_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[19]~292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[19]~292_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[19]~282_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[19]~293_combout\);

-- Location: FF_X26_Y12_N17
\Datapath_inst|B_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[19]~293_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(19));

-- Location: FF_X29_Y11_N15
\Datapath_inst|IR_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(20),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(20));

-- Location: LCCOMB_X19_Y6_N10
\Datapath_inst|Regs_inst|oREGB[11]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~453_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~453_combout\);

-- Location: LCCOMB_X22_Y5_N6
\Datapath_inst|Regs_inst|oREGB[11]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~454_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[11]~453_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[11]~453_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[11]~453_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[11]~453_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~454_combout\);

-- Location: LCCOMB_X19_Y8_N22
\Datapath_inst|Regs_inst|oREGB[11]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~455_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~455_combout\);

-- Location: LCCOMB_X23_Y8_N20
\Datapath_inst|Regs_inst|oREGB[11]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~456_combout\ = (\Datapath_inst|Regs_inst|oREGB[11]~455_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[11]~455_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~456_combout\);

-- Location: LCCOMB_X22_Y6_N28
\Datapath_inst|Regs_inst|oREGB[11]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~457_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|oREGB[11]~454_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[11]~456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[11]~454_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[11]~456_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~457_combout\);

-- Location: LCCOMB_X22_Y6_N8
\Datapath_inst|Regs_inst|oREGB[11]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~451_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~451_combout\);

-- Location: LCCOMB_X22_Y6_N10
\Datapath_inst|Regs_inst|oREGB[11]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~452_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[11]~451_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[11]~451_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[11]~451_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[11]~451_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~452_combout\);

-- Location: LCCOMB_X21_Y7_N20
\Datapath_inst|Regs_inst|oREGB[11]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~458_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~458_combout\);

-- Location: LCCOMB_X23_Y5_N8
\Datapath_inst|Regs_inst|oREGB[11]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~459_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[11]~458_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[11]~458_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[11]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[11]~458_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~459_combout\);

-- Location: LCCOMB_X24_Y6_N20
\Datapath_inst|Regs_inst|oREGB[11]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~460_combout\ = (\Datapath_inst|Regs_inst|oREGB[11]~457_combout\ & (((\Datapath_inst|Regs_inst|oREGB[11]~459_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[11]~457_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[11]~452_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~457_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[11]~452_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[11]~459_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~460_combout\);

-- Location: LCCOMB_X13_Y13_N30
\Datapath_inst|Regs_inst|oREGB[11]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~448_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~448_combout\);

-- Location: LCCOMB_X13_Y17_N18
\Datapath_inst|Regs_inst|oREGB[11]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~449_combout\ = (\Datapath_inst|Regs_inst|oREGB[11]~448_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[11]~448_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\ & \Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~448_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~449_combout\);

-- Location: LCCOMB_X18_Y13_N12
\Datapath_inst|Regs_inst|oREGB[11]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~441_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~441_combout\);

-- Location: LCCOMB_X18_Y13_N28
\Datapath_inst|Regs_inst|oREGB[11]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~442_combout\ = (\Datapath_inst|Regs_inst|oREGB[11]~441_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[11]~441_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~441_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[27][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~442_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Datapath_inst|Regs_inst|oREGB[11]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~443_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[28][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~443_combout\);

-- Location: LCCOMB_X17_Y11_N2
\Datapath_inst|Regs_inst|oREGB[11]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~444_combout\ = (\Datapath_inst|Regs_inst|oREGB[11]~443_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[11]~443_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~443_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][11]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[11]~444_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Datapath_inst|Regs_inst|oREGB[11]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~445_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][11]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[17][11]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~445_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Datapath_inst|Regs_inst|oREGB[11]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~446_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[11]~445_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[11]~445_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[11]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][11]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][11]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[11]~445_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~446_combout\);

-- Location: LCCOMB_X18_Y13_N18
\Datapath_inst|Regs_inst|oREGB[11]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~447_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21)) # ((\Datapath_inst|Regs_inst|oREGB[11]~444_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[11]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[11]~444_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[11]~446_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~447_combout\);

-- Location: LCCOMB_X18_Y13_N16
\Datapath_inst|Regs_inst|oREGB[11]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~450_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[11]~447_combout\ & (\Datapath_inst|Regs_inst|oREGB[11]~449_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[11]~447_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[11]~442_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[11]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~449_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[11]~442_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[11]~447_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~450_combout\);

-- Location: LCCOMB_X28_Y9_N4
\Datapath_inst|Regs_inst|oREGB[11]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[11]~461_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[11]~450_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[11]~460_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[11]~460_combout\,
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(24),
	datad => \Datapath_inst|Regs_inst|oREGB[11]~450_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[11]~461_combout\);

-- Location: FF_X28_Y9_N5
\Datapath_inst|B_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[11]~461_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(11));

-- Location: LCCOMB_X25_Y9_N28
\Datapath_inst|s_write_data_reg[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[10]~22_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|ALUOut_reg|reg_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10),
	datac => \Datapath_inst|ALUOut_reg|reg_out\(10),
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Datapath_inst|s_write_data_reg[10]~22_combout\);

-- Location: FF_X18_Y12_N21
\Datapath_inst|Regs_inst|s_banco_regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\);

-- Location: FF_X19_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\);

-- Location: LCCOMB_X17_Y14_N18
\Datapath_inst|Regs_inst|s_banco_regs[23][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[23][10]~feeder_combout\ = \Datapath_inst|s_write_data_reg[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[23][10]~feeder_combout\);

-- Location: FF_X17_Y14_N19
\Datapath_inst|Regs_inst|s_banco_regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[23][10]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\);

-- Location: FF_X17_Y14_N21
\Datapath_inst|Regs_inst|s_banco_regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\);

-- Location: LCCOMB_X17_Y14_N20
\Datapath_inst|Regs_inst|oREGB[10]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~469_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~469_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Datapath_inst|Regs_inst|oREGB[10]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~470_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[10]~469_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[10]~469_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[10]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~469_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~470_combout\);

-- Location: FF_X23_Y15_N19
\Datapath_inst|Regs_inst|s_banco_regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\);

-- Location: FF_X18_Y15_N17
\Datapath_inst|Regs_inst|s_banco_regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\);

-- Location: FF_X19_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\);

-- Location: LCCOMB_X19_Y15_N4
\Datapath_inst|Regs_inst|oREGB[10]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~466_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~466_combout\);

-- Location: FF_X19_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\);

-- Location: LCCOMB_X19_Y15_N14
\Datapath_inst|Regs_inst|oREGB[10]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~467_combout\ = (\Datapath_inst|Regs_inst|oREGB[10]~466_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[10]~466_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[10]~466_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~467_combout\);

-- Location: LCCOMB_X19_Y14_N30
\Datapath_inst|Regs_inst|s_banco_regs[21][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[21][10]~feeder_combout\ = \Datapath_inst|s_write_data_reg[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[21][10]~feeder_combout\);

-- Location: FF_X19_Y14_N31
\Datapath_inst|Regs_inst|s_banco_regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[21][10]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\);

-- Location: FF_X22_Y15_N15
\Datapath_inst|Regs_inst|s_banco_regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\);

-- Location: LCCOMB_X22_Y15_N14
\Datapath_inst|Regs_inst|oREGB[10]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~464_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~464_combout\);

-- Location: FF_X22_Y15_N27
\Datapath_inst|Regs_inst|s_banco_regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\);

-- Location: FF_X18_Y15_N27
\Datapath_inst|Regs_inst|s_banco_regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\);

-- Location: LCCOMB_X22_Y15_N26
\Datapath_inst|Regs_inst|oREGB[10]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~465_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[10]~464_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[10]~464_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[10]~464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[10]~464_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~465_combout\);

-- Location: LCCOMB_X19_Y15_N10
\Datapath_inst|Regs_inst|oREGB[10]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~468_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|oREGB[10]~465_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[10]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[10]~467_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~465_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~468_combout\);

-- Location: FF_X17_Y12_N17
\Datapath_inst|Regs_inst|s_banco_regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\);

-- Location: FF_X17_Y12_N11
\Datapath_inst|Regs_inst|s_banco_regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\);

-- Location: LCCOMB_X17_Y12_N10
\Datapath_inst|Regs_inst|oREGB[10]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~462_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~462_combout\);

-- Location: FF_X17_Y15_N3
\Datapath_inst|Regs_inst|s_banco_regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\);

-- Location: FF_X17_Y15_N21
\Datapath_inst|Regs_inst|s_banco_regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\);

-- Location: LCCOMB_X17_Y15_N2
\Datapath_inst|Regs_inst|oREGB[10]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~463_combout\ = (\Datapath_inst|Regs_inst|oREGB[10]~462_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20)))) # (!\Datapath_inst|Regs_inst|oREGB[10]~462_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[10]~462_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~463_combout\);

-- Location: LCCOMB_X18_Y11_N10
\Datapath_inst|Regs_inst|oREGB[10]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~471_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[10]~468_combout\ & (\Datapath_inst|Regs_inst|oREGB[10]~470_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[10]~468_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[10]~463_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[10]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[10]~470_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[10]~468_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~463_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~471_combout\);

-- Location: FF_X23_Y6_N11
\Datapath_inst|Regs_inst|s_banco_regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\);

-- Location: FF_X23_Y6_N17
\Datapath_inst|Regs_inst|s_banco_regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\);

-- Location: LCCOMB_X23_Y6_N16
\Datapath_inst|Regs_inst|oREGB[10]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~472_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~472_combout\);

-- Location: FF_X23_Y7_N15
\Datapath_inst|Regs_inst|s_banco_regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\);

-- Location: FF_X26_Y7_N13
\Datapath_inst|Regs_inst|s_banco_regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\);

-- Location: LCCOMB_X23_Y7_N14
\Datapath_inst|Regs_inst|oREGB[10]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~473_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[10]~472_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[10]~472_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[10]~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[10]~472_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~473_combout\);

-- Location: FF_X22_Y11_N31
\Datapath_inst|Regs_inst|s_banco_regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\);

-- Location: FF_X22_Y11_N25
\Datapath_inst|Regs_inst|s_banco_regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\);

-- Location: LCCOMB_X22_Y11_N30
\Datapath_inst|Regs_inst|oREGB[10]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~474_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~474_combout\);

-- Location: FF_X24_Y10_N15
\Datapath_inst|Regs_inst|s_banco_regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\);

-- Location: LCCOMB_X25_Y9_N22
\Datapath_inst|Regs_inst|s_banco_regs~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~53_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(10),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(10),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~53_combout\);

-- Location: FF_X25_Y9_N17
\Datapath_inst|Regs_inst|s_banco_regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~53_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\);

-- Location: LCCOMB_X24_Y10_N14
\Datapath_inst|Regs_inst|oREGB[10]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~475_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[10]~474_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[10]~474_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|oREGB[10]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[10]~474_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~475_combout\);

-- Location: FF_X23_Y11_N13
\Datapath_inst|Regs_inst|s_banco_regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\);

-- Location: FF_X25_Y9_N23
\Datapath_inst|Regs_inst|s_banco_regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~53_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\);

-- Location: FF_X24_Y11_N19
\Datapath_inst|Regs_inst|s_banco_regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\);

-- Location: LCCOMB_X24_Y11_N18
\Datapath_inst|Regs_inst|oREGB[10]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~476_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~476_combout\);

-- Location: LCCOMB_X24_Y11_N16
\Datapath_inst|Regs_inst|oREGB[10]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~477_combout\ = (\Datapath_inst|Regs_inst|oREGB[10]~476_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\ & (!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|IR_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|IR_reg|reg_out\(22),
	datad => \Datapath_inst|Regs_inst|oREGB[10]~476_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~477_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Datapath_inst|Regs_inst|oREGB[10]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~478_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[10]~475_combout\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|oREGB[10]~477_combout\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[10]~475_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[10]~477_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[10]~478_combout\);

-- Location: LCCOMB_X26_Y8_N28
\Datapath_inst|Regs_inst|s_banco_regs[15][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[15][10]~feeder_combout\ = \Datapath_inst|s_write_data_reg[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[15][10]~feeder_combout\);

-- Location: FF_X26_Y8_N29
\Datapath_inst|Regs_inst|s_banco_regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[15][10]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\);

-- Location: FF_X26_Y7_N7
\Datapath_inst|Regs_inst|s_banco_regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\);

-- Location: FF_X21_Y7_N31
\Datapath_inst|Regs_inst|s_banco_regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\);

-- Location: FF_X22_Y7_N15
\Datapath_inst|Regs_inst|s_banco_regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[10]~22_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\);

-- Location: LCCOMB_X21_Y7_N30
\Datapath_inst|Regs_inst|oREGB[10]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~479_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|IR_reg|reg_out\(21))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~479_combout\);

-- Location: LCCOMB_X26_Y7_N6
\Datapath_inst|Regs_inst|oREGB[10]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~480_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[10]~479_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[10]~479_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[10]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~479_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~480_combout\);

-- Location: LCCOMB_X26_Y7_N20
\Datapath_inst|Regs_inst|oREGB[10]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~481_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[10]~478_combout\ & ((\Datapath_inst|Regs_inst|oREGB[10]~480_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[10]~478_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[10]~473_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[10]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[10]~473_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[10]~478_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~480_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~481_combout\);

-- Location: LCCOMB_X30_Y11_N2
\Datapath_inst|Regs_inst|oREGB[10]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[10]~482_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[10]~471_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[10]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[10]~471_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[10]~481_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[10]~482_combout\);

-- Location: FF_X30_Y11_N3
\Datapath_inst|B_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[10]~482_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(10));

-- Location: LCCOMB_X26_Y11_N0
\Datapath_inst|IR_reg|reg_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[11]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(11),
	combout => \Datapath_inst|IR_reg|reg_out[11]~feeder_combout\);

-- Location: FF_X26_Y11_N1
\Datapath_inst|IR_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[11]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(11));

-- Location: LCCOMB_X26_Y11_N28
\Datapath_inst|Regs_inst|s_banco_regs[29][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\ = (!\Reset~input_o\ & (\Datapath_inst|IR_reg|reg_out\(11) & (\Datapath_inst|Regs_inst|Decoder0~3_combout\ & \Controller_inst|WideOr9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \Datapath_inst|IR_reg|reg_out\(11),
	datac => \Datapath_inst|Regs_inst|Decoder0~3_combout\,
	datad => \Controller_inst|WideOr9~combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\);

-- Location: FF_X19_Y13_N15
\Datapath_inst|Regs_inst|s_banco_regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\);

-- Location: FF_X22_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\);

-- Location: FF_X24_Y13_N21
\Datapath_inst|Regs_inst|s_banco_regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\);

-- Location: FF_X22_Y13_N3
\Datapath_inst|Regs_inst|s_banco_regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\);

-- Location: LCCOMB_X22_Y13_N2
\Datapath_inst|Regs_inst|oREGA[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~105_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~105_combout\);

-- Location: LCCOMB_X22_Y13_N28
\Datapath_inst|Regs_inst|oREGA[27]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~106_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[27]~105_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[27]~105_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[27]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~105_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~106_combout\);

-- Location: FF_X12_Y14_N13
\Datapath_inst|Regs_inst|s_banco_regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\);

-- Location: FF_X17_Y17_N21
\Datapath_inst|Regs_inst|s_banco_regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\);

-- Location: FF_X16_Y17_N25
\Datapath_inst|Regs_inst|s_banco_regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\);

-- Location: LCCOMB_X13_Y15_N4
\Datapath_inst|Regs_inst|s_banco_regs[27][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[27][27]~feeder_combout\ = \Datapath_inst|s_write_data_reg[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[27][27]~feeder_combout\);

-- Location: FF_X13_Y15_N5
\Datapath_inst|Regs_inst|s_banco_regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[27][27]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\);

-- Location: LCCOMB_X16_Y17_N24
\Datapath_inst|Regs_inst|oREGA[27]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~112_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~112_combout\);

-- Location: LCCOMB_X17_Y17_N20
\Datapath_inst|Regs_inst|oREGA[27]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~113_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[27]~112_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[27]~112_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[27]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~112_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~113_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Datapath_inst|Regs_inst|s_banco_regs[24][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs[24][27]~feeder_combout\ = \Datapath_inst|s_write_data_reg[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	combout => \Datapath_inst|Regs_inst|s_banco_regs[24][27]~feeder_combout\);

-- Location: FF_X19_Y17_N13
\Datapath_inst|Regs_inst|s_banco_regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs[24][27]~feeder_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\);

-- Location: FF_X23_Y13_N23
\Datapath_inst|Regs_inst|s_banco_regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\);

-- Location: FF_X19_Y13_N29
\Datapath_inst|Regs_inst|s_banco_regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\);

-- Location: FF_X24_Y13_N3
\Datapath_inst|Regs_inst|s_banco_regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\);

-- Location: LCCOMB_X23_Y13_N24
\Datapath_inst|Regs_inst|oREGA[27]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~109_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~109_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Datapath_inst|Regs_inst|oREGA[27]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~110_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[27]~109_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[27]~109_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[27]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~109_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~110_combout\);

-- Location: FF_X12_Y14_N27
\Datapath_inst|Regs_inst|s_banco_regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\);

-- Location: FF_X16_Y14_N11
\Datapath_inst|Regs_inst|s_banco_regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\);

-- Location: LCCOMB_X16_Y14_N10
\Datapath_inst|Regs_inst|oREGA[27]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~107_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~107_combout\);

-- Location: FF_X16_Y14_N29
\Datapath_inst|Regs_inst|s_banco_regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\);

-- Location: FF_X16_Y17_N7
\Datapath_inst|Regs_inst|s_banco_regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\);

-- Location: LCCOMB_X16_Y14_N28
\Datapath_inst|Regs_inst|oREGA[27]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~108_combout\ = (\Datapath_inst|Regs_inst|oREGA[27]~107_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18)))) # (!\Datapath_inst|Regs_inst|oREGA[27]~107_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~107_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~108_combout\);

-- Location: LCCOMB_X23_Y13_N12
\Datapath_inst|Regs_inst|oREGA[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~111_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|oREGA[27]~108_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|oREGA[27]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~110_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[27]~108_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~111_combout\);

-- Location: LCCOMB_X23_Y13_N26
\Datapath_inst|Regs_inst|oREGA[27]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~114_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[27]~111_combout\ & ((\Datapath_inst|Regs_inst|oREGA[27]~113_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[27]~111_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[27]~106_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[27]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~106_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[27]~113_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~111_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~114_combout\);

-- Location: FF_X22_Y9_N3
\Datapath_inst|Regs_inst|s_banco_regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\);

-- Location: FF_X22_Y9_N1
\Datapath_inst|Regs_inst|s_banco_regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\);

-- Location: FF_X23_Y5_N5
\Datapath_inst|Regs_inst|s_banco_regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\);

-- Location: FF_X23_Y5_N27
\Datapath_inst|Regs_inst|s_banco_regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\);

-- Location: LCCOMB_X23_Y5_N26
\Datapath_inst|Regs_inst|oREGA[27]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~122_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~122_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Datapath_inst|Regs_inst|oREGA[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~123_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[27]~122_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[27]~122_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[27]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~122_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~123_combout\);

-- Location: FF_X19_Y8_N27
\Datapath_inst|Regs_inst|s_banco_regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\);

-- Location: FF_X21_Y9_N3
\Datapath_inst|Regs_inst|s_banco_regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\);

-- Location: FF_X19_Y9_N5
\Datapath_inst|Regs_inst|s_banco_regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\);

-- Location: LCCOMB_X22_Y9_N28
\Datapath_inst|Regs_inst|oREGA[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~115_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~115_combout\);

-- Location: LCCOMB_X23_Y9_N20
\Datapath_inst|Regs_inst|oREGA[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~116_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[27]~115_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[27]~115_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[27]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~115_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~116_combout\);

-- Location: FF_X19_Y6_N7
\Datapath_inst|Regs_inst|s_banco_regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\);

-- Location: FF_X19_Y6_N1
\Datapath_inst|Regs_inst|s_banco_regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\);

-- Location: LCCOMB_X19_Y6_N0
\Datapath_inst|Regs_inst|oREGA[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~117_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~117_combout\);

-- Location: FF_X24_Y7_N23
\Datapath_inst|Regs_inst|s_banco_regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\);

-- Location: FF_X24_Y7_N29
\Datapath_inst|Regs_inst|s_banco_regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\);

-- Location: LCCOMB_X24_Y7_N22
\Datapath_inst|Regs_inst|oREGA[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~118_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[27]~117_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[27]~117_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[27]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[27]~117_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~118_combout\);

-- Location: LCCOMB_X25_Y9_N8
\Datapath_inst|Regs_inst|s_banco_regs~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|s_banco_regs~36_combout\ = (!\Reset~input_o\ & ((\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & 
-- (\Datapath_inst|ALUOut_reg|reg_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datab => \Reset~input_o\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(27),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27),
	combout => \Datapath_inst|Regs_inst|s_banco_regs~36_combout\);

-- Location: FF_X25_Y9_N9
\Datapath_inst|Regs_inst|s_banco_regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|s_banco_regs~36_combout\,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\);

-- Location: FF_X24_Y9_N13
\Datapath_inst|Regs_inst|s_banco_regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Regs_inst|s_banco_regs~36_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\);

-- Location: FF_X25_Y8_N25
\Datapath_inst|Regs_inst|s_banco_regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\);

-- Location: LCCOMB_X25_Y8_N24
\Datapath_inst|Regs_inst|oREGA[27]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~119_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[27]~119_combout\);

-- Location: LCCOMB_X22_Y9_N6
\Datapath_inst|Regs_inst|oREGA[27]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~120_combout\ = (\Datapath_inst|Regs_inst|oREGA[27]~119_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\ & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[27]~119_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~120_combout\);

-- Location: LCCOMB_X22_Y9_N16
\Datapath_inst|Regs_inst|oREGA[27]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~121_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|oREGA[27]~118_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[27]~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~118_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|Regs_inst|oREGA[27]~120_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~121_combout\);

-- Location: LCCOMB_X22_Y9_N14
\Datapath_inst|Regs_inst|oREGA[27]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~124_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[27]~121_combout\ & (\Datapath_inst|Regs_inst|oREGA[27]~123_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[27]~121_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[27]~116_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[27]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~123_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[27]~116_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~121_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~124_combout\);

-- Location: LCCOMB_X32_Y15_N0
\Datapath_inst|Regs_inst|oREGA[27]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[27]~125_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[27]~114_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- \Datapath_inst|Regs_inst|oREGA[27]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[27]~114_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[27]~124_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[27]~125_combout\);

-- Location: FF_X32_Y15_N1
\Datapath_inst|A_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[27]~125_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(27));

-- Location: LCCOMB_X31_Y15_N20
\Datapath_inst|PC_reg|reg_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~29_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(27))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|ALUOut_reg|reg_out\(27),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux4~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~29_combout\);

-- Location: FF_X31_Y15_N21
\Datapath_inst|PC_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~29_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(27));

-- Location: LCCOMB_X31_Y15_N22
\Datapath_inst|s_alu_a[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[27]~5_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(27))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Selector2~0_combout\,
	datac => \Datapath_inst|A_reg|reg_out\(27),
	datad => \Datapath_inst|PC_reg|reg_out\(27),
	combout => \Datapath_inst|s_alu_a[27]~5_combout\);

-- Location: LCCOMB_X30_Y15_N12
\Datapath_inst|ALU_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux4~0_combout\ = (\Datapath_inst|s_alu_a[27]~5_combout\ & ((\Datapath_inst|Mux4~0_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|s_alu_a[27]~5_combout\ & 
-- (\Datapath_inst|Mux4~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[27]~5_combout\,
	datab => \Datapath_inst|Mux4~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y15_N24
\Datapath_inst|ALU_inst|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux4~1_combout\ = (\Datapath_inst|ALU_inst|Mux4~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~103_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux4~0_combout\ & (\Datapath_inst|ALU_inst|Add0~103_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux4~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~103_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux4~1_combout\);

-- Location: FF_X31_Y15_N25
\Datapath_inst|ALUOut_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux4~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(27));

-- Location: LCCOMB_X25_Y9_N6
\Datapath_inst|s_write_data_reg[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_write_data_reg[27]~5_combout\ = (\Controller_inst|pr_state.ST_MEM_WB~q\ & ((\Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27)))) # (!\Controller_inst|pr_state.ST_MEM_WB~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WB~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(27),
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(27),
	combout => \Datapath_inst|s_write_data_reg[27]~5_combout\);

-- Location: FF_X23_Y9_N21
\Datapath_inst|Regs_inst|s_banco_regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|s_write_data_reg[27]~5_combout\,
	sload => VCC,
	ena => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\);

-- Location: LCCOMB_X21_Y9_N2
\Datapath_inst|Regs_inst|oREGB[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~115_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~115_combout\);

-- Location: LCCOMB_X24_Y9_N12
\Datapath_inst|Regs_inst|oREGB[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~116_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[27]~115_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[27]~115_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[27]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[3][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~115_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~116_combout\);

-- Location: LCCOMB_X24_Y7_N28
\Datapath_inst|Regs_inst|oREGB[27]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~122_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[11][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~122_combout\);

-- Location: LCCOMB_X23_Y5_N4
\Datapath_inst|Regs_inst|oREGB[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~123_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[27]~122_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[27]~122_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[27]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~122_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~123_combout\);

-- Location: LCCOMB_X19_Y8_N26
\Datapath_inst|Regs_inst|oREGB[27]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~119_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~119_combout\);

-- Location: LCCOMB_X19_Y9_N4
\Datapath_inst|Regs_inst|oREGB[27]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~120_combout\ = (\Datapath_inst|Regs_inst|oREGB[27]~119_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22) & \Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~119_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~120_combout\);

-- Location: LCCOMB_X19_Y6_N6
\Datapath_inst|Regs_inst|oREGB[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~117_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~117_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Datapath_inst|Regs_inst|oREGB[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~118_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[27]~117_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[27]~117_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[27]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][27]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~117_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~118_combout\);

-- Location: LCCOMB_X28_Y9_N28
\Datapath_inst|Regs_inst|oREGB[27]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~121_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[27]~118_combout\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|oREGB[27]~120_combout\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[27]~120_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[27]~118_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~121_combout\);

-- Location: LCCOMB_X28_Y9_N22
\Datapath_inst|Regs_inst|oREGB[27]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~124_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[27]~121_combout\ & ((\Datapath_inst|Regs_inst|oREGB[27]~123_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[27]~121_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[27]~116_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[27]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[27]~116_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[27]~123_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~121_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~124_combout\);

-- Location: LCCOMB_X19_Y13_N28
\Datapath_inst|Regs_inst|oREGB[27]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~107_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|IR_reg|reg_out\(23))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~107_combout\);

-- Location: LCCOMB_X19_Y13_N14
\Datapath_inst|Regs_inst|oREGB[27]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~108_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[27]~107_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[27]~107_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[27]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][27]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[27]~107_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~108_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Datapath_inst|Regs_inst|oREGB[27]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~109_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~109_combout\);

-- Location: LCCOMB_X24_Y13_N20
\Datapath_inst|Regs_inst|oREGB[27]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~110_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[27]~109_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[27]~109_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[27]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[27]~109_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[24][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~110_combout\);

-- Location: LCCOMB_X19_Y13_N10
\Datapath_inst|Regs_inst|oREGB[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~111_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|oREGB[27]~108_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[27]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[27]~108_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[27]~110_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~111_combout\);

-- Location: LCCOMB_X16_Y17_N18
\Datapath_inst|Regs_inst|oREGB[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~105_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~105_combout\);

-- Location: LCCOMB_X16_Y17_N6
\Datapath_inst|Regs_inst|oREGB[27]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~106_combout\ = (\Datapath_inst|Regs_inst|oREGB[27]~105_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[27]~105_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][27]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[27]~105_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~106_combout\);

-- Location: LCCOMB_X12_Y14_N26
\Datapath_inst|Regs_inst|oREGB[27]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~112_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][27]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][27]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[27]~112_combout\);

-- Location: LCCOMB_X12_Y14_N12
\Datapath_inst|Regs_inst|oREGB[27]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~113_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[27]~112_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[27]~112_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[27]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[27]~112_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][27]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[31][27]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~113_combout\);

-- Location: LCCOMB_X19_Y13_N8
\Datapath_inst|Regs_inst|oREGB[27]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~114_combout\ = (\Datapath_inst|Regs_inst|oREGB[27]~111_combout\ & (((\Datapath_inst|Regs_inst|oREGB[27]~113_combout\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[27]~111_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[27]~106_combout\ & (\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[27]~111_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[27]~106_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[27]~113_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~114_combout\);

-- Location: LCCOMB_X28_Y9_N14
\Datapath_inst|Regs_inst|oREGB[27]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[27]~125_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[27]~114_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[27]~124_combout\ & 
-- ((!\Datapath_inst|Regs_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[27]~124_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[27]~114_combout\,
	datad => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[27]~125_combout\);

-- Location: FF_X28_Y9_N15
\Datapath_inst|B_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[27]~125_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(27));

-- Location: FF_X30_Y12_N31
\Datapath_inst|IR_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(30),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(30));

-- Location: LCCOMB_X30_Y12_N26
\Datapath_inst|ULA_ctrl_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(12) & (((!\Datapath_inst|IR_reg|reg_out\(14)) # (!\Datapath_inst|IR_reg|reg_out\(13))))) # (!\Datapath_inst|IR_reg|reg_out\(12) & ((\Datapath_inst|IR_reg|reg_out\(14)) # 
-- ((\Datapath_inst|IR_reg|reg_out\(30) & !\Datapath_inst|IR_reg|reg_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(30),
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Datapath_inst|IR_reg|reg_out\(13),
	datad => \Datapath_inst|IR_reg|reg_out\(14),
	combout => \Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y12_N0
\Datapath_inst|ULA_ctrl_inst|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ = ((\Controller_inst|pr_state.ST_EXEC_R~q\ & (\Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\ & \Controller_inst|Equal0~2_combout\))) # (!\Controller_inst|ALUOp[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datab => \Datapath_inst|ULA_ctrl_inst|Mux7~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Controller_inst|Equal0~2_combout\,
	combout => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\);

-- Location: LCCOMB_X30_Y13_N8
\Datapath_inst|ALU_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux20~0_combout\ = (\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & ((\Datapath_inst|s_alu_a[11]~21_combout\) # ((!\Controller_inst|pr_state.ST_FETCH_2~q\ & \Datapath_inst|Mux20~5_combout\)))) # 
-- (!\Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\ & (!\Controller_inst|pr_state.ST_FETCH_2~q\ & (\Datapath_inst|s_alu_a[11]~21_combout\ & \Datapath_inst|Mux20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~2_combout\,
	datab => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datac => \Datapath_inst|s_alu_a[11]~21_combout\,
	datad => \Datapath_inst|Mux20~5_combout\,
	combout => \Datapath_inst|ALU_inst|Mux20~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\Datapath_inst|ALU_inst|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux20~1_combout\ = (\Datapath_inst|ALU_inst|Mux20~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~63_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux20~0_combout\ & (\Datapath_inst|ALU_inst|Add0~63_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux20~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~63_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux20~1_combout\);

-- Location: FF_X31_Y11_N17
\Datapath_inst|ALUOut_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux20~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(11));

-- Location: LCCOMB_X31_Y11_N22
\Datapath_inst|PC_reg|reg_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~13_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(11))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(11),
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|ALU_inst|Mux20~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~13_combout\);

-- Location: FF_X31_Y11_N23
\Datapath_inst|PC_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~13_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(11));

-- Location: LCCOMB_X31_Y11_N4
\Datapath_inst|Memoria_inst|mux_addr[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux20~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux20~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(11),
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux20~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[11]~9_combout\);

-- Location: FF_X29_Y12_N25
\Datapath_inst|IR_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(0),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(0));

-- Location: LCCOMB_X29_Y12_N16
\Controller_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Equal0~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(0) & (!\Datapath_inst|IR_reg|reg_out\(3) & (!\Datapath_inst|IR_reg|reg_out\(2) & \Datapath_inst|IR_reg|reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(0),
	datab => \Datapath_inst|IR_reg|reg_out\(3),
	datac => \Datapath_inst|IR_reg|reg_out\(2),
	datad => \Datapath_inst|IR_reg|reg_out\(1),
	combout => \Controller_inst|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y12_N4
\Controller_inst|nx_state.ST_MEM_ADDR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_MEM_ADDR~0_combout\ = (\Controller_inst|pr_state.ST_DECODE~q\ & (!\Datapath_inst|IR_reg|reg_out\(4) & (!\Datapath_inst|IR_reg|reg_out\(6) & \Controller_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Controller_inst|nx_state.ST_MEM_ADDR~0_combout\);

-- Location: FF_X28_Y12_N5
\Controller_inst|pr_state.ST_MEM_ADDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_MEM_ADDR~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_ADDR~q\);

-- Location: LCCOMB_X31_Y14_N18
\Controller_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector4~0_combout\ = (\Controller_inst|pr_state.ST_EXEC_R~q\) # ((\Controller_inst|pr_state.ST_MEM_ADDR~q\) # ((\Controller_inst|pr_state.ST_FETCH_2~q\) # (\Controller_inst|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datab => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datac => \Controller_inst|pr_state.ST_FETCH_2~q\,
	datad => \Controller_inst|Selector3~0_combout\,
	combout => \Controller_inst|Selector4~0_combout\);

-- Location: FF_X29_Y14_N19
\Datapath_inst|ALUOut_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux21~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(10));

-- Location: LCCOMB_X29_Y14_N24
\Datapath_inst|PC_reg|reg_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~12_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(10))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(10),
	datad => \Datapath_inst|ALU_inst|Mux21~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~12_combout\);

-- Location: FF_X29_Y14_N25
\Datapath_inst|PC_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~12_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(10));

-- Location: LCCOMB_X22_Y11_N24
\Datapath_inst|Regs_inst|oREGA[10]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~476_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~476_combout\);

-- Location: LCCOMB_X23_Y11_N20
\Datapath_inst|Regs_inst|oREGA[10]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~477_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~476_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\ & (\Datapath_inst|IR_reg|reg_out\(16) & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][10]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[10]~476_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~477_combout\);

-- Location: LCCOMB_X23_Y11_N12
\Datapath_inst|Regs_inst|oREGA[10]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~474_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[5][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~474_combout\);

-- Location: LCCOMB_X23_Y11_N14
\Datapath_inst|Regs_inst|oREGA[10]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~475_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~474_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|Regs_inst|oREGA[10]~474_combout\ & 
-- (((\Datapath_inst|IR_reg|reg_out\(16) & \Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~474_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][10]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[6][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~475_combout\);

-- Location: LCCOMB_X23_Y11_N26
\Datapath_inst|Regs_inst|oREGA[10]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~478_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|oREGA[10]~475_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[10]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[10]~477_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[10]~475_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~478_combout\);

-- Location: LCCOMB_X26_Y7_N12
\Datapath_inst|Regs_inst|oREGA[10]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~479_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\) # ((\Datapath_inst|IR_reg|reg_out\(16))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\ & !\Datapath_inst|IR_reg|reg_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~479_combout\);

-- Location: LCCOMB_X26_Y7_N14
\Datapath_inst|Regs_inst|oREGA[10]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~480_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[10]~479_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[10]~479_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[10]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][10]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[10]~479_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~480_combout\);

-- Location: LCCOMB_X23_Y6_N10
\Datapath_inst|Regs_inst|oREGA[10]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~472_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[8][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~472_combout\);

-- Location: LCCOMB_X22_Y7_N14
\Datapath_inst|Regs_inst|oREGA[10]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~473_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~472_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[10]~472_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~472_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][10]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~473_combout\);

-- Location: LCCOMB_X23_Y11_N28
\Datapath_inst|Regs_inst|oREGA[10]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~481_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~478_combout\ & ((\Datapath_inst|Regs_inst|oREGA[10]~480_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[10]~478_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGA[10]~473_combout\ & \Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~478_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[10]~480_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[10]~473_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~481_combout\);

-- Location: LCCOMB_X17_Y15_N20
\Datapath_inst|Regs_inst|oREGA[10]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~469_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~469_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Datapath_inst|Regs_inst|oREGA[10]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~470_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~469_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(18)))) # (!\Datapath_inst|Regs_inst|oREGA[10]~469_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~469_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~470_combout\);

-- Location: LCCOMB_X23_Y15_N18
\Datapath_inst|Regs_inst|oREGA[10]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~462_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~462_combout\);

-- Location: LCCOMB_X22_Y15_N28
\Datapath_inst|Regs_inst|oREGA[10]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~463_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[10]~462_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[10]~462_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[10]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][10]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[10]~462_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~463_combout\);

-- Location: LCCOMB_X18_Y15_N16
\Datapath_inst|Regs_inst|oREGA[10]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~466_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[16][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~466_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Datapath_inst|Regs_inst|oREGA[10]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~467_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[10]~466_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[10]~466_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[10]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][10]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[10]~466_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~467_combout\);

-- Location: LCCOMB_X17_Y12_N16
\Datapath_inst|Regs_inst|oREGA[10]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~464_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][10]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][10]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[10]~464_combout\);

-- Location: LCCOMB_X18_Y12_N20
\Datapath_inst|Regs_inst|oREGA[10]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~465_combout\ = (\Datapath_inst|Regs_inst|oREGA[10]~464_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17)))) # (!\Datapath_inst|Regs_inst|oREGA[10]~464_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~464_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][10]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][10]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~465_combout\);

-- Location: LCCOMB_X18_Y15_N28
\Datapath_inst|Regs_inst|oREGA[10]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~468_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15)) # (\Datapath_inst|Regs_inst|oREGA[10]~465_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|oREGA[10]~467_combout\ & (!\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~467_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[10]~465_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~468_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Datapath_inst|Regs_inst|oREGA[10]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~471_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[10]~468_combout\ & (\Datapath_inst|Regs_inst|oREGA[10]~470_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[10]~468_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[10]~463_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (((\Datapath_inst|Regs_inst|oREGA[10]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[10]~470_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[10]~463_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(15),
	datad => \Datapath_inst|Regs_inst|oREGA[10]~468_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~471_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Datapath_inst|Regs_inst|oREGA[10]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[10]~482_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[10]~471_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[10]~481_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|oREGA[10]~481_combout\,
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[10]~471_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[10]~482_combout\);

-- Location: FF_X24_Y14_N21
\Datapath_inst|A_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[10]~482_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(10));

-- Location: LCCOMB_X29_Y14_N22
\Datapath_inst|s_alu_a[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[10]~22_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(10)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|PC_reg|reg_out\(10),
	datac => \Datapath_inst|A_reg|reg_out\(10),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[10]~22_combout\);

-- Location: LCCOMB_X29_Y14_N28
\Datapath_inst|ALU_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux21~0_combout\ = (\Datapath_inst|Mux21~2_combout\ & (((\Datapath_inst|s_alu_a[10]~22_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|Mux21~2_combout\ & 
-- (\Datapath_inst|s_alu_a[10]~22_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux21~2_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|s_alu_a[10]~22_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux21~0_combout\);

-- Location: LCCOMB_X29_Y14_N18
\Datapath_inst|ALU_inst|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux21~1_combout\ = (\Datapath_inst|ALU_inst|Add0~60_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux21~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~60_combout\ & (((\Datapath_inst|ALU_inst|Mux21~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~60_combout\,
	datab => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datac => \Datapath_inst|ALU_inst|Mux21~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y14_N12
\Datapath_inst|ALU_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~1_combout\ = (!\Datapath_inst|ALU_inst|Mux24~1_combout\ & (!\Datapath_inst|ALU_inst|Mux21~1_combout\ & (!\Datapath_inst|ALU_inst|Mux22~1_combout\ & !\Datapath_inst|ALU_inst|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux24~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux21~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux22~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux23~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y14_N30
\Datapath_inst|ALU_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~2_combout\ = (\Datapath_inst|ALU_inst|Equal0~1_combout\ & (!\Datapath_inst|ALU_inst|Mux25~1_combout\ & (!\Datapath_inst|ALU_inst|Mux31~6_combout\ & !\Datapath_inst|ALU_inst|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux25~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux31~6_combout\,
	datad => \Datapath_inst|ALU_inst|Mux26~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y12_N0
\Datapath_inst|ALU_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~4_combout\ = (!\Datapath_inst|ALU_inst|Mux5~1_combout\ & (!\Datapath_inst|ALU_inst|Mux6~1_combout\ & (!\Datapath_inst|ALU_inst|Mux7~1_combout\ & !\Datapath_inst|ALU_inst|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux5~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux6~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux7~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux4~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~4_combout\);

-- Location: LCCOMB_X32_Y12_N14
\Datapath_inst|ALU_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~3_combout\ = (!\Datapath_inst|ALU_inst|Mux9~1_combout\ & !\Datapath_inst|ALU_inst|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|ALU_inst|Mux9~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux8~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~3_combout\);

-- Location: LCCOMB_X31_Y13_N22
\Datapath_inst|ALU_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~5_combout\ = (\Datapath_inst|ALU_inst|Equal0~4_combout\ & (!\Datapath_inst|ALU_inst|Mux11~1_combout\ & (\Datapath_inst|ALU_inst|Equal0~3_combout\ & !\Datapath_inst|ALU_inst|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~4_combout\,
	datab => \Datapath_inst|ALU_inst|Mux11~1_combout\,
	datac => \Datapath_inst|ALU_inst|Equal0~3_combout\,
	datad => \Datapath_inst|ALU_inst|Mux10~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~5_combout\);

-- Location: LCCOMB_X31_Y12_N24
\Datapath_inst|ALU_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~8_combout\ = (!\Datapath_inst|ALU_inst|Mux17~1_combout\ & (!\Datapath_inst|ALU_inst|Mux16~1_combout\ & (!\Datapath_inst|ALU_inst|Mux18~1_combout\ & !\Datapath_inst|ALU_inst|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux17~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux16~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux18~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux19~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~8_combout\);

-- Location: LCCOMB_X31_Y12_N10
\Datapath_inst|ALU_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~9_combout\ = (!\Datapath_inst|ALU_inst|Mux29~1_combout\ & (!\Datapath_inst|ALU_inst|Mux28~1_combout\ & (\Datapath_inst|ALU_inst|Equal0~8_combout\ & !\Datapath_inst|ALU_inst|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux29~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux28~1_combout\,
	datac => \Datapath_inst|ALU_inst|Equal0~8_combout\,
	datad => \Datapath_inst|ALU_inst|Mux27~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y14_N28
\Datapath_inst|ALU_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~7_combout\ = (!\Datapath_inst|ALU_inst|Mux2~1_combout\ & (!\Datapath_inst|ALU_inst|Mux3~1_combout\ & (!\Datapath_inst|ALU_inst|Mux0~1_combout\ & !\Datapath_inst|ALU_inst|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux2~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux3~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux0~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux1~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y14_N8
\Datapath_inst|ALU_inst|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~10_combout\ = (\Datapath_inst|ALU_inst|Equal0~9_combout\ & (!\Datapath_inst|ALU_inst|Mux30~3_combout\ & (!\Datapath_inst|ALU_inst|Mux20~1_combout\ & \Datapath_inst|ALU_inst|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~9_combout\,
	datab => \Datapath_inst|ALU_inst|Mux30~3_combout\,
	datac => \Datapath_inst|ALU_inst|Mux20~1_combout\,
	datad => \Datapath_inst|ALU_inst|Equal0~7_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~10_combout\);

-- Location: LCCOMB_X30_Y14_N30
\Datapath_inst|ALU_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~6_combout\ = (!\Datapath_inst|ALU_inst|Mux12~1_combout\ & (!\Datapath_inst|ALU_inst|Mux14~1_combout\ & (!\Datapath_inst|ALU_inst|Mux15~1_combout\ & !\Datapath_inst|ALU_inst|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux12~1_combout\,
	datab => \Datapath_inst|ALU_inst|Mux14~1_combout\,
	datac => \Datapath_inst|ALU_inst|Mux15~1_combout\,
	datad => \Datapath_inst|ALU_inst|Mux13~1_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~6_combout\);

-- Location: LCCOMB_X31_Y14_N14
\Datapath_inst|ALU_inst|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Equal0~11_combout\ = (\Datapath_inst|ALU_inst|Equal0~2_combout\ & (\Datapath_inst|ALU_inst|Equal0~5_combout\ & (\Datapath_inst|ALU_inst|Equal0~10_combout\ & \Datapath_inst|ALU_inst|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~2_combout\,
	datab => \Datapath_inst|ALU_inst|Equal0~5_combout\,
	datac => \Datapath_inst|ALU_inst|Equal0~10_combout\,
	datad => \Datapath_inst|ALU_inst|Equal0~6_combout\,
	combout => \Datapath_inst|ALU_inst|Equal0~11_combout\);

-- Location: LCCOMB_X30_Y16_N2
\Datapath_inst|ALU_inst|Add0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Add0~113_combout\ = \Datapath_inst|Mux22~9_combout\ $ (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((!\Datapath_inst|ALU_inst|Equal0~11_combout\ & \Controller_inst|pr_state.ST_BEQ_EXEC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datab => \Datapath_inst|Mux22~9_combout\,
	datac => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Add0~113_combout\);

-- Location: LCCOMB_X29_Y14_N20
\Datapath_inst|ALU_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux22~0_combout\ = (\Datapath_inst|s_alu_a[9]~23_combout\ & (((\Datapath_inst|Mux22~9_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|s_alu_a[9]~23_combout\ 
-- & (\Datapath_inst|Mux22~9_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[9]~23_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|Mux22~9_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux22~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\Datapath_inst|ALU_inst|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux22~1_combout\ = (\Datapath_inst|ALU_inst|Add0~58_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux22~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~58_combout\ & (((\Datapath_inst|ALU_inst|Mux22~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~58_combout\,
	datab => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datac => \Datapath_inst|ALU_inst|Mux22~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux22~1_combout\);

-- Location: FF_X29_Y14_N7
\Datapath_inst|ALUOut_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux22~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(9));

-- Location: LCCOMB_X29_Y14_N26
\Datapath_inst|PC_reg|reg_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~11_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(9))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(9),
	datad => \Datapath_inst|ALU_inst|Mux22~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~11_combout\);

-- Location: FF_X29_Y14_N27
\Datapath_inst|PC_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~11_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(9));

-- Location: LCCOMB_X29_Y14_N0
\Datapath_inst|Memoria_inst|mux_addr[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux22~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux22~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(9),
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux22~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[9]~7_combout\);

-- Location: LCCOMB_X28_Y13_N4
\Datapath_inst|IR_reg|reg_out[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[23]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(23),
	combout => \Datapath_inst|IR_reg|reg_out[23]~feeder_combout\);

-- Location: FF_X28_Y13_N5
\Datapath_inst|IR_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[23]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(23));

-- Location: LCCOMB_X22_Y11_N20
\Datapath_inst|Regs_inst|oREGB[8]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~516_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~516_combout\);

-- Location: LCCOMB_X21_Y7_N8
\Datapath_inst|Regs_inst|oREGB[8]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~517_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[8]~516_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[8]~516_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[8]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~516_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~517_combout\);

-- Location: LCCOMB_X17_Y9_N0
\Datapath_inst|Regs_inst|oREGB[8]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~518_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~518_combout\);

-- Location: LCCOMB_X16_Y8_N28
\Datapath_inst|Regs_inst|oREGB[8]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~519_combout\ = (\Datapath_inst|Regs_inst|oREGB[8]~518_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\ & (\Datapath_inst|IR_reg|reg_out\(22) & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[4][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[8]~518_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~519_combout\);

-- Location: LCCOMB_X16_Y8_N18
\Datapath_inst|Regs_inst|oREGB[8]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~520_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[8]~517_combout\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[8]~519_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[8]~517_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~519_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~520_combout\);

-- Location: LCCOMB_X16_Y8_N20
\Datapath_inst|Regs_inst|oREGB[8]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~514_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22)) # ((\Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[10][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~514_combout\);

-- Location: LCCOMB_X16_Y8_N22
\Datapath_inst|Regs_inst|oREGB[8]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~515_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[8]~514_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[8]~514_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[8]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[12][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~514_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~515_combout\);

-- Location: LCCOMB_X22_Y7_N20
\Datapath_inst|Regs_inst|oREGB[8]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~521_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~521_combout\);

-- Location: LCCOMB_X23_Y10_N24
\Datapath_inst|Regs_inst|oREGB[8]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~522_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[8]~521_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[8]~521_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[8]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~521_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~522_combout\);

-- Location: LCCOMB_X16_Y8_N24
\Datapath_inst|Regs_inst|oREGB[8]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~523_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[8]~520_combout\ & ((\Datapath_inst|Regs_inst|oREGB[8]~522_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[8]~520_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[8]~515_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|oREGB[8]~520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[8]~520_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[8]~515_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~522_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~523_combout\);

-- Location: LCCOMB_X14_Y15_N0
\Datapath_inst|Regs_inst|oREGB[8]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~504_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~504_combout\);

-- Location: LCCOMB_X17_Y15_N22
\Datapath_inst|Regs_inst|oREGB[8]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~505_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[8]~504_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[8]~504_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[8]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~504_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~505_combout\);

-- Location: LCCOMB_X14_Y11_N28
\Datapath_inst|Regs_inst|oREGB[8]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~508_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][8]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~508_combout\);

-- Location: LCCOMB_X14_Y11_N14
\Datapath_inst|Regs_inst|oREGB[8]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~509_combout\ = (\Datapath_inst|Regs_inst|oREGB[8]~508_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[8]~508_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][8]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[8]~508_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~509_combout\);

-- Location: LCCOMB_X18_Y11_N18
\Datapath_inst|Regs_inst|oREGB[8]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~506_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][8]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~506_combout\);

-- Location: LCCOMB_X17_Y11_N10
\Datapath_inst|Regs_inst|oREGB[8]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~507_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[8]~506_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[8]~506_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[8]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][8]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][8]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~506_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~507_combout\);

-- Location: LCCOMB_X16_Y11_N18
\Datapath_inst|Regs_inst|oREGB[8]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~510_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|oREGB[8]~507_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[8]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[8]~509_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[8]~507_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[8]~510_combout\);

-- Location: LCCOMB_X16_Y13_N4
\Datapath_inst|Regs_inst|oREGB[8]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~511_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|IR_reg|reg_out\(20))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~511_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Datapath_inst|Regs_inst|oREGB[8]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~512_combout\ = (\Datapath_inst|Regs_inst|oREGB[8]~511_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[8]~511_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[8]~511_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][8]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][8]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~512_combout\);

-- Location: LCCOMB_X16_Y11_N24
\Datapath_inst|Regs_inst|oREGB[8]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~513_combout\ = (\Datapath_inst|Regs_inst|oREGB[8]~510_combout\ & (((\Datapath_inst|Regs_inst|oREGB[8]~512_combout\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[8]~510_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[8]~505_combout\ & (\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[8]~505_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[8]~510_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[8]~512_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~513_combout\);

-- Location: LCCOMB_X30_Y11_N26
\Datapath_inst|Regs_inst|oREGB[8]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[8]~524_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[8]~513_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[8]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[8]~523_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[8]~513_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[8]~524_combout\);

-- Location: FF_X30_Y11_N27
\Datapath_inst|B_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[8]~524_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(8));

-- Location: FF_X30_Y11_N31
\Datapath_inst|IR_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(28),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(28));

-- Location: LCCOMB_X30_Y11_N30
\Datapath_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux23~0_combout\ = (\Datapath_inst|B_reg|reg_out\(8) & ((\Datapath_inst|Mux21~0_combout\) # ((\Datapath_inst|Mux21~1_combout\ & \Datapath_inst|IR_reg|reg_out\(28))))) # (!\Datapath_inst|B_reg|reg_out\(8) & (\Datapath_inst|Mux21~1_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|B_reg|reg_out\(8),
	datab => \Datapath_inst|Mux21~1_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(28),
	datad => \Datapath_inst|Mux21~0_combout\,
	combout => \Datapath_inst|Mux23~0_combout\);

-- Location: LCCOMB_X30_Y11_N14
\Datapath_inst|ALU_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux23~0_combout\ = (\Datapath_inst|Mux23~0_combout\ & (((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (\Datapath_inst|s_alu_a[8]~24_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|Mux23~0_combout\ & 
-- (\Datapath_inst|s_alu_a[8]~24_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux23~0_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datad => \Datapath_inst|s_alu_a[8]~24_combout\,
	combout => \Datapath_inst|ALU_inst|Mux23~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\Datapath_inst|ALU_inst|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux23~1_combout\ = (\Datapath_inst|ALU_inst|Mux23~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\) # ((\Datapath_inst|ALU_inst|Add0~56_combout\ & \Datapath_inst|ALU_inst|Mux30~2_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux23~0_combout\ & (\Datapath_inst|ALU_inst|Add0~56_combout\ & (\Datapath_inst|ALU_inst|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux23~0_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~56_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux23~1_combout\);

-- Location: LCCOMB_X31_Y11_N14
\Datapath_inst|Memoria_inst|mux_addr[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (\Datapath_inst|ALU_inst|Mux23~1_combout\)) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- (\Datapath_inst|ALU_inst|Mux23~1_combout\)) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & ((\Datapath_inst|PC_reg|reg_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux23~1_combout\,
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|PC_reg|reg_out\(8),
	combout => \Datapath_inst|Memoria_inst|mux_addr[8]~6_combout\);

-- Location: FF_X25_Y12_N1
\Datapath_inst|IR_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(19),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(19));

-- Location: LCCOMB_X14_Y11_N30
\Datapath_inst|Regs_inst|oREGA[7]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~529_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~529_combout\);

-- Location: LCCOMB_X11_Y11_N20
\Datapath_inst|Regs_inst|oREGA[7]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~530_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[7]~529_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[7]~529_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[7]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][7]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[7]~529_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~530_combout\);

-- Location: LCCOMB_X16_Y15_N26
\Datapath_inst|Regs_inst|oREGA[7]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~527_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18)) # ((\Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[22][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~527_combout\);

-- Location: LCCOMB_X16_Y15_N20
\Datapath_inst|Regs_inst|oREGA[7]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~528_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~527_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[7]~527_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[7]~527_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[26][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~528_combout\);

-- Location: LCCOMB_X16_Y11_N10
\Datapath_inst|Regs_inst|oREGA[7]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~531_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[7]~528_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[7]~530_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[7]~530_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[7]~528_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~531_combout\);

-- Location: LCCOMB_X13_Y15_N24
\Datapath_inst|Regs_inst|oREGA[7]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~532_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~532_combout\);

-- Location: LCCOMB_X17_Y13_N28
\Datapath_inst|Regs_inst|oREGA[7]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~533_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~532_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17)))) # (!\Datapath_inst|Regs_inst|oREGA[7]~532_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[7]~532_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~533_combout\);

-- Location: LCCOMB_X13_Y11_N14
\Datapath_inst|Regs_inst|oREGA[7]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~525_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~525_combout\);

-- Location: LCCOMB_X17_Y11_N8
\Datapath_inst|Regs_inst|oREGA[7]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~526_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~525_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[7]~525_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\ & \Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[29][7]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[7]~525_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~526_combout\);

-- Location: LCCOMB_X16_Y11_N4
\Datapath_inst|Regs_inst|oREGA[7]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~534_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~531_combout\ & (((\Datapath_inst|Regs_inst|oREGA[7]~533_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[7]~531_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[7]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[7]~531_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[7]~533_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[7]~526_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~534_combout\);

-- Location: LCCOMB_X22_Y11_N26
\Datapath_inst|Regs_inst|oREGA[7]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~539_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~539_combout\);

-- Location: LCCOMB_X21_Y11_N8
\Datapath_inst|Regs_inst|oREGA[7]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~540_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~539_combout\) # ((\Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\ & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|IR_reg|reg_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[7]~539_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~540_combout\);

-- Location: LCCOMB_X25_Y7_N20
\Datapath_inst|Regs_inst|oREGA[7]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~537_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][7]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~537_combout\);

-- Location: LCCOMB_X22_Y7_N26
\Datapath_inst|Regs_inst|oREGA[7]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~538_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~537_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[7]~537_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[7]~537_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~538_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Datapath_inst|Regs_inst|oREGA[7]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~541_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|oREGA[7]~538_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[7]~540_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[7]~540_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[7]~538_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~541_combout\);

-- Location: LCCOMB_X21_Y11_N14
\Datapath_inst|Regs_inst|oREGA[7]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~535_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|IR_reg|reg_out\(15))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][7]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[5][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~535_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Datapath_inst|Regs_inst|oREGA[7]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~536_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[7]~535_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[7]~535_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[7]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][7]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[7]~535_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[7][7]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~536_combout\);

-- Location: LCCOMB_X23_Y10_N22
\Datapath_inst|Regs_inst|oREGA[7]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~542_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][7]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[7]~542_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Datapath_inst|Regs_inst|oREGA[7]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~543_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[7]~542_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[7]~542_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[7]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][7]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[15][7]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[7]~542_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~543_combout\);

-- Location: LCCOMB_X21_Y11_N18
\Datapath_inst|Regs_inst|oREGA[7]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~544_combout\ = (\Datapath_inst|Regs_inst|oREGA[7]~541_combout\ & (((\Datapath_inst|Regs_inst|oREGA[7]~543_combout\) # (!\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|Regs_inst|oREGA[7]~541_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[7]~536_combout\ & (\Datapath_inst|IR_reg|reg_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[7]~541_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[7]~536_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(17),
	datad => \Datapath_inst|Regs_inst|oREGA[7]~543_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~544_combout\);

-- Location: LCCOMB_X28_Y14_N24
\Datapath_inst|Regs_inst|oREGA[7]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[7]~545_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[7]~534_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[7]~544_combout\ & 
-- !\Datapath_inst|Regs_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(19),
	datab => \Datapath_inst|Regs_inst|oREGA[7]~534_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[7]~544_combout\,
	datad => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[7]~545_combout\);

-- Location: FF_X28_Y14_N25
\Datapath_inst|A_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[7]~545_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(7));

-- Location: LCCOMB_X29_Y14_N2
\Datapath_inst|s_alu_a[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[7]~25_combout\ = (\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|A_reg|reg_out\(7))) # (!\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|PC_reg|reg_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Datapath_inst|A_reg|reg_out\(7),
	datac => \Datapath_inst|PC_reg|reg_out\(7),
	datad => \Controller_inst|Selector2~0_combout\,
	combout => \Datapath_inst|s_alu_a[7]~25_combout\);

-- Location: LCCOMB_X29_Y14_N8
\Datapath_inst|ALU_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux24~0_combout\ = (\Datapath_inst|s_alu_a[7]~25_combout\ & (((\Datapath_inst|Mux24~0_combout\) # (\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\)) # (!\Controller_inst|ALUOp[0]~1_combout\))) # (!\Datapath_inst|s_alu_a[7]~25_combout\ 
-- & (\Datapath_inst|Mux24~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[7]~25_combout\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Datapath_inst|Mux24~0_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux24~0_combout\);

-- Location: LCCOMB_X29_Y14_N10
\Datapath_inst|ALU_inst|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux24~1_combout\ = (\Datapath_inst|ALU_inst|Add0~53_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux24~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~53_combout\ & (((\Datapath_inst|ALU_inst|Mux24~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~53_combout\,
	datab => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datac => \Datapath_inst|ALU_inst|Mux24~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux24~1_combout\);

-- Location: FF_X29_Y14_N11
\Datapath_inst|ALUOut_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux24~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(7));

-- Location: LCCOMB_X29_Y14_N4
\Datapath_inst|PC_reg|reg_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~9_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(7))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(7),
	datad => \Datapath_inst|ALU_inst|Mux24~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~9_combout\);

-- Location: FF_X29_Y14_N5
\Datapath_inst|PC_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~9_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(7));

-- Location: LCCOMB_X29_Y14_N30
\Datapath_inst|Memoria_inst|mux_addr[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\ = (\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (((\Datapath_inst|ALU_inst|Mux24~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & ((\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux24~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (\Datapath_inst|PC_reg|reg_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Datapath_inst|PC_reg|reg_out\(7),
	datad => \Datapath_inst|ALU_inst|Mux24~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[7]~5_combout\);

-- Location: FF_X25_Y12_N25
\Datapath_inst|IR_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(16),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(16));

-- Location: LCCOMB_X11_Y11_N6
\Datapath_inst|Regs_inst|oREGA[6]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~550_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\) # (\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[16][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[24][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~550_combout\);

-- Location: LCCOMB_X11_Y11_N12
\Datapath_inst|Regs_inst|oREGA[6]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~551_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[6]~550_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[6]~550_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[6]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[20][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~550_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~551_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Datapath_inst|Regs_inst|oREGA[6]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~548_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17)) # ((\Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][6]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[26][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~548_combout\);

-- Location: LCCOMB_X13_Y13_N22
\Datapath_inst|Regs_inst|oREGA[6]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~549_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[6]~548_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[6]~548_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[6]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~548_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~549_combout\);

-- Location: LCCOMB_X18_Y11_N12
\Datapath_inst|Regs_inst|oREGA[6]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~552_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[6]~549_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[6]~551_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[6]~551_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~549_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~552_combout\);

-- Location: LCCOMB_X16_Y12_N12
\Datapath_inst|Regs_inst|oREGA[6]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~553_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~553_combout\);

-- Location: LCCOMB_X17_Y12_N18
\Datapath_inst|Regs_inst|oREGA[6]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~554_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[6]~553_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[6]~553_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[6]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[31][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][6]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~553_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~554_combout\);

-- Location: LCCOMB_X18_Y11_N26
\Datapath_inst|Regs_inst|oREGA[6]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~546_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][6]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[21][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~546_combout\);

-- Location: LCCOMB_X18_Y11_N16
\Datapath_inst|Regs_inst|oREGA[6]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~547_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[6]~546_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[6]~546_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[6]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[25][6]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[6]~546_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[29][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~547_combout\);

-- Location: LCCOMB_X18_Y11_N14
\Datapath_inst|Regs_inst|oREGA[6]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~555_combout\ = (\Datapath_inst|Regs_inst|oREGA[6]~552_combout\ & (((\Datapath_inst|Regs_inst|oREGA[6]~554_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(15)))) # (!\Datapath_inst|Regs_inst|oREGA[6]~552_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[6]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[6]~552_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[6]~554_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~547_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~555_combout\);

-- Location: LCCOMB_X25_Y7_N16
\Datapath_inst|Regs_inst|oREGA[6]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~556_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~556_combout\);

-- Location: LCCOMB_X22_Y7_N10
\Datapath_inst|Regs_inst|oREGA[6]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~557_combout\ = (\Datapath_inst|Regs_inst|oREGA[6]~556_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\) # (!\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|Regs_inst|oREGA[6]~556_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\ & ((\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[6]~556_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[9][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~557_combout\);

-- Location: LCCOMB_X23_Y10_N18
\Datapath_inst|Regs_inst|oREGA[6]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~563_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[13][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~563_combout\);

-- Location: LCCOMB_X23_Y11_N8
\Datapath_inst|Regs_inst|oREGA[6]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~564_combout\ = (\Datapath_inst|Regs_inst|oREGA[6]~563_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16)))) # (!\Datapath_inst|Regs_inst|oREGA[6]~563_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[6]~563_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][6]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][6]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~564_combout\);

-- Location: LCCOMB_X23_Y9_N24
\Datapath_inst|Regs_inst|oREGA[6]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~560_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][6]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~560_combout\);

-- Location: LCCOMB_X23_Y11_N4
\Datapath_inst|Regs_inst|oREGA[6]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~561_combout\ = (\Datapath_inst|Regs_inst|oREGA[6]~560_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\ & !\Datapath_inst|IR_reg|reg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[6]~560_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~561_combout\);

-- Location: LCCOMB_X23_Y8_N22
\Datapath_inst|Regs_inst|oREGA[6]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~558_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[5][6]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][6]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[6]~558_combout\);

-- Location: LCCOMB_X23_Y11_N18
\Datapath_inst|Regs_inst|oREGA[6]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~559_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[6]~558_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[6]~558_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[6]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[6][6]~q\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[7][6]~q\,
	datac => \Datapath_inst|IR_reg|reg_out\(16),
	datad => \Datapath_inst|Regs_inst|oREGA[6]~558_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~559_combout\);

-- Location: LCCOMB_X23_Y11_N6
\Datapath_inst|Regs_inst|oREGA[6]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~562_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & 
-- ((\Datapath_inst|Regs_inst|oREGA[6]~559_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[6]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|oREGA[6]~561_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~559_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~562_combout\);

-- Location: LCCOMB_X23_Y11_N2
\Datapath_inst|Regs_inst|oREGA[6]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~565_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[6]~562_combout\ & ((\Datapath_inst|Regs_inst|oREGA[6]~564_combout\))) # (!\Datapath_inst|Regs_inst|oREGA[6]~562_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGA[6]~557_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[6]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|oREGA[6]~557_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[6]~564_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~562_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~565_combout\);

-- Location: LCCOMB_X23_Y11_N0
\Datapath_inst|Regs_inst|oREGA[6]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[6]~566_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (\Datapath_inst|Regs_inst|oREGA[6]~555_combout\)) # (!\Datapath_inst|IR_reg|reg_out\(19) & (((!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- \Datapath_inst|Regs_inst|oREGA[6]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[6]~555_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[6]~565_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[6]~566_combout\);

-- Location: FF_X23_Y11_N1
\Datapath_inst|A_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[6]~566_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(6));

-- Location: LCCOMB_X31_Y11_N8
\Datapath_inst|s_alu_a[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[6]~26_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(6)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(6),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|A_reg|reg_out\(6),
	combout => \Datapath_inst|s_alu_a[6]~26_combout\);

-- Location: LCCOMB_X30_Y11_N4
\Datapath_inst|ALU_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux25~0_combout\ = (\Datapath_inst|Mux25~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # ((\Datapath_inst|s_alu_a[6]~26_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux25~0_combout\ & 
-- (\Datapath_inst|s_alu_a[6]~26_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	datab => \Datapath_inst|Mux25~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|s_alu_a[6]~26_combout\,
	combout => \Datapath_inst|ALU_inst|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y11_N20
\Datapath_inst|ALU_inst|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux25~1_combout\ = (\Datapath_inst|ALU_inst|Add0~50_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux25~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~50_combout\ & (\Datapath_inst|ALU_inst|Mux25~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~50_combout\,
	datab => \Datapath_inst|ALU_inst|Mux25~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux25~1_combout\);

-- Location: FF_X31_Y11_N21
\Datapath_inst|ALUOut_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux25~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(6));

-- Location: LCCOMB_X31_Y11_N6
\Datapath_inst|PC_reg|reg_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~8_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(6))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(6),
	datad => \Datapath_inst|ALU_inst|Mux25~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~8_combout\);

-- Location: FF_X31_Y11_N7
\Datapath_inst|PC_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~8_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(6));

-- Location: LCCOMB_X31_Y11_N24
\Datapath_inst|Memoria_inst|mux_addr[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux25~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux25~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(6),
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux25~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[6]~4_combout\);

-- Location: FF_X29_Y12_N9
\Datapath_inst|IR_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(6),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(6));

-- Location: LCCOMB_X30_Y12_N8
\Controller_inst|nx_state.ST_EXEC_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_EXEC_R~0_combout\ = (\Controller_inst|pr_state.ST_DECODE~q\ & (!\Datapath_inst|IR_reg|reg_out\(6) & (\Datapath_inst|IR_reg|reg_out\(4) & \Controller_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	datac => \Datapath_inst|IR_reg|reg_out\(4),
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Controller_inst|nx_state.ST_EXEC_R~0_combout\);

-- Location: FF_X30_Y12_N9
\Controller_inst|pr_state.ST_EXEC_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_EXEC_R~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_EXEC_R~q\);

-- Location: LCCOMB_X28_Y12_N30
\Controller_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector2~0_combout\ = (\Controller_inst|pr_state.ST_EXEC_R~q\) # (((\Controller_inst|pr_state.ST_MEM_ADDR~q\) # (\Controller_inst|pr_state.ST_JALR_EXEC~q\)) # (!\Controller_inst|ALUOp[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_EXEC_R~q\,
	datab => \Controller_inst|ALUOp[0]~1_combout\,
	datac => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datad => \Controller_inst|pr_state.ST_JALR_EXEC~q\,
	combout => \Controller_inst|Selector2~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\Datapath_inst|Regs_inst|oREGA[5]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~569_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\) # ((\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\ & !\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[22][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[18][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~569_combout\);

-- Location: LCCOMB_X16_Y15_N4
\Datapath_inst|Regs_inst|oREGA[5]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~570_combout\ = (\Datapath_inst|Regs_inst|oREGA[5]~569_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\) # (!\Datapath_inst|IR_reg|reg_out\(18))))) # (!\Datapath_inst|Regs_inst|oREGA[5]~569_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\ & ((\Datapath_inst|IR_reg|reg_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[26][5]~q\,
	datab => \Datapath_inst|Regs_inst|oREGA[5]~569_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[30][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(18),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~570_combout\);

-- Location: LCCOMB_X14_Y11_N22
\Datapath_inst|Regs_inst|oREGA[5]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~571_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|IR_reg|reg_out\(17))) # (!\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\)) 
-- # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[16][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~571_combout\);

-- Location: LCCOMB_X11_Y11_N24
\Datapath_inst|Regs_inst|oREGA[5]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~572_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[5]~571_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[5]~571_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (((\Datapath_inst|Regs_inst|oREGA[5]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(18),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[28][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~571_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~572_combout\);

-- Location: LCCOMB_X16_Y11_N22
\Datapath_inst|Regs_inst|oREGA[5]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~573_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15)) # ((\Datapath_inst|Regs_inst|oREGA[5]~570_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[5]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|oREGA[5]~570_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~572_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~573_combout\);

-- Location: LCCOMB_X13_Y15_N30
\Datapath_inst|Regs_inst|oREGA[5]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~574_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|IR_reg|reg_out\(18))) # (!\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|IR_reg|reg_out\(18) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(18) & (\Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[19][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[27][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~574_combout\);

-- Location: LCCOMB_X17_Y13_N20
\Datapath_inst|Regs_inst|oREGA[5]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~575_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[5]~574_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[5]~574_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[5]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[23][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(17),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~574_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~575_combout\);

-- Location: LCCOMB_X13_Y11_N20
\Datapath_inst|Regs_inst|oREGA[5]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~567_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[25][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(18),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[17][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~567_combout\);

-- Location: LCCOMB_X17_Y11_N18
\Datapath_inst|Regs_inst|oREGA[5]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~568_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[5]~567_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[5]~567_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (\Datapath_inst|Regs_inst|oREGA[5]~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[5]~567_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[21][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[29][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~568_combout\);

-- Location: LCCOMB_X17_Y11_N22
\Datapath_inst|Regs_inst|oREGA[5]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~576_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[5]~573_combout\ & (\Datapath_inst|Regs_inst|oREGA[5]~575_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[5]~573_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[5]~568_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[5]~573_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[5]~573_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[5]~575_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~568_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~576_combout\);

-- Location: LCCOMB_X23_Y10_N2
\Datapath_inst|Regs_inst|oREGA[5]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~584_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[13][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[12][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~584_combout\);

-- Location: LCCOMB_X19_Y10_N0
\Datapath_inst|Regs_inst|oREGA[5]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~585_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[5]~584_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[5]~584_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[5]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[14][5]~q\,
	datac => \Datapath_inst|Regs_inst|oREGA[5]~584_combout\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[15][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~585_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Datapath_inst|Regs_inst|oREGA[5]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~577_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|IR_reg|reg_out\(15) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~577_combout\);

-- Location: LCCOMB_X19_Y11_N30
\Datapath_inst|Regs_inst|oREGA[5]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~578_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & ((\Datapath_inst|Regs_inst|oREGA[5]~577_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\))) # (!\Datapath_inst|Regs_inst|oREGA[5]~577_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|oREGA[5]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[6][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~577_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~578_combout\);

-- Location: LCCOMB_X25_Y7_N12
\Datapath_inst|Regs_inst|oREGA[5]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~579_combout\ = (\Datapath_inst|IR_reg|reg_out\(16) & (((\Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\) # (\Datapath_inst|IR_reg|reg_out\(15))))) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[8][5]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(16),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[10][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(15),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~579_combout\);

-- Location: LCCOMB_X24_Y7_N26
\Datapath_inst|Regs_inst|oREGA[5]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~580_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|Regs_inst|oREGA[5]~579_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\)) # (!\Datapath_inst|Regs_inst|oREGA[5]~579_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(15) & (\Datapath_inst|Regs_inst|oREGA[5]~579_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|oREGA[5]~579_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[11][5]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[9][5]~q\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~580_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Datapath_inst|Regs_inst|oREGA[5]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~581_combout\ = (\Datapath_inst|IR_reg|reg_out\(15) & ((\Datapath_inst|IR_reg|reg_out\(16) & (\Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(16) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(15),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][5]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[1][5]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(16),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~581_combout\);

-- Location: LCCOMB_X24_Y11_N22
\Datapath_inst|Regs_inst|oREGA[5]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~582_combout\ = (\Datapath_inst|Regs_inst|oREGA[5]~581_combout\) # ((\Datapath_inst|IR_reg|reg_out\(16) & (!\Datapath_inst|IR_reg|reg_out\(15) & \Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(16),
	datab => \Datapath_inst|IR_reg|reg_out\(15),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[2][5]~q\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~581_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~582_combout\);

-- Location: LCCOMB_X19_Y11_N28
\Datapath_inst|Regs_inst|oREGA[5]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~583_combout\ = (\Datapath_inst|IR_reg|reg_out\(18) & ((\Datapath_inst|Regs_inst|oREGA[5]~580_combout\) # ((\Datapath_inst|IR_reg|reg_out\(17))))) # (!\Datapath_inst|IR_reg|reg_out\(18) & 
-- (((\Datapath_inst|Regs_inst|oREGA[5]~582_combout\ & !\Datapath_inst|IR_reg|reg_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGA[5]~580_combout\,
	datab => \Datapath_inst|Regs_inst|oREGA[5]~582_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(18),
	datad => \Datapath_inst|IR_reg|reg_out\(17),
	combout => \Datapath_inst|Regs_inst|oREGA[5]~583_combout\);

-- Location: LCCOMB_X19_Y11_N22
\Datapath_inst|Regs_inst|oREGA[5]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~586_combout\ = (\Datapath_inst|IR_reg|reg_out\(17) & ((\Datapath_inst|Regs_inst|oREGA[5]~583_combout\ & (\Datapath_inst|Regs_inst|oREGA[5]~585_combout\)) # (!\Datapath_inst|Regs_inst|oREGA[5]~583_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[5]~578_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(17) & (((\Datapath_inst|Regs_inst|oREGA[5]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(17),
	datab => \Datapath_inst|Regs_inst|oREGA[5]~585_combout\,
	datac => \Datapath_inst|Regs_inst|oREGA[5]~578_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~583_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~586_combout\);

-- Location: LCCOMB_X32_Y15_N20
\Datapath_inst|Regs_inst|oREGA[5]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGA[5]~587_combout\ = (\Datapath_inst|IR_reg|reg_out\(19) & (((\Datapath_inst|Regs_inst|oREGA[5]~576_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(19) & (!\Datapath_inst|Regs_inst|Equal0~0_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGA[5]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal0~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(19),
	datac => \Datapath_inst|Regs_inst|oREGA[5]~576_combout\,
	datad => \Datapath_inst|Regs_inst|oREGA[5]~586_combout\,
	combout => \Datapath_inst|Regs_inst|oREGA[5]~587_combout\);

-- Location: FF_X32_Y15_N21
\Datapath_inst|A_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGA[5]~587_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|A_reg|reg_out\(5));

-- Location: LCCOMB_X31_Y11_N30
\Datapath_inst|s_alu_a[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|s_alu_a[5]~27_combout\ = (\Controller_inst|Selector2~0_combout\ & ((\Datapath_inst|A_reg|reg_out\(5)))) # (!\Controller_inst|Selector2~0_combout\ & (\Datapath_inst|PC_reg|reg_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(5),
	datac => \Controller_inst|Selector2~0_combout\,
	datad => \Datapath_inst|A_reg|reg_out\(5),
	combout => \Datapath_inst|s_alu_a[5]~27_combout\);

-- Location: LCCOMB_X30_Y11_N6
\Datapath_inst|ALU_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux26~0_combout\ = (\Datapath_inst|s_alu_a[5]~27_combout\ & ((\Datapath_inst|Mux26~0_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|s_alu_a[5]~27_combout\ 
-- & (\Datapath_inst|Mux26~0_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|s_alu_a[5]~27_combout\,
	datab => \Datapath_inst|Mux26~0_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux26~0_combout\);

-- Location: LCCOMB_X31_Y11_N10
\Datapath_inst|ALU_inst|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux26~1_combout\ = (\Datapath_inst|ALU_inst|Add0~47_combout\ & ((\Datapath_inst|ALU_inst|Mux30~2_combout\) # ((\Datapath_inst|ALU_inst|Mux26~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Add0~47_combout\ & (\Datapath_inst|ALU_inst|Mux26~0_combout\ & ((\Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Add0~47_combout\,
	datab => \Datapath_inst|ALU_inst|Mux26~0_combout\,
	datac => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux26~1_combout\);

-- Location: LCCOMB_X31_Y11_N0
\Datapath_inst|ALUOut_reg|reg_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALUOut_reg|reg_out[5]~feeder_combout\ = \Datapath_inst|ALU_inst|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|ALU_inst|Mux26~1_combout\,
	combout => \Datapath_inst|ALUOut_reg|reg_out[5]~feeder_combout\);

-- Location: FF_X31_Y11_N1
\Datapath_inst|ALUOut_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALUOut_reg|reg_out[5]~feeder_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(5));

-- Location: LCCOMB_X31_Y11_N12
\Datapath_inst|PC_reg|reg_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~7_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(5))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datab => \Datapath_inst|ALUOut_reg|reg_out\(5),
	datad => \Datapath_inst|ALU_inst|Mux26~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~7_combout\);

-- Location: FF_X31_Y11_N13
\Datapath_inst|PC_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~7_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(5));

-- Location: LCCOMB_X31_Y11_N18
\Datapath_inst|Memoria_inst|mux_addr[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux26~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux26~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(5),
	datab => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux26~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[5]~3_combout\);

-- Location: FF_X29_Y11_N13
\Datapath_inst|IR_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(24),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(24));

-- Location: LCCOMB_X22_Y7_N12
\Datapath_inst|Regs_inst|oREGB[9]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~500_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~500_combout\);

-- Location: LCCOMB_X26_Y7_N30
\Datapath_inst|Regs_inst|oREGB[9]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~501_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[9]~500_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[9]~500_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[9]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~500_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~501_combout\);

-- Location: LCCOMB_X22_Y11_N14
\Datapath_inst|Regs_inst|oREGB[9]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~493_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[1][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~493_combout\);

-- Location: LCCOMB_X23_Y7_N24
\Datapath_inst|Regs_inst|oREGB[9]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~494_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[9]~493_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[9]~493_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[9]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[3][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~493_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~494_combout\);

-- Location: LCCOMB_X24_Y11_N30
\Datapath_inst|Regs_inst|oREGB[9]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~497_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[2][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~497_combout\);

-- Location: LCCOMB_X24_Y11_N4
\Datapath_inst|Regs_inst|oREGB[9]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~498_combout\ = (\Datapath_inst|Regs_inst|oREGB[9]~497_combout\) # ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[9]~497_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~498_combout\);

-- Location: LCCOMB_X25_Y7_N2
\Datapath_inst|Regs_inst|oREGB[9]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~495_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~495_combout\);

-- Location: LCCOMB_X26_Y8_N6
\Datapath_inst|Regs_inst|oREGB[9]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~496_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[9]~495_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[9]~495_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|oREGB[9]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[12][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~495_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~496_combout\);

-- Location: LCCOMB_X26_Y8_N30
\Datapath_inst|Regs_inst|oREGB[9]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~499_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20)) # ((\Datapath_inst|Regs_inst|oREGB[9]~496_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[9]~498_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|oREGB[9]~498_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~496_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~499_combout\);

-- Location: LCCOMB_X26_Y7_N2
\Datapath_inst|Regs_inst|oREGB[9]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~502_combout\ = (\Datapath_inst|Regs_inst|oREGB[9]~499_combout\ & ((\Datapath_inst|Regs_inst|oREGB[9]~501_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[9]~499_combout\ & 
-- (((\Datapath_inst|Regs_inst|oREGB[9]~494_combout\ & \Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[9]~501_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[9]~494_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[9]~499_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~502_combout\);

-- Location: LCCOMB_X16_Y13_N12
\Datapath_inst|Regs_inst|oREGB[9]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~490_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~490_combout\);

-- Location: LCCOMB_X16_Y13_N6
\Datapath_inst|Regs_inst|oREGB[9]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~491_combout\ = (\Datapath_inst|Regs_inst|oREGB[9]~490_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[9]~490_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\ & \Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[9]~490_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[31][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[23][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~491_combout\);

-- Location: LCCOMB_X13_Y15_N28
\Datapath_inst|Regs_inst|oREGB[9]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~483_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[18][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|Regs_inst|s_banco_regs[19][9]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~483_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Datapath_inst|Regs_inst|oREGB[9]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~484_combout\ = (\Datapath_inst|Regs_inst|oREGB[9]~483_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|Regs_inst|oREGB[9]~483_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\ & \Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[27][9]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[9]~483_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~484_combout\);

-- Location: LCCOMB_X14_Y11_N18
\Datapath_inst|Regs_inst|oREGB[9]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~487_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~487_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Datapath_inst|Regs_inst|oREGB[9]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~488_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[9]~487_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[9]~487_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[9]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[24][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][9]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~487_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~488_combout\);

-- Location: LCCOMB_X18_Y14_N30
\Datapath_inst|Regs_inst|oREGB[9]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~485_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][9]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~485_combout\);

-- Location: LCCOMB_X17_Y11_N30
\Datapath_inst|Regs_inst|oREGB[9]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~486_combout\ = (\Datapath_inst|Regs_inst|oREGB[9]~485_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[9]~485_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[9]~485_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][9]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][9]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[9]~486_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Datapath_inst|Regs_inst|oREGB[9]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~489_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|oREGB[9]~486_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[9]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[9]~488_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~486_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~489_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Datapath_inst|Regs_inst|oREGB[9]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~492_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[9]~489_combout\ & (\Datapath_inst|Regs_inst|oREGB[9]~491_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[9]~489_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[9]~484_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[9]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[9]~491_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|oREGB[9]~484_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~489_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~492_combout\);

-- Location: LCCOMB_X30_Y11_N12
\Datapath_inst|Regs_inst|oREGB[9]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[9]~503_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[9]~492_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[9]~502_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[9]~502_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[9]~492_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[9]~503_combout\);

-- Location: FF_X30_Y11_N13
\Datapath_inst|B_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[9]~503_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(9));

-- Location: FF_X30_Y12_N17
\Datapath_inst|IR_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(12),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(12));

-- Location: LCCOMB_X30_Y12_N2
\Datapath_inst|ALU_inst|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux30~2_combout\ = ((!\Datapath_inst|IR_reg|reg_out\(14) & (!\Datapath_inst|IR_reg|reg_out\(12) & !\Datapath_inst|IR_reg|reg_out\(13)))) # (!\Controller_inst|ALUOp[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(14),
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Datapath_inst|IR_reg|reg_out\(13),
	datad => \Controller_inst|ALUOp[1]~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux30~2_combout\);

-- Location: LCCOMB_X31_Y14_N6
\Datapath_inst|ALU_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux27~0_combout\ = (\Datapath_inst|Mux27~4_combout\ & ((\Datapath_inst|s_alu_a[4]~28_combout\) # ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\)))) # (!\Datapath_inst|Mux27~4_combout\ & 
-- (\Datapath_inst|s_alu_a[4]~28_combout\ & ((\Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\) # (!\Controller_inst|ALUOp[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux27~4_combout\,
	datab => \Datapath_inst|s_alu_a[4]~28_combout\,
	datac => \Controller_inst|ALUOp[0]~1_combout\,
	datad => \Datapath_inst|ULA_ctrl_inst|Mux7~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux27~0_combout\);

-- Location: LCCOMB_X31_Y12_N16
\Datapath_inst|ALU_inst|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux27~1_combout\ = (\Datapath_inst|ALU_inst|Mux30~2_combout\ & ((\Datapath_inst|ALU_inst|Add0~44_combout\) # ((\Datapath_inst|ALU_inst|Mux27~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\)))) # 
-- (!\Datapath_inst|ALU_inst|Mux30~2_combout\ & (((\Datapath_inst|ALU_inst|Mux27~0_combout\ & \Datapath_inst|ALU_inst|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux30~2_combout\,
	datab => \Datapath_inst|ALU_inst|Add0~44_combout\,
	datac => \Datapath_inst|ALU_inst|Mux27~0_combout\,
	datad => \Datapath_inst|ALU_inst|Mux30~1_combout\,
	combout => \Datapath_inst|ALU_inst|Mux27~1_combout\);

-- Location: FF_X31_Y12_N17
\Datapath_inst|ALUOut_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|ALU_inst|Mux27~1_combout\,
	ena => \Controller_inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|ALUOut_reg|reg_out\(4));

-- Location: LCCOMB_X30_Y14_N2
\Datapath_inst|PC_reg|reg_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~6_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(4))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(4),
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALU_inst|Mux27~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~6_combout\);

-- Location: FF_X30_Y14_N3
\Datapath_inst|PC_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~6_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(4));

-- Location: LCCOMB_X31_Y10_N28
\Datapath_inst|Memoria_inst|mux_addr[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\ = (\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (((\Datapath_inst|ALU_inst|Mux27~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & ((\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux27~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (\Datapath_inst|PC_reg|reg_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|PC_reg|reg_out\(4),
	datab => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datac => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux27~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[4]~2_combout\);

-- Location: FF_X29_Y12_N21
\Datapath_inst|IR_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(4),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(4));

-- Location: LCCOMB_X28_Y12_N28
\Controller_inst|nx_state.ST_MEM_READ_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_MEM_READ_1~0_combout\ = (\Datapath_inst|Mux22~8_combout\ & (!\Datapath_inst|IR_reg|reg_out\(4) & (\Controller_inst|pr_state.ST_MEM_ADDR~q\ & \Controller_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux22~8_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Controller_inst|nx_state.ST_MEM_READ_1~0_combout\);

-- Location: FF_X28_Y12_N29
\Controller_inst|pr_state.ST_MEM_READ_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_MEM_READ_1~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_READ_1~q\);

-- Location: LCCOMB_X31_Y10_N6
\Datapath_inst|Memoria_inst|mux_addr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\ = (\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (((\Datapath_inst|ALU_inst|Mux28~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & ((\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux28~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (\Datapath_inst|PC_reg|reg_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datab => \Datapath_inst|PC_reg|reg_out\(3),
	datac => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux28~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[3]~1_combout\);

-- Location: FF_X29_Y12_N5
\Datapath_inst|IR_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(2),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(2));

-- Location: LCCOMB_X29_Y11_N4
\Controller_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Mux0~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(6) & (((\Datapath_inst|IR_reg|reg_out\(4)) # (!\Datapath_inst|IR_reg|reg_out\(5))))) # (!\Datapath_inst|IR_reg|reg_out\(6) & (\Datapath_inst|IR_reg|reg_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(2),
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Datapath_inst|IR_reg|reg_out\(6),
	datad => \Datapath_inst|IR_reg|reg_out\(5),
	combout => \Controller_inst|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y12_N18
\Controller_inst|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector0~3_combout\ = ((\Datapath_inst|IR_reg|reg_out\(3) & ((\Controller_inst|Selector0~0_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(3) & (\Controller_inst|Mux0~0_combout\))) # (!\Datapath_inst|Imm_gen_inst|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|Mux0~0_combout\,
	datab => \Controller_inst|Selector0~0_combout\,
	datac => \Datapath_inst|Imm_gen_inst|Mux31~0_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(3),
	combout => \Controller_inst|Selector0~3_combout\);

-- Location: FF_X31_Y14_N27
\Controller_inst|pr_state.ST_MEM_WRITE_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_WRITE_2~q\);

-- Location: LCCOMB_X31_Y14_N26
\Controller_inst|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector0~2_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_2~q\) # (\Controller_inst|pr_state.ST_PC_UPDATE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Controller_inst|pr_state.ST_MEM_WRITE_2~q\,
	datad => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	combout => \Controller_inst|Selector0~2_combout\);

-- Location: LCCOMB_X31_Y14_N20
\Controller_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector0~1_combout\ = (\Controller_inst|pr_state.ST_ALU_WB~q\) # ((\Controller_inst|pr_state.ST_MEM_WB~q\) # ((\Controller_inst|pr_state.ST_BEQ_EXEC~q\ & !\Datapath_inst|ALU_inst|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_ALU_WB~q\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datad => \Controller_inst|pr_state.ST_MEM_WB~q\,
	combout => \Controller_inst|Selector0~1_combout\);

-- Location: LCCOMB_X31_Y14_N28
\Controller_inst|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector0~4_combout\ = (!\Controller_inst|Selector0~2_combout\ & (!\Controller_inst|Selector0~1_combout\ & ((!\Controller_inst|Selector0~3_combout\) # (!\Controller_inst|pr_state.ST_DECODE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datab => \Controller_inst|Selector0~3_combout\,
	datac => \Controller_inst|Selector0~2_combout\,
	datad => \Controller_inst|Selector0~1_combout\,
	combout => \Controller_inst|Selector0~4_combout\);

-- Location: FF_X31_Y14_N29
\Controller_inst|pr_state.ST_FETCH_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|Selector0~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_FETCH_1~q\);

-- Location: LCCOMB_X30_Y13_N26
\Controller_inst|pr_state.ST_FETCH_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|pr_state.ST_FETCH_2~0_combout\ = !\Controller_inst|pr_state.ST_FETCH_1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Controller_inst|pr_state.ST_FETCH_1~q\,
	combout => \Controller_inst|pr_state.ST_FETCH_2~0_combout\);

-- Location: FF_X29_Y13_N5
\Controller_inst|pr_state.ST_FETCH_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Controller_inst|pr_state.ST_FETCH_2~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_FETCH_2~q\);

-- Location: LCCOMB_X25_Y14_N30
\Controller_inst|pr_state.ST_DECODE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|pr_state.ST_DECODE~feeder_combout\ = \Controller_inst|pr_state.ST_FETCH_2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Controller_inst|pr_state.ST_FETCH_2~q\,
	combout => \Controller_inst|pr_state.ST_DECODE~feeder_combout\);

-- Location: FF_X25_Y14_N31
\Controller_inst|pr_state.ST_DECODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|pr_state.ST_DECODE~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_DECODE~q\);

-- Location: LCCOMB_X31_Y14_N22
\Controller_inst|nx_state.ST_JALR_EXEC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_JALR_EXEC~0_combout\ = (\Controller_inst|pr_state.ST_DECODE~q\ & (\Controller_inst|nx_state.ST_JAL_EXEC~4_combout\ & !\Datapath_inst|IR_reg|reg_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_DECODE~q\,
	datac => \Controller_inst|nx_state.ST_JAL_EXEC~4_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(3),
	combout => \Controller_inst|nx_state.ST_JALR_EXEC~0_combout\);

-- Location: FF_X31_Y14_N23
\Controller_inst|pr_state.ST_JALR_EXEC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_JALR_EXEC~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_JALR_EXEC~q\);

-- Location: LCCOMB_X31_Y14_N24
\Controller_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|Selector3~0_combout\ = (\Controller_inst|pr_state.ST_JALR_EXEC~q\) # ((\Controller_inst|pr_state.ST_JAL_EXEC~q\) # ((\Controller_inst|pr_state.ST_BEQ_EXEC~q\ & \Datapath_inst|ALU_inst|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_JALR_EXEC~q\,
	datab => \Controller_inst|pr_state.ST_BEQ_EXEC~q\,
	datac => \Datapath_inst|ALU_inst|Equal0~11_combout\,
	datad => \Controller_inst|pr_state.ST_JAL_EXEC~q\,
	combout => \Controller_inst|Selector3~0_combout\);

-- Location: FF_X31_Y14_N25
\Controller_inst|pr_state.ST_PC_UPDATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|Selector3~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_PC_UPDATE~q\);

-- Location: LCCOMB_X31_Y10_N16
\Datapath_inst|PC_reg|reg_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~4_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(2))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALUOut_reg|reg_out\(2),
	datad => \Datapath_inst|ALU_inst|Mux29~1_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~4_combout\);

-- Location: FF_X31_Y10_N17
\Datapath_inst|PC_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~4_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(2));

-- Location: LCCOMB_X31_Y10_N24
\Datapath_inst|Memoria_inst|mux_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\ = (\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & (((\Datapath_inst|ALU_inst|Mux29~1_combout\)))) # (!\Controller_inst|pr_state.ST_MEM_WRITE_1~q\ & ((\Controller_inst|pr_state.ST_MEM_READ_1~q\ & 
-- ((\Datapath_inst|ALU_inst|Mux29~1_combout\))) # (!\Controller_inst|pr_state.ST_MEM_READ_1~q\ & (\Datapath_inst|PC_reg|reg_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\,
	datab => \Datapath_inst|PC_reg|reg_out\(2),
	datac => \Controller_inst|pr_state.ST_MEM_READ_1~q\,
	datad => \Datapath_inst|ALU_inst|Mux29~1_combout\,
	combout => \Datapath_inst|Memoria_inst|mux_addr[2]~0_combout\);

-- Location: LCCOMB_X28_Y13_N24
\Datapath_inst|IR_reg|reg_out[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[21]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(21),
	combout => \Datapath_inst|IR_reg|reg_out[21]~feeder_combout\);

-- Location: FF_X28_Y13_N25
\Datapath_inst|IR_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[21]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(21));

-- Location: LCCOMB_X29_Y11_N14
\Datapath_inst|Regs_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|Equal1~0_combout\ = (!\Datapath_inst|IR_reg|reg_out\(22) & (!\Datapath_inst|IR_reg|reg_out\(21) & (!\Datapath_inst|IR_reg|reg_out\(20) & !\Datapath_inst|IR_reg|reg_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|IR_reg|reg_out\(20),
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y6_N0
\Datapath_inst|Regs_inst|oREGB[18]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~304_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[10][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~304_combout\);

-- Location: LCCOMB_X26_Y10_N24
\Datapath_inst|Regs_inst|oREGB[18]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~305_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[18]~304_combout\ & (\Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\)) # (!\Datapath_inst|Regs_inst|oREGB[18]~304_combout\ & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[18]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|oREGB[18]~304_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][18]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~305_combout\);

-- Location: LCCOMB_X23_Y12_N4
\Datapath_inst|Regs_inst|oREGB[18]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~308_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][18]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[2][18]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~308_combout\);

-- Location: LCCOMB_X24_Y10_N2
\Datapath_inst|Regs_inst|oREGB[18]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~309_combout\ = (\Datapath_inst|Regs_inst|oREGB[18]~308_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\ & \Datapath_inst|IR_reg|reg_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[4][18]~q\,
	datac => \Datapath_inst|Regs_inst|oREGB[18]~308_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~309_combout\);

-- Location: LCCOMB_X21_Y9_N16
\Datapath_inst|Regs_inst|oREGB[18]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~306_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\) # (\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[1][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~306_combout\);

-- Location: LCCOMB_X23_Y9_N6
\Datapath_inst|Regs_inst|oREGB[18]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~307_combout\ = (\Datapath_inst|Regs_inst|oREGB[18]~306_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[18]~306_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][18]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[18]~306_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~307_combout\);

-- Location: LCCOMB_X24_Y10_N16
\Datapath_inst|Regs_inst|oREGB[18]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~310_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23)) # (\Datapath_inst|Regs_inst|oREGB[18]~307_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|oREGB[18]~309_combout\ & (!\Datapath_inst|IR_reg|reg_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|oREGB[18]~309_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(23),
	datad => \Datapath_inst|Regs_inst|oREGB[18]~307_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~310_combout\);

-- Location: LCCOMB_X22_Y10_N28
\Datapath_inst|Regs_inst|oREGB[18]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~311_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\) # ((\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\ & !\Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~311_combout\);

-- Location: LCCOMB_X18_Y9_N0
\Datapath_inst|Regs_inst|oREGB[18]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~312_combout\ = (\Datapath_inst|Regs_inst|oREGB[18]~311_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[18]~311_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[15][18]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[18]~311_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~312_combout\);

-- Location: LCCOMB_X25_Y10_N24
\Datapath_inst|Regs_inst|oREGB[18]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~313_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[18]~310_combout\ & ((\Datapath_inst|Regs_inst|oREGB[18]~312_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[18]~310_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[18]~305_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[18]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|oREGB[18]~305_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[18]~310_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[18]~312_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~313_combout\);

-- Location: LCCOMB_X17_Y14_N22
\Datapath_inst|Regs_inst|oREGB[18]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~301_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[23][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~301_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Datapath_inst|Regs_inst|oREGB[18]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~302_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[18]~301_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[18]~301_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[18]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[30][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][18]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[18]~301_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~302_combout\);

-- Location: LCCOMB_X18_Y13_N14
\Datapath_inst|Regs_inst|oREGB[18]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~294_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- ((\Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~294_combout\);

-- Location: LCCOMB_X24_Y10_N24
\Datapath_inst|Regs_inst|oREGB[18]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~295_combout\ = (\Datapath_inst|Regs_inst|oREGB[18]~294_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[18]~294_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[19][18]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[18]~294_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~295_combout\);

-- Location: LCCOMB_X22_Y15_N6
\Datapath_inst|Regs_inst|oREGB[18]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~296_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\) # ((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\ & !\Datapath_inst|IR_reg|reg_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[21][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(20),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~296_combout\);

-- Location: LCCOMB_X22_Y15_N24
\Datapath_inst|Regs_inst|oREGB[18]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~297_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[18]~296_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[18]~296_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[18]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[28][18]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][18]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[18]~296_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~297_combout\);

-- Location: LCCOMB_X23_Y16_N12
\Datapath_inst|Regs_inst|oREGB[18]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~298_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\) # ((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\ & !\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][18]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~298_combout\);

-- Location: LCCOMB_X22_Y16_N26
\Datapath_inst|Regs_inst|oREGB[18]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~299_combout\ = (\Datapath_inst|Regs_inst|oREGB[18]~298_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[18]~298_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[17][18]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[18]~298_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][18]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[18]~299_combout\);

-- Location: LCCOMB_X25_Y16_N28
\Datapath_inst|Regs_inst|oREGB[18]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~300_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[18]~297_combout\) # ((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (((!\Datapath_inst|IR_reg|reg_out\(21) & \Datapath_inst|Regs_inst|oREGB[18]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[18]~297_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[18]~299_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~300_combout\);

-- Location: LCCOMB_X25_Y16_N14
\Datapath_inst|Regs_inst|oREGB[18]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~303_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[18]~300_combout\ & (\Datapath_inst|Regs_inst|oREGB[18]~302_combout\)) # (!\Datapath_inst|Regs_inst|oREGB[18]~300_combout\ & 
-- ((\Datapath_inst|Regs_inst|oREGB[18]~295_combout\))))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[18]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[18]~302_combout\,
	datab => \Datapath_inst|Regs_inst|oREGB[18]~295_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(21),
	datad => \Datapath_inst|Regs_inst|oREGB[18]~300_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~303_combout\);

-- Location: LCCOMB_X26_Y12_N8
\Datapath_inst|Regs_inst|oREGB[18]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[18]~314_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[18]~303_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (!\Datapath_inst|Regs_inst|Equal1~0_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[18]~313_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(24),
	datac => \Datapath_inst|Regs_inst|oREGB[18]~313_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[18]~303_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[18]~314_combout\);

-- Location: FF_X26_Y12_N9
\Datapath_inst|B_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[18]~314_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(18));

-- Location: LCCOMB_X28_Y13_N6
\Datapath_inst|IR_reg|reg_out[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|IR_reg|reg_out[22]~feeder_combout\ = \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(22),
	combout => \Datapath_inst|IR_reg|reg_out[22]~feeder_combout\);

-- Location: FF_X28_Y13_N7
\Datapath_inst|IR_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|IR_reg|reg_out[22]~feeder_combout\,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(22));

-- Location: LCCOMB_X19_Y6_N26
\Datapath_inst|Regs_inst|oREGB[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~10_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[10][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[8][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~10_combout\);

-- Location: LCCOMB_X24_Y5_N20
\Datapath_inst|Regs_inst|oREGB[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~11_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~10_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(22)))) # (!\Datapath_inst|Regs_inst|oREGB[0]~10_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~10_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[14][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[12][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~11_combout\);

-- Location: LCCOMB_X21_Y7_N12
\Datapath_inst|Regs_inst|oREGB[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~17_combout\ = (\Datapath_inst|IR_reg|reg_out\(22) & (((\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|IR_reg|reg_out\(21) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(22),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[11][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[9][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~17_combout\);

-- Location: LCCOMB_X23_Y5_N16
\Datapath_inst|Regs_inst|oREGB[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~18_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~17_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\) # ((!\Datapath_inst|IR_reg|reg_out\(22))))) # (!\Datapath_inst|Regs_inst|oREGB[0]~17_combout\ & 
-- (((\Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\ & \Datapath_inst|IR_reg|reg_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~17_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[15][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[13][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~18_combout\);

-- Location: LCCOMB_X24_Y6_N24
\Datapath_inst|Regs_inst|oREGB[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~14_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\))) # (!\Datapath_inst|IR_reg|reg_out\(22) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[2][0]~q\,
	datab => \Datapath_inst|IR_reg|reg_out\(21),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[6][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(22),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~14_combout\);

-- Location: LCCOMB_X28_Y9_N30
\Datapath_inst|Regs_inst|oREGB[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~15_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~14_combout\) # ((!\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22) & \Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[4][0]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[0]~14_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~15_combout\);

-- Location: LCCOMB_X22_Y6_N12
\Datapath_inst|Regs_inst|oREGB[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~12_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\)) # 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[5][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[1][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~12_combout\);

-- Location: LCCOMB_X21_Y7_N26
\Datapath_inst|Regs_inst|oREGB[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~13_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~12_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\) # (!\Datapath_inst|IR_reg|reg_out\(21))))) # (!\Datapath_inst|Regs_inst|oREGB[0]~12_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\ & ((\Datapath_inst|IR_reg|reg_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|s_banco_regs[3][0]~q\,
	datab => \Datapath_inst|Regs_inst|oREGB[0]~12_combout\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[7][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(21),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~13_combout\);

-- Location: LCCOMB_X28_Y9_N16
\Datapath_inst|Regs_inst|oREGB[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~16_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- ((\Datapath_inst|Regs_inst|oREGB[0]~13_combout\))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (\Datapath_inst|Regs_inst|oREGB[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~15_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[0]~13_combout\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~16_combout\);

-- Location: LCCOMB_X28_Y9_N26
\Datapath_inst|Regs_inst|oREGB[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~19_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|oREGB[0]~16_combout\ & ((\Datapath_inst|Regs_inst|oREGB[0]~18_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[0]~16_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[0]~11_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|oREGB[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~11_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|oREGB[0]~18_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[0]~16_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~19_combout\);

-- Location: LCCOMB_X14_Y14_N4
\Datapath_inst|Regs_inst|oREGB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~0_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\) # (\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\ & ((!\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[18][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[26][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~0_combout\);

-- Location: LCCOMB_X16_Y10_N28
\Datapath_inst|Regs_inst|oREGB[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~1_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|oREGB[0]~0_combout\ & ((\Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\))) # (!\Datapath_inst|Regs_inst|oREGB[0]~0_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|Regs_inst|oREGB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[19][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[27][0]~q\,
	datad => \Datapath_inst|Regs_inst|oREGB[0]~0_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~1_combout\);

-- Location: LCCOMB_X18_Y14_N10
\Datapath_inst|Regs_inst|oREGB[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~2_combout\ = (\Datapath_inst|IR_reg|reg_out\(23) & (((\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|IR_reg|reg_out\(20) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(23),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[21][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[20][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~2_combout\);

-- Location: LCCOMB_X18_Y14_N4
\Datapath_inst|Regs_inst|oREGB[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~3_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~2_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[0]~2_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~2_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[29][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[28][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~3_combout\);

-- Location: LCCOMB_X22_Y17_N26
\Datapath_inst|Regs_inst|oREGB[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~4_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & (((\Datapath_inst|IR_reg|reg_out\(23))))) # (!\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23) & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|Regs_inst|s_banco_regs[24][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[16][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(23),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~4_combout\);

-- Location: LCCOMB_X22_Y17_N24
\Datapath_inst|Regs_inst|oREGB[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~5_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~4_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\) # (!\Datapath_inst|IR_reg|reg_out\(20))))) # (!\Datapath_inst|Regs_inst|oREGB[0]~4_combout\ & 
-- (\Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\ & ((\Datapath_inst|IR_reg|reg_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~4_combout\,
	datab => \Datapath_inst|Regs_inst|s_banco_regs[17][0]~q\,
	datac => \Datapath_inst|Regs_inst|s_banco_regs[25][0]~q\,
	datad => \Datapath_inst|IR_reg|reg_out\(20),
	combout => \Datapath_inst|Regs_inst|oREGB[0]~5_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Datapath_inst|Regs_inst|oREGB[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~6_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & (\Datapath_inst|IR_reg|reg_out\(22))) # (!\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|IR_reg|reg_out\(22) & (\Datapath_inst|Regs_inst|oREGB[0]~3_combout\)) # 
-- (!\Datapath_inst|IR_reg|reg_out\(22) & ((\Datapath_inst|Regs_inst|oREGB[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|IR_reg|reg_out\(22),
	datac => \Datapath_inst|Regs_inst|oREGB[0]~3_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[0]~5_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~6_combout\);

-- Location: LCCOMB_X12_Y14_N16
\Datapath_inst|Regs_inst|oREGB[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~7_combout\ = (\Datapath_inst|IR_reg|reg_out\(20) & ((\Datapath_inst|IR_reg|reg_out\(23)) # ((\Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\)))) # (!\Datapath_inst|IR_reg|reg_out\(20) & 
-- (!\Datapath_inst|IR_reg|reg_out\(23) & (\Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(20),
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[22][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[23][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~7_combout\);

-- Location: LCCOMB_X13_Y14_N10
\Datapath_inst|Regs_inst|oREGB[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~8_combout\ = (\Datapath_inst|Regs_inst|oREGB[0]~7_combout\ & (((\Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\)) # (!\Datapath_inst|IR_reg|reg_out\(23)))) # (!\Datapath_inst|Regs_inst|oREGB[0]~7_combout\ & 
-- (\Datapath_inst|IR_reg|reg_out\(23) & ((\Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~7_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(23),
	datac => \Datapath_inst|Regs_inst|s_banco_regs[31][0]~q\,
	datad => \Datapath_inst|Regs_inst|s_banco_regs[30][0]~q\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~8_combout\);

-- Location: LCCOMB_X16_Y10_N30
\Datapath_inst|Regs_inst|oREGB[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~9_combout\ = (\Datapath_inst|IR_reg|reg_out\(21) & ((\Datapath_inst|Regs_inst|oREGB[0]~6_combout\ & ((\Datapath_inst|Regs_inst|oREGB[0]~8_combout\))) # (!\Datapath_inst|Regs_inst|oREGB[0]~6_combout\ & 
-- (\Datapath_inst|Regs_inst|oREGB[0]~1_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(21) & (((\Datapath_inst|Regs_inst|oREGB[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(21),
	datab => \Datapath_inst|Regs_inst|oREGB[0]~1_combout\,
	datac => \Datapath_inst|Regs_inst|oREGB[0]~6_combout\,
	datad => \Datapath_inst|Regs_inst|oREGB[0]~8_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~9_combout\);

-- Location: LCCOMB_X28_Y9_N8
\Datapath_inst|Regs_inst|oREGB[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Regs_inst|oREGB[0]~20_combout\ = (\Datapath_inst|IR_reg|reg_out\(24) & (((\Datapath_inst|Regs_inst|oREGB[0]~9_combout\)))) # (!\Datapath_inst|IR_reg|reg_out\(24) & (\Datapath_inst|Regs_inst|oREGB[0]~19_combout\ & 
-- (!\Datapath_inst|Regs_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Regs_inst|oREGB[0]~19_combout\,
	datab => \Datapath_inst|Regs_inst|Equal1~0_combout\,
	datac => \Datapath_inst|IR_reg|reg_out\(24),
	datad => \Datapath_inst|Regs_inst|oREGB[0]~9_combout\,
	combout => \Datapath_inst|Regs_inst|oREGB[0]~20_combout\);

-- Location: FF_X28_Y9_N9
\Datapath_inst|B_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|Regs_inst|oREGB[0]~20_combout\,
	ena => \Controller_inst|pr_state.ST_DECODE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|B_reg|reg_out\(0));

-- Location: FF_X29_Y12_N31
\Datapath_inst|IR_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(5),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(5));

-- Location: LCCOMB_X29_Y12_N6
\Datapath_inst|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|Mux22~8_combout\ = (!\Datapath_inst|IR_reg|reg_out\(5) & !\Datapath_inst|IR_reg|reg_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(5),
	datab => \Datapath_inst|IR_reg|reg_out\(6),
	combout => \Datapath_inst|Mux22~8_combout\);

-- Location: LCCOMB_X28_Y12_N14
\Controller_inst|nx_state.ST_MEM_WRITE_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Controller_inst|nx_state.ST_MEM_WRITE_1~0_combout\ = (\Controller_inst|pr_state.ST_MEM_ADDR~q\ & (((\Datapath_inst|IR_reg|reg_out\(4)) # (!\Controller_inst|Equal0~0_combout\)) # (!\Datapath_inst|Mux22~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|Mux22~8_combout\,
	datab => \Datapath_inst|IR_reg|reg_out\(4),
	datac => \Controller_inst|pr_state.ST_MEM_ADDR~q\,
	datad => \Controller_inst|Equal0~0_combout\,
	combout => \Controller_inst|nx_state.ST_MEM_WRITE_1~0_combout\);

-- Location: FF_X28_Y12_N15
\Controller_inst|pr_state.ST_MEM_WRITE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Controller_inst|nx_state.ST_MEM_WRITE_1~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Controller_inst|pr_state.ST_MEM_WRITE_1~q\);

-- Location: FF_X30_Y12_N29
\Datapath_inst|IR_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	asdata => \Datapath_inst|Memoria_inst|ram_inst|auto_generated|q_a\(14),
	sload => VCC,
	ena => \Controller_inst|pr_state.ST_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|IR_reg|reg_out\(14));

-- Location: LCCOMB_X30_Y12_N4
\Datapath_inst|ALU_inst|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|ALU_inst|Mux31~4_combout\ = (\Controller_inst|ALUOp[1]~0_combout\ & ((\Datapath_inst|IR_reg|reg_out\(14) & ((!\Datapath_inst|IR_reg|reg_out\(13)))) # (!\Datapath_inst|IR_reg|reg_out\(14) & ((\Datapath_inst|IR_reg|reg_out\(12)) # 
-- (\Datapath_inst|IR_reg|reg_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|IR_reg|reg_out\(14),
	datab => \Datapath_inst|IR_reg|reg_out\(12),
	datac => \Datapath_inst|IR_reg|reg_out\(13),
	datad => \Controller_inst|ALUOp[1]~0_combout\,
	combout => \Datapath_inst|ALU_inst|Mux31~4_combout\);

-- Location: LCCOMB_X30_Y15_N10
\Datapath_inst|PC_reg|reg_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~0_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (\Datapath_inst|ALUOut_reg|reg_out\(0))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (((\Datapath_inst|ALU_inst|Mux31~7_combout\ & 
-- \Datapath_inst|ALU_inst|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALUOut_reg|reg_out\(0),
	datab => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datac => \Datapath_inst|ALU_inst|Mux31~7_combout\,
	datad => \Datapath_inst|ALU_inst|LessThan0~62_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\Datapath_inst|PC_reg|reg_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Datapath_inst|PC_reg|reg_out~1_combout\ = (\Controller_inst|pr_state.ST_PC_UPDATE~q\ & (((\Datapath_inst|PC_reg|reg_out~0_combout\)))) # (!\Controller_inst|pr_state.ST_PC_UPDATE~q\ & ((\Datapath_inst|ALU_inst|Mux31~3_combout\) # 
-- ((\Datapath_inst|ALU_inst|Mux31~4_combout\ & \Datapath_inst|PC_reg|reg_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Datapath_inst|ALU_inst|Mux31~4_combout\,
	datab => \Datapath_inst|ALU_inst|Mux31~3_combout\,
	datac => \Controller_inst|pr_state.ST_PC_UPDATE~q\,
	datad => \Datapath_inst|PC_reg|reg_out~0_combout\,
	combout => \Datapath_inst|PC_reg|reg_out~1_combout\);

-- Location: FF_X30_Y15_N25
\Datapath_inst|PC_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \s_clock_cpu~clkctrl_outclk\,
	d => \Datapath_inst|PC_reg|reg_out~1_combout\,
	sclr => \Reset~input_o\,
	ena => \Datapath_inst|PC_reg|reg_out[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Datapath_inst|PC_reg|reg_out\(0));

-- Location: IOIBUF_X21_Y0_N22
\Regin[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Regin(0),
	o => \Regin[0]~input_o\);

-- Location: IOIBUF_X0_Y7_N22
\Regin[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Regin(1),
	o => \Regin[1]~input_o\);

-- Location: IOIBUF_X0_Y19_N15
\Regin[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Regin(2),
	o => \Regin[2]~input_o\);

-- Location: IOIBUF_X32_Y0_N1
\Regin[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Regin(3),
	o => \Regin[3]~input_o\);

-- Location: IOIBUF_X32_Y0_N8
\Regin[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Regin(4),
	o => \Regin[4]~input_o\);

ww_PC(0) <= \PC[0]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_PC(10) <= \PC[10]~output_o\;

ww_PC(11) <= \PC[11]~output_o\;

ww_PC(12) <= \PC[12]~output_o\;

ww_PC(13) <= \PC[13]~output_o\;

ww_PC(14) <= \PC[14]~output_o\;

ww_PC(15) <= \PC[15]~output_o\;

ww_PC(16) <= \PC[16]~output_o\;

ww_PC(17) <= \PC[17]~output_o\;

ww_PC(18) <= \PC[18]~output_o\;

ww_PC(19) <= \PC[19]~output_o\;

ww_PC(20) <= \PC[20]~output_o\;

ww_PC(21) <= \PC[21]~output_o\;

ww_PC(22) <= \PC[22]~output_o\;

ww_PC(23) <= \PC[23]~output_o\;

ww_PC(24) <= \PC[24]~output_o\;

ww_PC(25) <= \PC[25]~output_o\;

ww_PC(26) <= \PC[26]~output_o\;

ww_PC(27) <= \PC[27]~output_o\;

ww_PC(28) <= \PC[28]~output_o\;

ww_PC(29) <= \PC[29]~output_o\;

ww_PC(30) <= \PC[30]~output_o\;

ww_PC(31) <= \PC[31]~output_o\;

ww_Estado(0) <= \Estado[0]~output_o\;

ww_Estado(1) <= \Estado[1]~output_o\;

ww_Estado(2) <= \Estado[2]~output_o\;

ww_Estado(3) <= \Estado[3]~output_o\;

ww_DEBUG_INSTR(0) <= \DEBUG_INSTR[0]~output_o\;

ww_DEBUG_INSTR(1) <= \DEBUG_INSTR[1]~output_o\;

ww_DEBUG_INSTR(2) <= \DEBUG_INSTR[2]~output_o\;

ww_DEBUG_INSTR(3) <= \DEBUG_INSTR[3]~output_o\;

ww_DEBUG_INSTR(4) <= \DEBUG_INSTR[4]~output_o\;

ww_DEBUG_INSTR(5) <= \DEBUG_INSTR[5]~output_o\;

ww_DEBUG_INSTR(6) <= \DEBUG_INSTR[6]~output_o\;

ww_DEBUG_INSTR(7) <= \DEBUG_INSTR[7]~output_o\;

ww_DEBUG_INSTR(8) <= \DEBUG_INSTR[8]~output_o\;

ww_DEBUG_INSTR(9) <= \DEBUG_INSTR[9]~output_o\;

ww_DEBUG_INSTR(10) <= \DEBUG_INSTR[10]~output_o\;

ww_DEBUG_INSTR(11) <= \DEBUG_INSTR[11]~output_o\;

ww_DEBUG_INSTR(12) <= \DEBUG_INSTR[12]~output_o\;

ww_DEBUG_INSTR(13) <= \DEBUG_INSTR[13]~output_o\;

ww_DEBUG_INSTR(14) <= \DEBUG_INSTR[14]~output_o\;

ww_DEBUG_INSTR(15) <= \DEBUG_INSTR[15]~output_o\;

ww_DEBUG_INSTR(16) <= \DEBUG_INSTR[16]~output_o\;

ww_DEBUG_INSTR(17) <= \DEBUG_INSTR[17]~output_o\;

ww_DEBUG_INSTR(18) <= \DEBUG_INSTR[18]~output_o\;

ww_DEBUG_INSTR(19) <= \DEBUG_INSTR[19]~output_o\;

ww_DEBUG_INSTR(20) <= \DEBUG_INSTR[20]~output_o\;

ww_DEBUG_INSTR(21) <= \DEBUG_INSTR[21]~output_o\;

ww_DEBUG_INSTR(22) <= \DEBUG_INSTR[22]~output_o\;

ww_DEBUG_INSTR(23) <= \DEBUG_INSTR[23]~output_o\;

ww_DEBUG_INSTR(24) <= \DEBUG_INSTR[24]~output_o\;

ww_DEBUG_INSTR(25) <= \DEBUG_INSTR[25]~output_o\;

ww_DEBUG_INSTR(26) <= \DEBUG_INSTR[26]~output_o\;

ww_DEBUG_INSTR(27) <= \DEBUG_INSTR[27]~output_o\;

ww_DEBUG_INSTR(28) <= \DEBUG_INSTR[28]~output_o\;

ww_DEBUG_INSTR(29) <= \DEBUG_INSTR[29]~output_o\;

ww_DEBUG_INSTR(30) <= \DEBUG_INSTR[30]~output_o\;

ww_DEBUG_INSTR(31) <= \DEBUG_INSTR[31]~output_o\;
END structure;


