[{"DBLP title": "Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures.", "DBLP authors": ["Anup Gangwar", "M. Balakrishnan", "Anshul Kumar"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217089", "OA papers": [{"PaperId": "https://openalex.org/W4253933660", "PaperTitle": "Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Anup Gangwar", "Mahesh Balakrishnan", "Anshul Kumar"]}]}, {"DBLP title": "System-level performance/power analysis for platform-based design of multimedia applications.", "DBLP authors": ["Nicholas H. Zamora", "Xiaoping Hu", "Radu Marculescu"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217090", "OA papers": [{"PaperId": "https://openalex.org/W4254018648", "PaperTitle": "System-level performance/power analysis for platform-based design of multimedia applications", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Nicholas H. Zamora", "Xiaoping Hu", "Radu Marculescu"]}]}, {"DBLP title": "Area reduction by deadspace utilization on interconnect optimized floorplan.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217091", "OA papers": [{"PaperId": "https://openalex.org/W4244110453", "PaperTitle": "Area reduction by deadspace utilization on interconnect optimized floorplan", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Scan-BIST based on cluster analysis and the encoding of repeating sequences.", "DBLP authors": ["Lei Li", "Zhanglei Wang", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217092", "OA papers": [{"PaperId": "https://openalex.org/W4242445128", "PaperTitle": "Scan-BIST based on cluster analysis and the encoding of repeating sequences", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Vimicro (China)": 1.0, "Duke University": 2.0}, "Authors": ["Lei Li", "Zhanglei Wang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints.", "DBLP authors": ["Yuan Cai", "Marcus T. Schmitz", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217093", "OA papers": [{"PaperId": "https://openalex.org/W4255636589", "PaperTitle": "Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Iowa": 2.0, "Robert Bosch (Germany)": 1.0, "University of Southampton": 1.0}, "Authors": ["Yuan Cai", "Marcus T. Schmitz", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs.", "DBLP authors": ["Xinping Zhu", "Sharad Malik"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217094", "OA papers": [{"PaperId": "https://openalex.org/W4240648702", "PaperTitle": "A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northeastern University": 1.0, "Princeton University": 1.0}, "Authors": ["Xinping Zhu", "Sharad Malik"]}]}, {"DBLP title": "Hierarchical partitioning of VLSI floorplans by staircases.", "DBLP authors": ["Subhashis Majumder", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya", "Swarup Kumar Das"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217095", "OA papers": [{"PaperId": "https://openalex.org/W4240599084", "PaperTitle": "Hierarchical partitioning of VLSI floorplans by staircases", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"International Institute of Information Technology": 1.0, "Indian Statistical Institute": 2.0, "Calcutta Research Group": 1.0}, "Authors": ["Subhashis Majumder", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya", "Swarup Das"]}]}, {"DBLP title": "Instruction set synthesis with efficient instruction encoding for configurable processors.", "DBLP authors": ["Jong-eun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "year": 2007, "doi": "https://doi.org/10.1145/1217088.1217096", "OA papers": [{"PaperId": "https://openalex.org/W4246896219", "PaperTitle": "Instruction set synthesis with efficient instruction encoding for configurable processors", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "Seoul National University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Jong-Ho Lee", "Kiyoung Choi", "Nikil Dutt"]}]}, {"DBLP title": "Disjunctive image computation for software verification.", "DBLP authors": ["Chao Wang", "Zijiang Yang", "Franjo Ivancic", "Aarti Gupta"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230802", "OA papers": [{"PaperId": "https://openalex.org/W2046315901", "PaperTitle": "Disjunctive image computation for software verification", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 3.0, "Western Michigan University": 1.0}, "Authors": ["Chao Wang", "Zijiang Yang", "Franjo Ivancic", "Aarti Gupta"]}]}, {"DBLP title": "Transition-overhead-aware voltage scheduling for fixed-priority real-time systems.", "DBLP authors": ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230803", "OA papers": [{"PaperId": "https://openalex.org/W1997682930", "PaperTitle": "Transition-overhead-aware voltage scheduling for fixed-priority real-time systems", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Notre Dame": 2.0, "University of South Carolina": 1.0}, "Authors": ["B. Mochocki", "Xiaobo Sharon Hu", "Gang Quan"]}]}, {"DBLP title": "Prediction of leakage power under process uncertainties.", "DBLP authors": ["Hongliang Chang", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230804", "OA papers": [{"PaperId": "https://openalex.org/W1994620586", "PaperTitle": "Prediction of leakage power under process uncertainties", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Hongliang Chang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A model-based extensible framework for efficient application design using FPGA.", "DBLP authors": ["Sumit Mohanty", "Viktor K. Prasanna"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230805", "OA papers": [{"PaperId": "https://openalex.org/W2151468157", "PaperTitle": "A model-based extensible framework for efficient application design using FPGA", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Sumit Mohanty", "Viktor K. Prasanna"]}]}, {"DBLP title": "A predictive decode filter cache for reducing power consumption in embedded processors.", "DBLP authors": ["Weiyu Tang", "Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230806", "OA papers": [{"PaperId": "https://openalex.org/W2064898124", "PaperTitle": "A predictive decode filter cache for reducing power consumption in embedded processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Weiyu Tang", "Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau"]}]}, {"DBLP title": "DRDU: A data reuse analysis technique for efficient scratch-pad memory management.", "DBLP authors": ["Ilya Issenin", "Erik Brockmeyer", "Miguel Miranda", "Nikil D. Dutt"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230807", "OA papers": [{"PaperId": "https://openalex.org/W2059843741", "PaperTitle": "DRDU", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of California, Irvine": 2.0, "Imec": 2.0}, "Authors": ["Ilya Issenin", "Erik Brockmeyer", "Miguel A. Miranda", "Nikil Dutt"]}]}, {"DBLP title": "Low test application time resource binding for behavioral synthesis.", "DBLP authors": ["Mohammad Hosseinabady", "Pejman Lotfi-Kamran", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230808", "OA papers": [{"PaperId": "https://openalex.org/W1979538201", "PaperTitle": "Low test application time resource binding for behavioral synthesis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mohammad Hosseinabady", "Pejman Lotfi-Kamran", "Zainalabedin Navabi"]}]}, {"DBLP title": "A critical-path-aware partial gating approach for test power reduction.", "DBLP authors": ["Mohammed ElShoukry", "Mohammad Tehranipoor", "C. P. Ravikumar"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230809", "OA papers": [{"PaperId": "https://openalex.org/W2123380246", "PaperTitle": "A critical-path-aware partial gating approach for test power reduction", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Maryland, Baltimore County": 1.0, "University of Connecticut": 1.0, "Texas Instruments (India)": 1.0}, "Authors": ["M. ElShoukry", "Mohammad Tehranipoor", "C.P. Ravikumar"]}]}, {"DBLP title": "Forming N-detection test sets without test generation.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230810", "OA papers": [{"PaperId": "https://openalex.org/W1993241318", "PaperTitle": "Forming N-detection test sets without test generation", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Purdue Univ., Lafayette, IN": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "The exact channel density and compound design for generic universal switch blocks.", "DBLP authors": ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "year": 2007, "doi": "https://doi.org/10.1145/1230800.1230811", "OA papers": [{"PaperId": "https://openalex.org/W1972041243", "PaperTitle": "The exact channel density and compound design for generic universal switch blocks", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Wilfrid Laurier University": 1.0, "University of Lethbridge": 1.0, "Chinese University of Hong Kong": 1.0, "Imperial College London": 1.0}, "Authors": ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"]}]}, {"DBLP title": "Efficient simulation of critical synchronous dataflow graphs.", "DBLP authors": ["Chia-Jui Hsu", "Ming-Yung Ko", "Shuvra S. Bhattacharyya", "Suren Ramasubbu", "Jos\u00e9 Luis Pino"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255458", "OA papers": [{"PaperId": "https://openalex.org/W2036943761", "PaperTitle": "Efficient simulation of critical synchronous dataflow graphs", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 3.0, "Agilent Technologies (United States)": 2.0}, "Authors": ["Chia-Jui Hsu", "Ming-Yung Ko", "Shuvra S. Bhattacharyya", "S. Ramasubbu", "Jos\u00e9 A. Pino"]}]}, {"DBLP title": "A framework for heterogeneous specification and design of electronic embedded systems in SystemC.", "DBLP authors": ["Fernando Herrera", "Eugenio Villar"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255459", "OA papers": [{"PaperId": "https://openalex.org/W1985142635", "PaperTitle": "A framework for heterogeneous specification and design of electronic embedded systems in SystemC", "Year": 2008, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Cantabria": 2.0}, "Authors": ["Fernando A. Herrera", "Eugenio Villar"]}]}, {"DBLP title": "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches.", "DBLP authors": ["Hyung Gyu Lee", "Naehyuck Chang", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255460", "OA papers": [{"PaperId": "https://openalex.org/W1963638851", "PaperTitle": "On-chip communication architecture exploration", "Year": 2008, "CitationCount": 174, "EstimatedCitation": 174, "Affiliations": {"Seoul National University": 2.0, "Carnegie Mellon University": 2.0}, "Authors": ["Hyung Lee", "Naehyuck Chang", "Umit Y. Ogras", "Radu Marculescu"]}]}, {"DBLP title": "PeaCE: A hardware-software codesign environment for multimedia embedded systems.", "DBLP authors": ["Soonhoi Ha", "Sungchan Kim", "Choonseung Lee", "Youngmin Yi", "Seongnam Kwon", "Young-Pyo Joo"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255461", "OA papers": [{"PaperId": "https://openalex.org/W2077224773", "PaperTitle": "PeaCE", "Year": 2008, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Soonhoi Ha", "Sungchan Kim", "Choonseung Lee", "Youngmin Yi", "Seongnam Kwon", "Young-Pyo Joo"]}]}, {"DBLP title": "HW-SW emulation framework for temperature-aware design in MPSoCs.", "DBLP authors": ["David Atienza", "Pablo Garc\u00eda Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias", "Rom\u00e1n Hermida"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255463", "OA papers": [{"PaperId": "https://openalex.org/W2130770024", "PaperTitle": "HW-SW emulation framework for temperature-aware design in MPSoCs", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"DACYA\u2014UCM and LSI\u2014EPFL, Madrid, Spain": 2.0, "University of Bologna": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "Universidad Complutense de Madrid": 2.0}, "Authors": ["David Atienza", "Pablo Morcelle del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose M. Mendias", "Roman Hermida"]}]}, {"DBLP title": "Efficient power modeling and software thermal sensing for runtime temperature monitoring.", "DBLP authors": ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255462", "OA papers": [{"PaperId": "https://openalex.org/W2133804388", "PaperTitle": "Efficient power modeling and software thermal sensing for runtime temperature monitoring", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of California, Riverside": 3.0, "Nvidia (United States)": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Efficient and scalable compiler-directed energy optimization for realtime applications.", "DBLP authors": ["Po-Kuan Huang", "Soheil Ghiasi"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255464", "OA papers": [{"PaperId": "https://openalex.org/W2036067783", "PaperTitle": "Efficient and scalable compiler-directed energy optimization for realtime applications", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Davis": 2.0}, "Authors": ["Po-Kuan Huang", "Soheil Ghiasi"]}]}, {"DBLP title": "Circuit-simulated obstacle-aware Steiner routing.", "DBLP authors": ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255465", "OA papers": [{"PaperId": "https://openalex.org/W1994369701", "PaperTitle": "Circuit-simulated obstacle-aware Steiner routing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"]}]}, {"DBLP title": "Probabilistic system-on-a-chip architectures.", "DBLP authors": ["Lakshmi N. Chakrapani", "Pinar Korkmaz", "Bilge E. S. Akgul", "Krishna V. Palem"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255466", "OA papers": [{"PaperId": "https://openalex.org/W2030020312", "PaperTitle": "Probabilistic system-on-a-chip architectures", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Lakshmi N. Chakrapani", "Pinar Korkmaz", "Bilge E. S. Akgul", "Krishna V. Palem"]}]}, {"DBLP title": "A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current.", "DBLP authors": ["Ang-Chih Hsieh", "Tzu-Teng Lin", "Tsuang-Wei Chang", "TingTing Hwang"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255467", "OA papers": [{"PaperId": "https://openalex.org/W1969841268", "PaperTitle": "A functionality-directed clustering technique for low-power MTCMOS design\u2014computation of simultaneously discharging current", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Ang-Chih Hsieh", "Tzu-Teng Lin", "Tsuang-Wei Chang", "TingTing Hwang"]}]}, {"DBLP title": "A verification system for transient response of analog circuits.", "DBLP authors": ["Tathagato Rai Dastidar", "P. P. Chakrabarti"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255468", "OA papers": [{"PaperId": "https://openalex.org/W1964164497", "PaperTitle": "A verification system for transient response of analog circuits", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Xaneda Technologies, India": 1.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Tathagato Rai Dastidar", "Partha Chakrabarti"]}]}, {"DBLP title": "Postplacement rewiring by exhaustive search for functional symmetries.", "DBLP authors": ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255469", "OA papers": [{"PaperId": "https://openalex.org/W2088032122", "PaperTitle": "Postplacement rewiring by exhaustive search for functional symmetries", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"]}]}, {"DBLP title": "EWD: A metamodeling driven customizable multi-MoC system modeling framework.", "DBLP authors": ["Deepak Mathaikutty", "Hiren D. Patel", "Sandeep K. Shukla", "Axel Jantsch"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255470", "OA papers": [{"PaperId": "https://openalex.org/W2010547624", "PaperTitle": "EWD", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Virginia Tech": 3.0, "Royal Institute of Technology": 1.0}, "Authors": ["Deepak A. Mathaikutty", "Hiren D. Patel", "Sandeep K. Shukla", "Axel Jantsch"]}]}, {"DBLP title": "Binary synthesis.", "DBLP authors": ["Greg Stitt", "Frank Vahid"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255471", "OA papers": [{"PaperId": "https://openalex.org/W2293916051", "PaperTitle": "Binary synthesis", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Greg Stitt", "Frank Vahid"]}]}, {"DBLP title": "Speedups in embedded systems with a high-performance coprocessor datapath.", "DBLP authors": ["Michalis D. Galanis", "Gregory Dimitroulakos", "Spyros Tragoudas", "Costas E. Goutis"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255472", "OA papers": [{"PaperId": "https://openalex.org/W2011126872", "PaperTitle": "Speedups in embedded systems with a high-performance coprocessor datapath", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Patras": 3.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Michalis D. Galanis", "Gregory Dimitroulakos", "Spyros Tragoudas", "Costas E. Goutis"]}]}, {"DBLP title": "Event propagation for accurate circuit delay calculation using SAT.", "DBLP authors": ["Suchismita Roy", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2007, "doi": "https://doi.org/10.1145/1255456.1255473", "OA papers": [{"PaperId": "https://openalex.org/W2032642924", "PaperTitle": "Event propagation for accurate circuit delay calculation using SAT", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Suchismita Roy", "Partha Chakrabarti", "Pallab Dasgupta"]}]}, {"DBLP title": "Temporal floorplanning using the three-dimensional transitive closure subGraph.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278350", "OA papers": [{"PaperId": "https://openalex.org/W2030767815", "PaperTitle": "Temporal floorplanning using the three-dimensional transitive closure subGraph", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"]}]}, {"DBLP title": "Idle energy minimization by mode sequence optimization.", "DBLP authors": ["Jinfeng Liu", "Pai H. Chou"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278351", "OA papers": [{"PaperId": "https://openalex.org/W2163690241", "PaperTitle": "Idle energy minimization by mode sequence optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 1.0, "National Tsing Hua University": 0.5, "University of California, Irvine": 0.5}, "Authors": ["Jinfeng Liu", "Pai H. Chou"]}]}, {"DBLP title": "Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling.", "DBLP authors": ["Bita Gorjiara", "Nader Bagherzadeh", "Pai H. Chou"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278352", "OA papers": [{"PaperId": "https://openalex.org/W2027183973", "PaperTitle": "Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Irvine": 2.5, "National Tsing Hua University": 0.5}, "Authors": ["Bita Gorjiara", "Nader Bagherzadeh", "Pai H. Chou"]}]}, {"DBLP title": "A practical dynamic single assignment transformation.", "DBLP authors": ["Peter Vanbroekhoven", "Gerda Janssens", "Maurice Bruynooghe", "Francky Catthoor"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278353", "OA papers": [{"PaperId": "https://openalex.org/W2040863504", "PaperTitle": "A practical dynamic single assignment transformation", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"KU Leuven": 3.0, "Imec": 1.0}, "Authors": ["Peter Vanbroekhoven", "Gerda Janssens", "Maurice Bruynooghe", "Francky Catthoor"]}]}, {"DBLP title": "Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors.", "DBLP authors": ["Yuki Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masaharu Imai"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278354", "OA papers": [{"PaperId": "https://openalex.org/W1979965005", "PaperTitle": "Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Osaka University": 2.0, "Imec": 3.0}, "Authors": ["Yuki Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masaharu Imai"]}]}, {"DBLP title": "Techniques for the synthesis of reversible Toffoli networks.", "DBLP authors": ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278355", "OA papers": [{"PaperId": "https://openalex.org/W2116385615", "PaperTitle": "Techniques for the synthesis of reversible Toffoli networks", "Year": 2007, "CitationCount": 168, "EstimatedCitation": 168, "Affiliations": {"University of Waterloo": 1.0, "University of New Brunswick": 1.0, "University of Victoria": 1.0}, "Authors": ["Dmitri Maslov", "Gerhard W. Dueck", "David Miller"]}]}, {"DBLP title": "MPSoC memory optimization using program transformation.", "DBLP authors": ["Youcef Bouchebaba", "Bruno Girodias", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Bruno Lavigueur", "Pierre G. Paulin"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278356", "OA papers": [{"PaperId": "https://openalex.org/W1965979241", "PaperTitle": "MPSoC memory optimization using program transformation", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0, "Universit\u00e9 de Montr\u00e9al": 1.0, "STMicroelectronics (Czechia)": 2.0}, "Authors": ["Youcef Bouchebaba", "Bruno Girodias", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Bruno Lavigueur", "Pierre Paulin"]}]}, {"DBLP title": "Functional verification of task partitioning for multiprocessor embedded systems.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278357", "OA papers": [{"PaperId": "https://openalex.org/W1984778404", "PaperTitle": "Functional verification of task partitioning for multiprocessor embedded systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Dipankar Das", "Partha Chakrabarti", "Rajeev Kumar"]}]}, {"DBLP title": "Clock skew scheduling with race conditions considered.", "DBLP authors": ["Shih-Hsu Huang", "Yow-Tyng Nieh"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278358", "OA papers": [{"PaperId": "https://openalex.org/W2037994569", "PaperTitle": "Clock skew scheduling with race conditions considered", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chung Yuan Christian University": 2.0}, "Authors": ["Shih-Hsu Huang", "Yow-Tyng Nieh"]}]}, {"DBLP title": "Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization.", "DBLP authors": ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278359", "OA papers": [{"PaperId": "https://openalex.org/W2130291762", "PaperTitle": "Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Santa Barbara": 2.0, "Mentor Technologies": 1.0, "University of Washington": 1.0}, "Authors": ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"]}]}, {"DBLP title": "Low-Power and testable circuit synthesis using Shannon decomposition.", "DBLP authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278360", "OA papers": [{"PaperId": "https://openalex.org/W2116623634", "PaperTitle": "Low-Power and testable circuit synthesis using Shannon decomposition", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"]}]}, {"DBLP title": "ILP and heuristic techniques for system-level design on network processor architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha", "Vijay Ramamurthi", "Krishnan Srinivasan"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278361", "OA papers": [{"PaperId": "https://openalex.org/W2076071620", "PaperTitle": "ILP and heuristic techniques for system-level design on network processor architectures", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Arizona State University": 3.0, "Sonic Concepts (United States)": 1.0}, "Authors": ["Chris Ostler", "Karam S. Chatha", "Vijay Ramamurthi", "Krishnan Srinivasan"]}]}, {"DBLP title": "Optimization of polynomial datapaths using finite ring algebra.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278362", "OA papers": [{"PaperId": "https://openalex.org/W1989423571", "PaperTitle": "Optimization of polynomial datapaths using finite ring algebra", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"]}]}, {"DBLP title": "Incremental hierarchical memory size estimation for steering of loop transformations.", "DBLP authors": ["Qubo Hu", "Per Gunnar Kjeldsberg", "Arnout Vandecappelle", "Martin Palkovic", "Francky Catthoor"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278363", "OA papers": [{"PaperId": "https://openalex.org/W2002918753", "PaperTitle": "Incremental hierarchical memory size estimation for steering of loop transformations", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Norwegian University of Science and Technology": 2.0, "Imec": 3.0}, "Authors": ["Qipeng Hu", "Per Gunnar Kjeldsberg", "Arnout Vandecappelle", "Martin Palkovic", "Francky Catthoor"]}]}, {"DBLP title": "Compilation for compact power-gating controls.", "DBLP authors": ["Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278364", "OA papers": [{"PaperId": "https://openalex.org/W2138843457", "PaperTitle": "Compilation for compact power-gating controls", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"]}]}, {"DBLP title": "A note on \"a mapping algorithm for computer-assisted exploration in the design of embedded systems\".", "DBLP authors": ["Gang Chen", "Xiaoyu Song", "Feng Liu", "QingPing Tan", "Fei He"], "year": 2007, "doi": "https://doi.org/10.1145/1278349.1278365", "OA papers": [{"PaperId": "https://openalex.org/W1997956687", "PaperTitle": "A note on \u201ca mapping algorithm for computer-assisted exploration in the design of embedded systems\u201d", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Portland State University": 2.0, "National Lab of Parallel Distributed Processing, Hunan, China": 2.0, "Tsinghua University": 1.0}, "Authors": ["Gang Chen", "Xiaoyu Song", "Feng Liu", "Qingping Tan", "Fei He"]}]}]