

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'
================================================================
* Date:           Sat Mar 11 12:57:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20018|    20018|  0.200 ms|  0.200 ms|  20018|  20018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_MAT_C_COLS  |    20016|    20016|        18|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten307 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln116_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %shl_ln116"   --->   Operation 24 'read' 'shl_ln116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln113_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln113"   --->   Operation 25 'read' 'zext_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM"   --->   Operation 26 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln113_cast = zext i5 %zext_ln113_read"   --->   Operation 27 'zext' 'zext_ln113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten307"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc291"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten307_load = load i15 %indvar_flatten307" [complex_matmul.cpp:113]   --->   Operation 33 'load' 'indvar_flatten307_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln113 = icmp_eq  i15 %indvar_flatten307_load, i15 20000" [complex_matmul.cpp:113]   --->   Operation 36 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln113_1 = add i15 %indvar_flatten307_load, i15 1" [complex_matmul.cpp:113]   --->   Operation 37 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc294, void %MAT_C_ROWSc.exitStub" [complex_matmul.cpp:113]   --->   Operation 38 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [complex_matmul.cpp:115]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [complex_matmul.cpp:113]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln113 = add i7 %i_load, i7 1" [complex_matmul.cpp:113]   --->   Operation 41 'add' 'add_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln115 = icmp_eq  i8 %j_load, i8 200" [complex_matmul.cpp:115]   --->   Operation 42 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln113 = select i1 %icmp_ln115, i8 0, i8 %j_load" [complex_matmul.cpp:113]   --->   Operation 43 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln113_1 = select i1 %icmp_ln115, i7 %add_ln113, i7 %i_load" [complex_matmul.cpp:113]   --->   Operation 44 'select' 'select_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [11/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 45 'urem' 'urem_ln113' <Predicate = (!icmp_ln113)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln115 = add i8 %select_ln113, i8 1" [complex_matmul.cpp:115]   --->   Operation 46 'add' 'add_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln115 = store i15 %add_ln113_1, i15 %indvar_flatten307" [complex_matmul.cpp:115]   --->   Operation 47 'store' 'store_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln115 = store i7 %select_ln113_1, i7 %i" [complex_matmul.cpp:115]   --->   Operation 48 'store' 'store_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln115 = store i8 %add_ln115, i8 %j" [complex_matmul.cpp:115]   --->   Operation 49 'store' 'store_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 50 [10/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 50 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 51 [9/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 51 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 52 [8/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 52 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 53 [7/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 53 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 54 [6/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 54 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 55 [5/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 55 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i7 %select_ln113_1" [complex_matmul.cpp:113]   --->   Operation 56 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (4.35ns)   --->   "%mul_ln113 = mul i15 %zext_ln113_1, i15 205" [complex_matmul.cpp:113]   --->   Operation 57 'mul' 'mul_ln113' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln113, i32 12, i32 14" [complex_matmul.cpp:113]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i3 %tmp" [complex_matmul.cpp:113]   --->   Operation 59 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln116_2)   --->   "%mul_ln113_2 = mul i10 %zext_ln113_2, i10 200" [complex_matmul.cpp:113]   --->   Operation 60 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i7 %select_ln113_1" [complex_matmul.cpp:113]   --->   Operation 61 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln113_1 = mul i17 %zext_ln113_3, i17 800" [complex_matmul.cpp:113]   --->   Operation 62 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 63 [4/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 63 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln116_2)   --->   "%mul_ln113_2 = mul i10 %zext_ln113_2, i10 200" [complex_matmul.cpp:113]   --->   Operation 64 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln113_1 = mul i17 %zext_ln113_3, i17 800" [complex_matmul.cpp:113]   --->   Operation 65 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 66 [3/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 66 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln116_2)   --->   "%mul_ln113_2 = mul i10 %zext_ln113_2, i10 200" [complex_matmul.cpp:113]   --->   Operation 67 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln113_1 = mul i17 %zext_ln113_3, i17 800" [complex_matmul.cpp:113]   --->   Operation 68 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %select_ln113" [complex_matmul.cpp:116]   --->   Operation 69 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_2 = add i10 %mul_ln113_2, i10 %zext_ln116" [complex_matmul.cpp:116]   --->   Operation 70 'add' 'add_ln116_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 71 [2/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 71 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln113_1 = mul i17 %zext_ln113_3, i17 800" [complex_matmul.cpp:113]   --->   Operation 72 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_2 = add i10 %mul_ln113_2, i10 %zext_ln116" [complex_matmul.cpp:116]   --->   Operation 73 'add' 'add_ln116_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i10 %add_ln116_2" [complex_matmul.cpp:116]   --->   Operation 74 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 75 'getelementptr' 'MatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 76 'getelementptr' 'MatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 77 'getelementptr' 'MatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 78 'getelementptr' 'MatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 79 'getelementptr' 'MatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 80 'getelementptr' 'MatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 81 'getelementptr' 'MatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 82 'getelementptr' 'MatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 83 'getelementptr' 'MatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 84 'getelementptr' 'MatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 85 'getelementptr' 'MatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 86 'getelementptr' 'MatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 87 'getelementptr' 'MatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 88 'getelementptr' 'MatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 89 'getelementptr' 'MatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 90 'getelementptr' 'MatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 91 'getelementptr' 'MatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 92 'getelementptr' 'MatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 93 'getelementptr' 'MatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln116_3" [complex_matmul.cpp:116]   --->   Operation 94 'getelementptr' 'MatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr" [complex_matmul.cpp:116]   --->   Operation 95 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 96 [2/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr" [complex_matmul.cpp:116]   --->   Operation 96 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 97 [2/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr" [complex_matmul.cpp:116]   --->   Operation 97 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 98 [2/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr" [complex_matmul.cpp:116]   --->   Operation 98 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 99 [2/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr" [complex_matmul.cpp:116]   --->   Operation 99 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 100 [2/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr" [complex_matmul.cpp:116]   --->   Operation 100 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr" [complex_matmul.cpp:116]   --->   Operation 101 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr" [complex_matmul.cpp:116]   --->   Operation 102 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr" [complex_matmul.cpp:116]   --->   Operation 103 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr" [complex_matmul.cpp:116]   --->   Operation 104 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr" [complex_matmul.cpp:116]   --->   Operation 105 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 106 [2/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr" [complex_matmul.cpp:116]   --->   Operation 106 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr" [complex_matmul.cpp:116]   --->   Operation 107 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr" [complex_matmul.cpp:116]   --->   Operation 108 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr" [complex_matmul.cpp:116]   --->   Operation 109 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr" [complex_matmul.cpp:116]   --->   Operation 110 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr" [complex_matmul.cpp:116]   --->   Operation 111 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr" [complex_matmul.cpp:116]   --->   Operation 112 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr" [complex_matmul.cpp:116]   --->   Operation 113 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr" [complex_matmul.cpp:116]   --->   Operation 114 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 115 [1/11] (4.21ns)   --->   "%urem_ln113 = urem i7 %select_ln113_1, i7 20" [complex_matmul.cpp:113]   --->   Operation 115 'urem' 'urem_ln113' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i17 %mul_ln113_1" [complex_matmul.cpp:113]   --->   Operation 116 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln116_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln113, i2 0" [complex_matmul.cpp:116]   --->   Operation 117 'bitconcatenate' 'shl_ln116_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %shl_ln116_3" [complex_matmul.cpp:116]   --->   Operation 118 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116 = add i64 %zext_ln116_1, i64 %MatC_DRAM_read" [complex_matmul.cpp:116]   --->   Operation 119 'add' 'add_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln116_1 = add i64 %add_ln116, i64 %zext_ln113_4" [complex_matmul.cpp:116]   --->   Operation 120 'add' 'add_ln116_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr" [complex_matmul.cpp:116]   --->   Operation 121 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr" [complex_matmul.cpp:116]   --->   Operation 122 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr" [complex_matmul.cpp:116]   --->   Operation 123 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr" [complex_matmul.cpp:116]   --->   Operation 124 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr" [complex_matmul.cpp:116]   --->   Operation 125 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 126 [1/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr" [complex_matmul.cpp:116]   --->   Operation 126 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr" [complex_matmul.cpp:116]   --->   Operation 127 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 128 [1/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr" [complex_matmul.cpp:116]   --->   Operation 128 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr" [complex_matmul.cpp:116]   --->   Operation 129 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr" [complex_matmul.cpp:116]   --->   Operation 130 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr" [complex_matmul.cpp:116]   --->   Operation 131 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 132 [1/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr" [complex_matmul.cpp:116]   --->   Operation 132 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr" [complex_matmul.cpp:116]   --->   Operation 133 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr" [complex_matmul.cpp:116]   --->   Operation 134 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 135 [1/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr" [complex_matmul.cpp:116]   --->   Operation 135 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 136 [1/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr" [complex_matmul.cpp:116]   --->   Operation 136 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr" [complex_matmul.cpp:116]   --->   Operation 137 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr" [complex_matmul.cpp:116]   --->   Operation 138 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr" [complex_matmul.cpp:116]   --->   Operation 139 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr" [complex_matmul.cpp:116]   --->   Operation 140 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 141 [1/1] (3.02ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i7, i16 %MatC_V_load, i16 %MatC_V_1_load, i16 %MatC_V_2_load, i16 %MatC_V_3_load, i16 %MatC_V_4_load, i16 %MatC_V_5_load, i16 %MatC_V_6_load, i16 %MatC_V_7_load, i16 %MatC_V_8_load, i16 %MatC_V_9_load, i16 %MatC_V_10_load, i16 %MatC_V_11_load, i16 %MatC_V_12_load, i16 %MatC_V_13_load, i16 %MatC_V_14_load, i16 %MatC_V_15_load, i16 %MatC_V_16_load, i16 %MatC_V_17_load, i16 %MatC_V_18_load, i16 %MatC_V_19_load, i7 %urem_ln113" [complex_matmul.cpp:116]   --->   Operation 141 'mux' 'tmp_2' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_1, i32 2, i32 63" [complex_matmul.cpp:116]   --->   Operation 142 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i62 %trunc_ln7" [complex_matmul.cpp:116]   --->   Operation 143 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln116" [complex_matmul.cpp:116]   --->   Operation 144 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i16 %tmp_2" [complex_matmul.cpp:116]   --->   Operation 145 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (3.98ns)   --->   "%shl_ln116_1 = shl i32 %zext_ln116_2, i32 %zext_ln113_cast" [complex_matmul.cpp:116]   --->   Operation 146 'shl' 'shl_ln116_1' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr, i32 1" [complex_matmul.cpp:116]   --->   Operation 147 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %shl_ln116_1, i4 %shl_ln116_read" [complex_matmul.cpp:116]   --->   Operation 148 'write' 'write_ln116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 149 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:116]   --->   Operation 149 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 150 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:116]   --->   Operation 150 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 151 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:116]   --->   Operation 151 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 152 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:116]   --->   Operation 152 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_MAT_C_COLS_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 154 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [complex_matmul.cpp:115]   --->   Operation 156 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:116]   --->   Operation 157 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc291" [complex_matmul.cpp:115]   --->   Operation 158 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100000000000000000]
i                      (alloca           ) [ 0100000000000000000]
indvar_flatten307      (alloca           ) [ 0100000000000000000]
shl_ln116_read         (read             ) [ 0111111111111100000]
zext_ln113_read        (read             ) [ 0000000000000000000]
MatC_DRAM_read         (read             ) [ 0111111111110000000]
zext_ln113_cast        (zext             ) [ 0111111111111000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
indvar_flatten307_load (load             ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000]
icmp_ln113             (icmp             ) [ 0111111111111111110]
add_ln113_1            (add              ) [ 0000000000000000000]
br_ln113               (br               ) [ 0000000000000000000]
j_load                 (load             ) [ 0000000000000000000]
i_load                 (load             ) [ 0000000000000000000]
add_ln113              (add              ) [ 0000000000000000000]
icmp_ln115             (icmp             ) [ 0000000000000000000]
select_ln113           (select           ) [ 0111111111110000000]
select_ln113_1         (select           ) [ 0111111111110000000]
add_ln115              (add              ) [ 0000000000000000000]
store_ln115            (store            ) [ 0000000000000000000]
store_ln115            (store            ) [ 0000000000000000000]
store_ln115            (store            ) [ 0000000000000000000]
zext_ln113_1           (zext             ) [ 0000000000000000000]
mul_ln113              (mul              ) [ 0000000000000000000]
tmp                    (partselect       ) [ 0000000000000000000]
zext_ln113_2           (zext             ) [ 0100000011000000000]
zext_ln113_3           (zext             ) [ 0100000011100000000]
mul_ln113_2            (mul              ) [ 0100000000100000000]
zext_ln116             (zext             ) [ 0100000000100000000]
mul_ln113_1            (mul              ) [ 0100000000010000000]
add_ln116_2            (add              ) [ 0000000000000000000]
zext_ln116_3           (zext             ) [ 0000000000000000000]
MatC_V_addr            (getelementptr    ) [ 0100000000010000000]
MatC_V_1_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_2_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_3_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_4_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_5_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_6_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_7_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_8_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_9_addr          (getelementptr    ) [ 0100000000010000000]
MatC_V_10_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_11_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_12_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_13_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_14_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_15_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_16_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_17_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_18_addr         (getelementptr    ) [ 0100000000010000000]
MatC_V_19_addr         (getelementptr    ) [ 0100000000010000000]
urem_ln113             (urem             ) [ 0000000000000000000]
zext_ln113_4           (zext             ) [ 0000000000000000000]
shl_ln116_3            (bitconcatenate   ) [ 0000000000000000000]
zext_ln116_1           (zext             ) [ 0000000000000000000]
add_ln116              (add              ) [ 0000000000000000000]
add_ln116_1            (add              ) [ 0000000000000000000]
MatC_V_load            (load             ) [ 0000000000000000000]
MatC_V_1_load          (load             ) [ 0000000000000000000]
MatC_V_2_load          (load             ) [ 0000000000000000000]
MatC_V_3_load          (load             ) [ 0000000000000000000]
MatC_V_4_load          (load             ) [ 0000000000000000000]
MatC_V_5_load          (load             ) [ 0000000000000000000]
MatC_V_6_load          (load             ) [ 0000000000000000000]
MatC_V_7_load          (load             ) [ 0000000000000000000]
MatC_V_8_load          (load             ) [ 0000000000000000000]
MatC_V_9_load          (load             ) [ 0000000000000000000]
MatC_V_10_load         (load             ) [ 0000000000000000000]
MatC_V_11_load         (load             ) [ 0000000000000000000]
MatC_V_12_load         (load             ) [ 0000000000000000000]
MatC_V_13_load         (load             ) [ 0000000000000000000]
MatC_V_14_load         (load             ) [ 0000000000000000000]
MatC_V_15_load         (load             ) [ 0000000000000000000]
MatC_V_16_load         (load             ) [ 0000000000000000000]
MatC_V_17_load         (load             ) [ 0000000000000000000]
MatC_V_18_load         (load             ) [ 0000000000000000000]
MatC_V_19_load         (load             ) [ 0000000000000000000]
tmp_2                  (mux              ) [ 0100000000001000000]
trunc_ln7              (partselect       ) [ 0000000000000000000]
sext_ln116             (sext             ) [ 0000000000000000000]
mem_addr               (getelementptr    ) [ 0100000000001111111]
zext_ln116_2           (zext             ) [ 0000000000000000000]
shl_ln116_1            (shl              ) [ 0100000000000100000]
empty_35               (writereq         ) [ 0000000000000000000]
write_ln116            (write            ) [ 0000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000]
specloopname_ln115     (specloopname     ) [ 0000000000000000000]
empty_36               (writeresp        ) [ 0000000000000000000]
br_ln115               (br               ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatC_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatC_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatC_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatC_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatC_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatC_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatC_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatC_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatC_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatC_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatC_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatC_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatC_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatC_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatC_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatC_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatC_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatC_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="MatC_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="zext_ln113">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shl_ln116">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.20i16.i7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWS_MAT_C_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="j_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten307_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten307/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shl_ln116_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln116_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln113_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln113_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="MatC_DRAM_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_writeresp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/12 empty_36/14 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln116_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2"/>
<pin id="178" dir="0" index="2" bw="32" slack="1"/>
<pin id="179" dir="0" index="3" bw="4" slack="12"/>
<pin id="180" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/13 "/>
</bind>
</comp>

<comp id="183" class="1004" name="MatC_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_addr/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="MatC_V_1_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_1_addr/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="MatC_V_2_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_2_addr/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="MatC_V_3_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_3_addr/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="MatC_V_4_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_4_addr/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="MatC_V_5_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_5_addr/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="MatC_V_6_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_6_addr/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="MatC_V_7_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_7_addr/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="MatC_V_8_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_8_addr/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="MatC_V_9_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_9_addr/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="MatC_V_10_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_10_addr/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="MatC_V_11_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_11_addr/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="MatC_V_12_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_12_addr/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="MatC_V_13_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_13_addr/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="MatC_V_14_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_14_addr/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="MatC_V_15_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_15_addr/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="MatC_V_16_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_16_addr/10 "/>
</bind>
</comp>

<comp id="302" class="1004" name="MatC_V_17_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_17_addr/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="MatC_V_18_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_18_addr/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="MatC_V_19_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_19_addr/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_load/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_1_load/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_2_load/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_3_load/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_4_load/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_5_load/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_6_load/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_7_load/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_8_load/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_9_load/10 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_10_load/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_11_load/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_12_load/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_13_load/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_14_load/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_15_load/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_16_load/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_17_load/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_18_load/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_19_load/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln113_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_cast/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln0_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="15" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln0_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln0_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="indvar_flatten307_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten307_load/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln113_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="0" index="1" bw="15" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln113_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="j_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln113_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln115_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln113_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln113_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln113/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln115_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln115_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="15" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln115_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln115_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln113_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="6"/>
<pin id="540" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="mul_ln113_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="0" index="1" bw="9" slack="0"/>
<pin id="544" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln113/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="15" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln113_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln113_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="6"/>
<pin id="563" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_3/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln116_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="8"/>
<pin id="566" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln116_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln113_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_4/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln116_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="10"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_3/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln116_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln116_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="10"/>
<pin id="607" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln116_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="17" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="16" slack="0"/>
<pin id="619" dir="0" index="3" bw="16" slack="0"/>
<pin id="620" dir="0" index="4" bw="16" slack="0"/>
<pin id="621" dir="0" index="5" bw="16" slack="0"/>
<pin id="622" dir="0" index="6" bw="16" slack="0"/>
<pin id="623" dir="0" index="7" bw="16" slack="0"/>
<pin id="624" dir="0" index="8" bw="16" slack="0"/>
<pin id="625" dir="0" index="9" bw="16" slack="0"/>
<pin id="626" dir="0" index="10" bw="16" slack="0"/>
<pin id="627" dir="0" index="11" bw="16" slack="0"/>
<pin id="628" dir="0" index="12" bw="16" slack="0"/>
<pin id="629" dir="0" index="13" bw="16" slack="0"/>
<pin id="630" dir="0" index="14" bw="16" slack="0"/>
<pin id="631" dir="0" index="15" bw="16" slack="0"/>
<pin id="632" dir="0" index="16" bw="16" slack="0"/>
<pin id="633" dir="0" index="17" bw="16" slack="0"/>
<pin id="634" dir="0" index="18" bw="16" slack="0"/>
<pin id="635" dir="0" index="19" bw="16" slack="0"/>
<pin id="636" dir="0" index="20" bw="16" slack="0"/>
<pin id="637" dir="0" index="21" bw="6" slack="0"/>
<pin id="638" dir="1" index="22" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln7_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="62" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="0"/>
<pin id="664" dir="0" index="2" bw="3" slack="0"/>
<pin id="665" dir="0" index="3" bw="7" slack="0"/>
<pin id="666" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln116_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="62" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mem_addr_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="62" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln116_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln116_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="5" slack="11"/>
<pin id="687" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_1/12 "/>
</bind>
</comp>

<comp id="689" class="1007" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="0"/>
<pin id="693" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln113_2/7 add_ln116_2/9 "/>
</bind>
</comp>

<comp id="698" class="1007" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln113_1/7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="j_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="711" class="1005" name="i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="718" class="1005" name="indvar_flatten307_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="15" slack="0"/>
<pin id="720" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten307 "/>
</bind>
</comp>

<comp id="725" class="1005" name="shl_ln116_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="12"/>
<pin id="727" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="shl_ln116_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="MatC_DRAM_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="10"/>
<pin id="732" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="zext_ln113_cast_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="11"/>
<pin id="737" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln113_cast "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln113_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="16"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln113_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="8"/>
<pin id="746" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="select_ln113 "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln113_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="1"/>
<pin id="752" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="zext_ln113_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="1"/>
<pin id="759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln113_3_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="17" slack="1"/>
<pin id="764" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113_3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="zext_ln116_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln116 "/>
</bind>
</comp>

<comp id="772" class="1005" name="mul_ln113_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="17" slack="1"/>
<pin id="774" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln113_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="MatC_V_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="1"/>
<pin id="779" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="MatC_V_1_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="1"/>
<pin id="784" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_1_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="MatC_V_2_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="1"/>
<pin id="789" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_2_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="MatC_V_3_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="1"/>
<pin id="794" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_3_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="MatC_V_4_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="10" slack="1"/>
<pin id="799" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_4_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="MatC_V_5_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="10" slack="1"/>
<pin id="804" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_5_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="MatC_V_6_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="1"/>
<pin id="809" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_6_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="MatC_V_7_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="1"/>
<pin id="814" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_7_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="MatC_V_8_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="1"/>
<pin id="819" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_8_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="MatC_V_9_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="1"/>
<pin id="824" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_9_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="MatC_V_10_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="1"/>
<pin id="829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_10_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="MatC_V_11_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_11_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="MatC_V_12_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="1"/>
<pin id="839" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_12_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="MatC_V_13_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="1"/>
<pin id="844" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_13_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="MatC_V_14_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="1"/>
<pin id="849" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_14_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="MatC_V_15_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="10" slack="1"/>
<pin id="854" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_15_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="MatC_V_16_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="1"/>
<pin id="859" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_16_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="MatC_V_17_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="1"/>
<pin id="864" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_17_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="MatC_V_18_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="1"/>
<pin id="869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_18_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="MatC_V_19_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="1"/>
<pin id="874" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_19_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="mem_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="shl_ln116_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln116_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="122" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="124" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="126" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="110" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="110" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="110" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="110" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="110" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="110" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="110" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="110" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="110" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="110" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="110" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="110" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="110" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="110" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="110" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="110" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="110" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="110" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="110" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="110" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="183" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="190" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="197" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="204" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="211" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="218" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="225" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="232" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="239" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="246" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="253" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="260" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="267" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="274" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="281" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="288" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="295" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="302" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="309" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="316" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="156" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="90" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="477" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="92" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="477" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="489" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="483" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="480" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="94" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="495" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="96" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="471" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="503" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="517" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="98" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="100" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="102" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="104" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="578"><net_src comp="567" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="579"><net_src comp="567" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="580"><net_src comp="567" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="581"><net_src comp="567" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="582"><net_src comp="567" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="583"><net_src comp="567" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="584"><net_src comp="567" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="585"><net_src comp="567" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="586"><net_src comp="567" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="587"><net_src comp="567" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="588"><net_src comp="567" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="589"><net_src comp="567" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="598"><net_src comp="112" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="114" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="590" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="639"><net_src comp="116" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="640"><net_src comp="323" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="641"><net_src comp="329" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="642"><net_src comp="335" pin="3"/><net_sink comp="615" pin=3"/></net>

<net id="643"><net_src comp="341" pin="3"/><net_sink comp="615" pin=4"/></net>

<net id="644"><net_src comp="347" pin="3"/><net_sink comp="615" pin=5"/></net>

<net id="645"><net_src comp="353" pin="3"/><net_sink comp="615" pin=6"/></net>

<net id="646"><net_src comp="359" pin="3"/><net_sink comp="615" pin=7"/></net>

<net id="647"><net_src comp="365" pin="3"/><net_sink comp="615" pin=8"/></net>

<net id="648"><net_src comp="371" pin="3"/><net_sink comp="615" pin=9"/></net>

<net id="649"><net_src comp="377" pin="3"/><net_sink comp="615" pin=10"/></net>

<net id="650"><net_src comp="383" pin="3"/><net_sink comp="615" pin=11"/></net>

<net id="651"><net_src comp="389" pin="3"/><net_sink comp="615" pin=12"/></net>

<net id="652"><net_src comp="395" pin="3"/><net_sink comp="615" pin=13"/></net>

<net id="653"><net_src comp="401" pin="3"/><net_sink comp="615" pin=14"/></net>

<net id="654"><net_src comp="407" pin="3"/><net_sink comp="615" pin=15"/></net>

<net id="655"><net_src comp="413" pin="3"/><net_sink comp="615" pin=16"/></net>

<net id="656"><net_src comp="419" pin="3"/><net_sink comp="615" pin=17"/></net>

<net id="657"><net_src comp="425" pin="3"/><net_sink comp="615" pin=18"/></net>

<net id="658"><net_src comp="431" pin="3"/><net_sink comp="615" pin=19"/></net>

<net id="659"><net_src comp="437" pin="3"/><net_sink comp="615" pin=20"/></net>

<net id="660"><net_src comp="511" pin="2"/><net_sink comp="615" pin=21"/></net>

<net id="667"><net_src comp="118" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="609" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="64" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="120" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="674"><net_src comp="661" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="0" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="557" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="106" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="564" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="689" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="702"><net_src comp="561" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="108" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="138" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="714"><net_src comp="142" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="721"><net_src comp="146" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="728"><net_src comp="150" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="733"><net_src comp="162" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="738"><net_src comp="443" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="743"><net_src comp="465" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="495" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="753"><net_src comp="503" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="760"><net_src comp="557" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="765"><net_src comp="561" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="770"><net_src comp="564" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="775"><net_src comp="698" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="780"><net_src comp="183" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="785"><net_src comp="190" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="790"><net_src comp="197" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="795"><net_src comp="204" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="800"><net_src comp="211" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="805"><net_src comp="218" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="810"><net_src comp="225" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="815"><net_src comp="232" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="820"><net_src comp="239" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="825"><net_src comp="246" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="830"><net_src comp="253" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="835"><net_src comp="260" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="840"><net_src comp="267" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="845"><net_src comp="274" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="850"><net_src comp="281" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="855"><net_src comp="288" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="860"><net_src comp="295" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="865"><net_src comp="302" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="870"><net_src comp="309" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="875"><net_src comp="316" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="880"><net_src comp="615" pin="22"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="885"><net_src comp="675" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="891"><net_src comp="684" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {12 13 14 15 16 17 18 }
 - Input state : 
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_1 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_2 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_3 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_4 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_5 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_6 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_7 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_8 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_9 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_10 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_11 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_12 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_13 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_14 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_15 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_16 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_17 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_18 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_19 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_DRAM | {1 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : zext_ln113 | {1 }
	Port: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : shl_ln116 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten307_load : 1
		icmp_ln113 : 2
		add_ln113_1 : 2
		br_ln113 : 3
		j_load : 1
		i_load : 1
		add_ln113 : 2
		icmp_ln115 : 2
		select_ln113 : 3
		select_ln113_1 : 3
		urem_ln113 : 4
		add_ln115 : 4
		store_ln115 : 3
		store_ln115 : 4
		store_ln115 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln113 : 1
		tmp : 2
		zext_ln113_2 : 3
		mul_ln113_2 : 4
		mul_ln113_1 : 1
	State 8
	State 9
		add_ln116_2 : 1
	State 10
		zext_ln116_3 : 1
		MatC_V_addr : 2
		MatC_V_1_addr : 2
		MatC_V_2_addr : 2
		MatC_V_3_addr : 2
		MatC_V_4_addr : 2
		MatC_V_5_addr : 2
		MatC_V_6_addr : 2
		MatC_V_7_addr : 2
		MatC_V_8_addr : 2
		MatC_V_9_addr : 2
		MatC_V_10_addr : 2
		MatC_V_11_addr : 2
		MatC_V_12_addr : 2
		MatC_V_13_addr : 2
		MatC_V_14_addr : 2
		MatC_V_15_addr : 2
		MatC_V_16_addr : 2
		MatC_V_17_addr : 2
		MatC_V_18_addr : 2
		MatC_V_19_addr : 2
		MatC_V_load : 3
		MatC_V_1_load : 3
		MatC_V_2_load : 3
		MatC_V_3_load : 3
		MatC_V_4_load : 3
		MatC_V_5_load : 3
		MatC_V_6_load : 3
		MatC_V_7_load : 3
		MatC_V_8_load : 3
		MatC_V_9_load : 3
		MatC_V_10_load : 3
		MatC_V_11_load : 3
		MatC_V_12_load : 3
		MatC_V_13_load : 3
		MatC_V_14_load : 3
		MatC_V_15_load : 3
		MatC_V_16_load : 3
		MatC_V_17_load : 3
		MatC_V_18_load : 3
		MatC_V_19_load : 3
	State 11
		zext_ln116_1 : 1
		add_ln116 : 2
		add_ln116_1 : 3
		tmp_2 : 1
		trunc_ln7 : 4
		sext_ln116 : 5
		mem_addr : 6
	State 12
		shl_ln116_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_511         |    0    |   162   |   102   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln113_1_fu_471     |    0    |    0    |    20   |
|          |       add_ln113_fu_483      |    0    |    0    |    14   |
|    add   |       add_ln115_fu_517      |    0    |    0    |    15   |
|          |       add_ln116_fu_604      |    0    |    0    |    64   |
|          |      add_ln116_1_fu_609     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_2_fu_615        |    0    |    0    |   100   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln113_fu_541      |    0    |    0    |    51   |
|          |          grp_fu_698         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |      shl_ln116_1_fu_684     |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln113_fu_465      |    0    |    0    |    12   |
|          |      icmp_ln115_fu_489      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln113_fu_495     |    0    |    0    |    8    |
|          |    select_ln113_1_fu_503    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_689         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  shl_ln116_read_read_fu_150 |    0    |    0    |    0    |
|   read   | zext_ln113_read_read_fu_156 |    0    |    0    |    0    |
|          |  MatC_DRAM_read_read_fu_162 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_168    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln116_write_fu_175  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln113_cast_fu_443   |    0    |    0    |    0    |
|          |     zext_ln113_1_fu_538     |    0    |    0    |    0    |
|          |     zext_ln113_2_fu_557     |    0    |    0    |    0    |
|          |     zext_ln113_3_fu_561     |    0    |    0    |    0    |
|   zext   |      zext_ln116_fu_564      |    0    |    0    |    0    |
|          |     zext_ln116_3_fu_567     |    0    |    0    |    0    |
|          |     zext_ln113_4_fu_590     |    0    |    0    |    0    |
|          |     zext_ln116_1_fu_600     |    0    |    0    |    0    |
|          |     zext_ln116_2_fu_681     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_547         |    0    |    0    |    0    |
|          |       trunc_ln7_fu_661      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln116_3_fu_593     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln116_fu_671      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   162   |   503   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  MatC_DRAM_read_reg_730 |   64   |
|  MatC_V_10_addr_reg_827 |   10   |
|  MatC_V_11_addr_reg_832 |   10   |
|  MatC_V_12_addr_reg_837 |   10   |
|  MatC_V_13_addr_reg_842 |   10   |
|  MatC_V_14_addr_reg_847 |   10   |
|  MatC_V_15_addr_reg_852 |   10   |
|  MatC_V_16_addr_reg_857 |   10   |
|  MatC_V_17_addr_reg_862 |   10   |
|  MatC_V_18_addr_reg_867 |   10   |
|  MatC_V_19_addr_reg_872 |   10   |
|  MatC_V_1_addr_reg_782  |   10   |
|  MatC_V_2_addr_reg_787  |   10   |
|  MatC_V_3_addr_reg_792  |   10   |
|  MatC_V_4_addr_reg_797  |   10   |
|  MatC_V_5_addr_reg_802  |   10   |
|  MatC_V_6_addr_reg_807  |   10   |
|  MatC_V_7_addr_reg_812  |   10   |
|  MatC_V_8_addr_reg_817  |   10   |
|  MatC_V_9_addr_reg_822  |   10   |
|   MatC_V_addr_reg_777   |   10   |
|        i_reg_711        |    7   |
|    icmp_ln113_reg_740   |    1   |
|indvar_flatten307_reg_718|   15   |
|        j_reg_704        |    8   |
|     mem_addr_reg_882    |   32   |
|   mul_ln113_1_reg_772   |   17   |
|  select_ln113_1_reg_750 |    7   |
|   select_ln113_reg_744  |    8   |
|   shl_ln116_1_reg_888   |   32   |
|  shl_ln116_read_reg_725 |    4   |
|      tmp_2_reg_877      |   16   |
|   zext_ln113_2_reg_757  |   10   |
|   zext_ln113_3_reg_762  |   17   |
| zext_ln113_cast_reg_735 |   32   |
|    zext_ln116_reg_767   |   10   |
+-------------------------+--------+
|          Total          |   480  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_168 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_323  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_329  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_335  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_341  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_347  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_353  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_359  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_365  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_371  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_377  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_383  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_389  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_395  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_401  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_407  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_413  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_419  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_425  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_431  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_437  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_511      |  p0  |   2  |   7  |   14   ||    9    |
|      grp_fu_689      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_689      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_698      |  p0  |   2  |   7  |   14   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   452  ||   39.7  ||   216   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   162  |   503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   216  |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   39   |   642  |   719  |
+-----------+--------+--------+--------+--------+
