
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT i2s_addr = axi_gpio_i2s_GPIO_IO, DIR = IO, VEC = [1:0]
 PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk, DIR = O
 PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync, DIR = O
 PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync, DIR = O
 PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e, DIR = O
 PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data, DIR = O, VEC = [15:0]
 PORT i2s_bclk = axi_i2s_adi_0_BCLK_O, DIR = O, SIGIS = CLK
 PORT i2s_lrclk = axi_i2s_adi_0_LRCLK_O, DIR = O, SIGIS = CLK
 PORT i2s_sdata_I = net_i2s_sdata_I, DIR = I
 PORT i2s_sdata_O = axi_i2s_adi_0_SDATA_O, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT
 PORT hdmi_iic_sda = axi_iic_hdmi_Sda, DIR = IO
 PORT hdmi_iic_scl = axi_iic_hdmi_Scl, DIR = IO
 PORT i2s_iic_sda = axi_iic_i2s_Sda, DIR = IO
 PORT i2s_iic_scl = axi_iic_i2s_Scl, DIR = IO
 PORT hdmi_spdif = axi_spdif_tx_0_spdif_tx_o, DIR = O
 PORT i2s_mclk = clock_generator_0_CLKOUT1, DIR = O, SIGIS = CLK, CLK_FREQ = 12288135
 PORT otg_oc = net_otg_oc, DIR = I
 PORT processing_system7_0_GPIO = processing_system7_0_GPIO, DIR = IO, VEC = [51:0]
 PORT VGA_RED_pin = vga_controller_VGA_RED, DIR = O, VEC = [3:0]
 PORT VGA_GRN_pin = vga_controller_VGA_GRN, DIR = O, VEC = [3:0]
 PORT VGA_BLU_pin = vga_controller_VGA_BLU, DIR = O, VEC = [3:0]
 PORT VGA_HSY_pin = vga_controller_VGA_HSY, DIR = O
 PORT VGA_VSY_pin = vga_controller_VGA_VSY, DIR = O


BEGIN bram_block
 PARAMETER INSTANCE = vga_framebuffer1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = vga_framebuffer1_BRAM_PORTA
 BUS_INTERFACE PORTB = vga_controller_VGABRAM1_BUS
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = vga_framebuffer1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP1
 PARAMETER C_S_AXI_BASEADDR = 0x80020000
 PARAMETER C_S_AXI_HIGHADDR = 0x8003FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_4_bram
 BUS_INTERFACE BRAM_PORTA = vga_framebuffer1_BRAM_PORTA
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN bram_block
 PARAMETER INSTANCE = vga_framebuffer0_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = vga_framebuffer0_BRAM_PORTA
 BUS_INTERFACE PORTB = vga_controller_VGABRAM0_BUS
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = vga_framebuffer0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP1
 PARAMETER C_S_AXI_BASEADDR = 0x80000000
 PARAMETER C_S_AXI_HIGHADDR = 0x8001FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_4_bram
 BUS_INTERFACE BRAM_PORTA = vga_framebuffer0_BRAM_PORTA
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN vga_lite
 PARAMETER INSTANCE = vga_controller
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x50000000
 PARAMETER C_HIGHADDR = 0x5000FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE VGABRAM1_BUS = vga_controller_VGABRAM1_BUS
 BUS_INTERFACE VGABRAM0_BUS = vga_controller_VGABRAM0_BUS
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT VGA_PIXCLK = processing_system7_0_FCLK_CLK3
 PORT VGA_RED = vga_controller_VGA_RED
 PORT VGA_GRN = vga_controller_VGA_GRN
 PORT VGA_BLU = vga_controller_VGA_BLU
 PORT VGA_HSY = vga_controller_VGA_HSY
 PORT VGA_VSY = vga_controller_VGA_VSY
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = util_vector_logic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PORT Op1 = net_otg_oc
 PORT Res = util_vector_logic_0_Res
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_0
 PARAMETER HW_VER = 3.00.a
 PORT Dcm_locked = clock_generator_0_LOCKED_0
END

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 166666672
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 25000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_dma_i2s.M_AXI_SG & axi_dma_i2s.M_AXI_MM2S & axi_dma_spdif.M_AXI_SG & axi_dma_spdif.M_AXI_MM2S
 PARAMETER C_NUM_F2P_INTR_INPUTS = 4
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_USE_S_AXI_HP1 = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_vdma_0.M_AXI_MM2S
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 52
 PARAMETER C_USE_M_AXI_GP1 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_2
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_3
 BUS_INTERFACE M_AXI_GP1 = axi_interconnect_4_bram
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & axi_dma_0_mm2s_introut & hdmi_int & axi_iic_hdmi_IIC2INTC_Irpt & axi_dma_i2s_mm2s_introut & axi_dma_0_s2mm_introut & axi_iic_i2s_IIC2INTC_Irpt
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT USB0_VBUS_PWRFAULT = util_vector_logic_0_Res
 PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT GPIO = processing_system7_0_GPIO
 PORT M_AXI_GP1_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK3 = processing_system7_0_FCLK_CLK3
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PARAMETER C_CLKOUT1_FREQ = 12288135
 PORT LOCKED = clock_generator_0_LOCKED_0
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK1
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT RST = net_gnd
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_INCLUDE_MM2S_SF = 0
 PARAMETER C_MM2S_GENLOCK_MODE = 0
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_MM2S_SOF_ENABLE = 0
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_3
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK1
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_fsync = axi_hdmi_tx_16b_0_vdma_fs
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK1
END

BEGIN axi_spdif_tx
 PARAMETER INSTANCE = axi_spdif_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x75c00000
 PARAMETER C_HIGHADDR = 0x75c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_MM2S = axi_dma_spdif_M_AXIS_MM2S
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT spdif_data_clk = clock_generator_0_CLKOUT0
 PORT spdif_tx_o = axi_spdif_tx_0_spdif_tx_o
 PORT ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_4_bram
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_i2s
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41640000
 PARAMETER C_HIGHADDR = 0x4164ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT IIC2INTC_Irpt = axi_iic_i2s_IIC2INTC_Irpt
 PORT Sda = axi_iic_i2s_Sda
 PORT Scl = axi_iic_i2s_Scl
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_hdmi
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Gpo = axi_iic_hdmi_Gpo
 PORT Sda = axi_iic_hdmi_Sda
 PORT Scl = axi_iic_hdmi_Scl
 PORT IIC2INTC_Irpt = axi_iic_hdmi_IIC2INTC_Irpt
END

BEGIN axi_i2s_adi
 PARAMETER INSTANCE = axi_i2s_adi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x77600000
 PARAMETER C_HIGHADDR = 0x7760ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_MM2S = axi_dma_i2s_M_AXIS_MM2S
 BUS_INTERFACE M_AXIS_S2MM = axi_i2s_adi_0_M_AXIS_S2MM
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT BCLK_O = axi_i2s_adi_0_BCLK_O
 PORT LRCLK_O = axi_i2s_adi_0_LRCLK_O
 PORT SDATA_I = net_i2s_sdata_I
 PORT SDATA_O = axi_i2s_adi_0_SDATA_O
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXIS_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_hdmi_tx_16b
 PARAMETER INSTANCE = axi_hdmi_tx_16b_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT hdmi_ref_clk = axi_clkgen_0_clk
 PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk
 PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync
 PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync
 PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e
 PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data
 PORT vdma_clk = processing_system7_0_FCLK_CLK1
 PORT vdma_fs = axi_hdmi_tx_16b_0_vdma_fs
 PORT vdma_fs_ret = axi_vdma_0_mm2s_fsync_out
 PORT vdma_empty = axi_vdma_0_mm2s_buffer_empty
 PORT vdma_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_i2s
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = axi_gpio_i2s_GPIO_IO
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_spdif
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 0
 PARAMETER C_SG_LENGTH_WIDTH = 20
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_BASEADDR = 0x40400000
 PARAMETER C_HIGHADDR = 0x4040ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_SG = axi_interconnect_2
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_2
 BUS_INTERFACE M_AXIS_MM2S = axi_dma_spdif_M_AXIS_MM2S
 PORT m_axi_sg_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_0_mm2s_introut
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_i2s
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 0
 PARAMETER C_SG_LENGTH_WIDTH = 20
 PARAMETER C_BASEADDR = 0x40420000
 PARAMETER C_HIGHADDR = 0x4042ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_SG = axi_interconnect_2
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_2
 BUS_INTERFACE M_AXIS_MM2S = axi_dma_i2s_M_AXIS_MM2S
 BUS_INTERFACE S_AXIS_S2MM = axi_i2s_adi_0_M_AXIS_S2MM
 PORT m_axi_sg_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT s2mm_introut = axi_dma_0_s2mm_introut
 PORT mm2s_introut = axi_dma_i2s_mm2s_introut
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79000000
 PARAMETER C_HIGHADDR = 0x7900ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT clk = axi_clkgen_0_clk
 PORT ref_clk = processing_system7_0_FCLK_CLK2
END

