- 👋 Hi, I’m @pragya21v
- 👀 I’m interested in RTL design using Verilog, System Verilog based UVM testbench,SVA,formal verification, scripting using Perl/tcl
- 🌱 I’m currently learning formal verification 
- 💞️ I’m looking to collaborate on any projects which needs these skills or any other VLSI related stuff
- 📫 How to reach me - Mail me on aashitaverma21@gmail.com

<!---
pragya21v/pragya21v is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
