
---------- Begin Simulation Statistics ----------
final_tick                               164628023840500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829088                       # Number of bytes of host memory used
host_op_rate                                    59745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.56                       # Real time elapsed on the host
host_tick_rate                               81081986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023397                       # Number of seconds simulated
sim_ticks                                 23397196750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       448174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        904635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6440708                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       559585                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6937539                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2697942                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6440708                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3742766                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7094886                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83600                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       379796                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17460191                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11323379                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       559607                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1012432                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19172378                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43790246                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.393696                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.424348                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     38923826     88.89%     88.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1733779      3.96%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       388495      0.89%     93.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936502      2.14%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       401665      0.92%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       220248      0.50%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100686      0.23%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        72613      0.17%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1012432      2.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43790246                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.679435                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.679435                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37630913                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44012509                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2384299                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4773857                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         560767                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1440717                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5275517                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786918                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              968353                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25204                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7094886                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2454210                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43484517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29234357                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1121534                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151618                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2745118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2781542                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.624741                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     46790559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.082080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.521408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38433376     82.14%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           384627      0.82%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           572599      1.22%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           534743      1.14%     85.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           853739      1.82%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964247      2.06%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           367835      0.79%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           381266      0.81%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4298127      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     46790559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       735180                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3711014                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.739499                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11337372                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             968243                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20967116                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6639127                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1450446                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36396598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10369129                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1275972                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34604404                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         234198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2233218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         560767                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2628800                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       567513                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112078                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          852                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1754                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3184243                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       816331                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1754                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       584298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       150882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30246845                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28481650                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684821                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20713662                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.608655                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28630705                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47145628                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23577905                       # number of integer regfile writes
system.switch_cpus.ipc                       0.213701                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.213701                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       339056      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23881784     66.56%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1105      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10622159     29.60%     97.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1036275      2.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35880379                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1347386                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037552                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          292844     21.73%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1011133     75.04%     96.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         43409      3.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36888709                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    120308867                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28481650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55554458                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36396598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35880379                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19156523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       410167                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26467239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     46790559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.766829                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.698129                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35800197     76.51%     76.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3121262      6.67%     83.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1634721      3.49%     86.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1502962      3.21%     89.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1675133      3.58%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1237886      2.65%     96.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       986564      2.11%     98.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       483229      1.03%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       348605      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     46790559                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.766767                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2454233                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       464667                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       525278                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6639127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1450446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20061161                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 46794372                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29253753                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3842128                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3049172                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5867084                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        209506                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     105897152                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41244139                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50226345                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5252792                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          99581                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         560767                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8669014                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28814402                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     56882818                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5055                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6845                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7355952                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6822                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             79190230                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75859907                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       137004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         137004                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             450956                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66266                       # Transaction distribution
system.membus.trans_dist::CleanEvict           381908                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5505                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        450956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1361096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1361096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1361096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            456461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  456461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              456461                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1277158500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2535074250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23397196750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       403801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1019981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20781                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     82856896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               82860864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          467702                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4241024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1424868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1287864     90.38%     90.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 137004      9.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1424868                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1294155000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435648500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       500705                       # number of demand (read+write) hits
system.l2.demand_hits::total                   500705                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       500705                       # number of overall hits
system.l2.overall_hits::total                  500705                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       456394                       # number of demand (read+write) misses
system.l2.demand_misses::total                 456461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       456394                       # number of overall misses
system.l2.overall_misses::total                456461                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  45778956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45784142500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5186500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  45778956000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45784142500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957099                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957099                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.476851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.476851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476888                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85024.590164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100305.779655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100302.419046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85024.590164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100305.779655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100302.419046                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               66266                       # number of writebacks
system.l2.writebacks::total                     66266                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       456394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            456455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       456394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           456455                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4576500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  41215016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41219592500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4576500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  41215016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41219592500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.476851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.476851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476882                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75024.590164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90305.779655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90303.737499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75024.590164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90305.779655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90303.737499                       # average overall mshr miss latency
system.l2.replacements                         467702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       337535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           337535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       337535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       337535                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       117476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        117476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    467180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     467180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.264905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.264905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84864.668483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84864.668483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    412130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    412130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.264905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.264905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74864.668483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74864.668483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5186500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5186500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85024.590164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83653.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4576500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4576500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75024.590164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75024.590164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       485429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            485429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       450889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          450894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45311776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45311776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.481555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100494.303476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100493.189087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       450889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       450889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  40802886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40802886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.481555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90494.303476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90494.303476                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8131.844482                       # Cycle average of tags in use
system.l2.tags.total_refs                     1570335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    467702                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.357555                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.871622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.199366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.769145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7933.997637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992657                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8128878                       # Number of tag accesses
system.l2.tags.data_accesses                  8128878                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29209216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4241024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4241024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       456394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              456461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        66266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       166858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1248406649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1248589919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       166858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           169593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181262057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181262057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181262057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       166858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1248406649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1429851976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    455730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000464358750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4118                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              896017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      456455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66266                       # Number of write requests accepted
system.mem_ctrls.readBursts                    456455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4184                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13762059250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2278955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22308140500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30193.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48943.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15433                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                456455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   95419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       440386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.862175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.533011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    47.077977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       394198     89.51%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37925      8.61%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5646      1.28%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1641      0.37%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          532      0.12%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          249      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       440386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.631374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.725933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.407919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4057     98.52%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           60      1.46%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4118                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.411092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3932     95.48%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.26%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      2.62%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.61%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4118                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29170624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4239040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29213120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4241024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1246.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1248.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23395832500                       # Total gap between requests
system.mem_ctrls.avgGap                      44757.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29166720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4239040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 166857.595878446416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1246590363.437448978424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181177260.049326181412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       456394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2068750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  22306071750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 566999443250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33913.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48874.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8556415.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1567144320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            832926600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1620894240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          171993780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1846378560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10242496440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        359204160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16641038100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        711.240679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    849188250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    781040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21766957750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577325960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838338270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1633453500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          173752920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1846378560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10220960130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        377374080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16667583420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        712.375230                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    896593750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    781040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21719552250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23397186000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2454094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2454104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2454094                       # number of overall hits
system.cpu.icache.overall_hits::total         2454104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2454210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2454221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2454210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2454221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70679.487179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70679.487179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5279000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86540.983607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86540.983607                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2454094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2454104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2454210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2454221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70679.487179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86540.983607                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4908504                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4908504                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3438707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3438709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3438707                       # number of overall hits
system.cpu.dcache.overall_hits::total         3438709                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2070505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2070510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2070505                       # number of overall misses
system.cpu.dcache.overall_misses::total       2070510                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 120671003459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 120671003459                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 120671003459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 120671003459                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5509212                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5509219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5509212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5509219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.375826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.375826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.375826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.375826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58280.952453                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58280.811713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58280.952453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58280.811713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15999742                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          562                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            583275                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.430872                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       337535                       # number of writebacks
system.cpu.dcache.writebacks::total            337535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1113406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1113406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1113406                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1113406                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957099                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52656918525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52656918525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52656918525                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52656918525                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.173727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.173727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55017.211934                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55017.211934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55017.211934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55017.211934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956080                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2825485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2825485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2049614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2049619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 119984964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 119984964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4875099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4875104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.420425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.420426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58540.273681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58540.130873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1112958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1112958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  51997991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51997991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.192131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.192130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55514.502122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55514.502122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    686038959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    686038959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32838.971758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32838.971758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    658927025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    658927025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32232.403512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32232.403512                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164628023840500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.145404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4389787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.591443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.145402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11975542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11975542                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164697504685500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46432                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829220                       # Number of bytes of host memory used
host_op_rate                                    80166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   861.48                       # Real time elapsed on the host
host_tick_rate                               80652550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069481                       # Number of seconds simulated
sim_ticks                                 69480845000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1332002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2664114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19689446                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1682106                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21154913                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8284174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19689446                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11405272                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21612404                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246794                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1127826                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52841017                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34344858                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1682106                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2994289                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59110674                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    129748440                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.399399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.432241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    115138713     88.74%     88.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5180341      3.99%     92.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1143216      0.88%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2827223      2.18%     95.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1202799      0.93%     96.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       687664      0.53%     97.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       350189      0.27%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       224006      0.17%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2994289      2.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    129748440                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.632057                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.632057                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     111225046                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      133656044                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7168714                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14589981                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1685331                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4292618                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16104823                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326264                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2952933                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70884                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21612404                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7471590                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             128947695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               88789451                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3370662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.155528                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8328664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8530968                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638949                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    138961690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.106702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.543622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        113554468     81.72%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1155190      0.83%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1796957      1.29%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1616833      1.16%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2549579      1.83%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2911783      2.10%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1210472      0.87%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1161795      0.84%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13004613      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    138961690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2202075                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11234571                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.746702                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33051770                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2950808                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        63834910                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20264568                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4415435                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    110882664                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30100962                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3804946                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103763005                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         686152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6230291                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1685331                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7387697                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1593199                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       346658                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4704                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9864916                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2483274                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4704                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1729463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          92439438                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86522198                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682850                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63122267                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.622633                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               86972000                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        140398578                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71668769                       # number of integer regfile writes
system.switch_cpus.ipc                       0.215887                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.215887                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1018339      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72532854     67.43%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3310      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30857709     28.69%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3155737      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107567949                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3780450                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035145                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          883572     23.37%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2785700     73.69%     97.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        111178      2.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110330060                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    359179680                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86522198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    169947537                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          110882664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107567949                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59061148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1301640                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81886670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    138961690                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.774083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.710975                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    106228803     76.44%     76.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9178414      6.60%     83.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4896269      3.52%     86.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4512974      3.25%     89.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4904578      3.53%     93.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3691761      2.66%     96.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2972083      2.14%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1466004      1.05%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1110804      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    138961690                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.774083                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7471590                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1365990                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1455390                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20264568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4415435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        59565865                       # number of misc regfile reads
system.switch_cpus.numCycles                138961690                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        87731064                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       10915910                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9161762                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       16104097                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        599114                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     322155175                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125363709                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    152754559                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          15997753                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         305731                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1685331                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24371003                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88484942                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173015340                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14777                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20535                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21837676                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20481                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            237686271                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           231182004                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       410304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         410304                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1315787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       209146                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1122856                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16325                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1315787                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3996226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3996226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3996226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     98640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1332112                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1332112    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1332112                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3822217500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7389868000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  69480845000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1294804                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2905156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    248832256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              248832256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1397614                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13385344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4199960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097692                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3789656     90.23%     90.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 410304      9.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4199960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3888004000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203519000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1470234                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1470234                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1470234                       # number of overall hits
system.l2.overall_hits::total                 1470234                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1332112                       # number of demand (read+write) misses
system.l2.demand_misses::total                1332112                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1332112                       # number of overall misses
system.l2.overall_misses::total               1332112                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 133377124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     133377124000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 133377124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    133377124000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.475356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.475356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.475356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.475356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100124.557094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100124.557094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100124.557094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100124.557094                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              209146                       # number of writebacks
system.l2.writebacks::total                    209146                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1332112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1332112                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1332112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1332112                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 120056004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120056004000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 120056004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120056004000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.475356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.475356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.475356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.475356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90124.557094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90124.557094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90124.557094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90124.557094                       # average overall mshr miss latency
system.l2.replacements                        1397614                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1085658                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1085658                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1085658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1085658                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       344692                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        344692                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        52870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16325                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1374828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1374828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.235927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84216.140888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84216.140888                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1211578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1211578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.235927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74216.140888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74216.140888                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1417364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1417364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1315787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1315787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 132002295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132002295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.481418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100321.933185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100321.933185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1315787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1315787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 118844425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118844425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.481418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90321.933185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90321.933185                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5485435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1405806                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.901986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     223.938483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7968.061517                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.972664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23816382                       # Number of tag accesses
system.l2.tags.data_accesses                 23816382                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69480845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     85255168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85255168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13385344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13385344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1332112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1332112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       209146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             209146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1227031249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227031249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192647974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192647974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192647974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1227031249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1419679222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    209120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1330118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000277618500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2626092                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             196425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1332112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     209146                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1332112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   209146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1994                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             82043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            88025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            84425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39913041000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6650590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64852753500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30007.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48757.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1332112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               209146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  502452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  476131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  272009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   79526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1282763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.796827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.006526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.551146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1140144     88.88%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116213      9.06%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17868      1.39%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5162      0.40%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1872      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          831      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          151      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1282763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.403818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.343078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.691128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            845      6.50%      6.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          6945     53.46%     59.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1795     13.82%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          635      4.89%     78.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          407      3.13%     81.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          381      2.93%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          300      2.31%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          314      2.42%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          265      2.04%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          213      1.64%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          204      1.57%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          159      1.22%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          139      1.07%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          108      0.83%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           81      0.62%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           48      0.37%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           47      0.36%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           25      0.19%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           26      0.20%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           19      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           11      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            7      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            7      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12329     94.90%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      1.23%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              408      3.14%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      0.65%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85127552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  127616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13384064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85255168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13385344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1225.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69481941000                       # Total gap between requests
system.mem_ctrls.avgGap                      45081.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     85127552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13384064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1225194541.027818441391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192629551.353326231241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1332112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       209146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  64852753500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1710958317000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48684.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8180688.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4593654660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2441604330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4764007920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          539267760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5485047360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30298522710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1166099040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        49288203780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        709.378301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2779361750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2320240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64381243250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4565208900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2426481255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4733034600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          552369960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5485047360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30257295750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1200816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49220254305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.400341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2870044750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2320240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64290560250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    92878031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9925684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9925694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9925684                       # number of overall hits
system.cpu.icache.overall_hits::total         9925694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9925800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9925811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9925800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9925811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70679.487179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70679.487179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5279000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86540.983607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86540.983607                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9925684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9925694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9925800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9925811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71288.793103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70679.487179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86540.983607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86540.983607                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.034947                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9925756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160092.838710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19851684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19851684                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14037899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14037901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14037899                       # number of overall hits
system.cpu.dcache.overall_hits::total        14037901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8235695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8235700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8235695                       # number of overall misses
system.cpu.dcache.overall_misses::total       8235700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 476584032062                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 476584032062                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 476584032062                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 476584032062                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22273594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22273601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22273594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22273601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.369752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.369752                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.369752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.369752                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57868.101242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57868.066110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57868.101242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57868.066110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     61269817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2222671                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              57                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.565851                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.070175                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1423193                       # number of writebacks
system.cpu.dcache.writebacks::total           1423193                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4476250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4476250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4476250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4476250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 206269059777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 206269059777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 206269059777                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 206269059777                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.168785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.168785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.168785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.168785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54866.891197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54866.891197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54866.891197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54866.891197                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758426                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11562013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11562013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8145308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8145313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 473773141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 473773141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19707321                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19707326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.413314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.413314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58165.159746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58165.124041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4474476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4474476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 203572366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 203572366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.186267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.186267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55456.737328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55456.737328                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2810891062                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2810891062                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31098.399792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31098.399792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2696693777                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2696693777                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 30432.259115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30432.259115                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164697504685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.577337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17797351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759450                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.734031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.577335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48306652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48306652                       # Number of data accesses

---------- End Simulation Statistics   ----------
