---
course: Logic Design
lecture: Chapter 4 â€“ Combinational Logic (Binary Multiplier, BCD Adder, Decoders, Encoders, Priority Encoder)
date: 2025-11-15
tags:
  - logic-design
  - lecture
  - university
  - notes
---
> [!note] **Overview**
> This lecture develops core combinational logic blocks used in digital systems, including **binary multipliers**, **BCD adders**, **decoders**, **encoders**, and **priority encoders**.  
> Emphasis is placed on structural design, minterm mapping, enable logic, and correctness constraints.

---

# Binary Multiplier  
ğŸŸ¡ Intermediate

## Two-Bit Ã— Two-Bit Binary Multiplier

> [!note]
> Binary multiplication follows the same operational model as decimal multiplication:  
> **Multiply the multiplicand by each bit of the multiplier and shift accordingly.**

Given inputs:
- Multiplicand: **A1 A0**
- Multiplier: **B1 B0**

Partial products:
- **A0B0**, **A0B1**
- **A1B0**, **A1B1**

These enter **AND gates**, then **half adders** to accumulate carry.

## Diagram â€” Two-Bit Multiplier

```mermaid
graph TD
  A1 --> PP10[A1Â·B0]
  A0 --> PP00[A0Â·B0]
  B0 --> PP00
  B0 --> PP10

  A1 --> PP11[A1Â·B1]
  A0 --> PP01[A0Â·B1]
  B1 --> PP01
  B1 --> PP11

  PP10 --> HA1
  PP01 --> HA1
  HA1 --> SUM1
  HA1 --> C1

  C1 --> HA2
  PP11 --> HA2
  HA2 --> SUM2
  HA2 --> C2

  PP00 --> SUM0
```

## Worked Example

> [!example]  
> Multiply **A = 10â‚‚ (2)** and **B = 11â‚‚ (3)**.

Step-by-step:

1. Partial products
    
    - A0B0 = 0Â·1 = **0**
        
    - A0B1 = 0Â·1 = **0**
        
    - A1B0 = 1Â·1 = **1**
        
    - A1B1 = 1Â·1 = **1**
        
2. Add shifted products
    
    - Row1: 00
        
    - Row2: 11 (shifted left)
        
3. Binary addition
    
    ```
      11
    + 00
    ----
      11
    ```
    
4. Result = **11â‚‚ = 3** (correct: 2Ã—3=6 â†’ 110â‚‚ if full bits included)
    

---

# BCD Adder

ğŸŸ¡ Intermediate â†’ ğŸ”´ Advanced (correction rule)

## Core Rule

> [!note]  
> A BCD digit is valid only from **0000â€“1001**.  
> If the 4-bit binary sum exceeds **1001**, add **0110 (6)** to correct the digit.

### Correction Logic

The required correction signal:

$$ C = K + Z_8Z_4 + Z_8Z_2 $$

Where:

- **K** = carry-in
    
- **Zâ‚ˆ, Zâ‚„, Zâ‚‚, Zâ‚** = binary adder outputs
    

## Diagram â€” BCD Adder

```mermaid
graph LR
  A[A3..A0] --> BINADD
  B[B3..B0] --> BINADD
  K[Cin] --> BINADD

  BINADD --> SUM[Z3..Z0]
  SUM --> CORR{Z > 1001 ?}
  CORR --> ADD6[Add 0110]

  ADD6 --> BCDSUM[BCD Sum]
```

## Worked Example (Fully Expanded)

> [!example] **Add 9 (1001) + 7 (0111)**
> 
> 1. Binary addition
>     
>     ```
>        1001
>      + 0111
>      ------
>        10000
>     ```
>     
>     Result = **10000 (16)**
>     
> 2. Lower 4 bits = **0000**, carry = 1  
>     This exceeds 9 â†’ must correct.
>     
> 3. Add 6
>     
>     ```
>        0000
>      + 0110
>      ------
>        0110
>     ```
>     
> 4. Final BCD result = **0001 | 0110** â†’ â€œ16â€
>     
> 

---

# Decoders

ğŸŸ¢ Basic

> [!note]  
> An **n-to-2â¿ decoder** asserts exactly one output high corresponding to the binary input.

## 2Ã—4 Decoder Diagram
![[Pasted image 20251115202918.png]]

```mermaid
graph TD
  A --> D0
  B --> D0
  A --> D1
  B --> D1
  A --> D2
  B --> D2
  A --> D3
  B --> D3

  D0[D0: A'B']
  D1[D1: A'B]
  D2[D2: AB']
  D3[D3: AB]
```

## 3Ã—8 Decoder Diagram (Minterm Generator)
![[Pasted image 20251115202929.png]]
```mermaid
graph TD
  X --> ALL
  Y --> ALL
  Z --> ALL
  subgraph Outputs
    D0
    D1
    D2
    D3
    D4
    D5
    D6
    D7
  end
```

## Decoder Tree (Building Larger Decoders)

### 3Ã—8 from 2Ã—4 + 1Ã—2

```mermaid
graph TD
  Z --> EN0
  Z --> EN1

  EN0[Enable Low Group] --> DLOW
  EN1[Enable High Group] --> DHIGH

  DLOW --> FinalD0
  DLOW --> FinalD1
  DLOW --> FinalD2
  DLOW --> FinalD3

  DHIGH --> FinalD4
  DHIGH --> FinalD5
  DHIGH --> FinalD6
  DHIGH --> FinalD7
```

---

# Logic Implementation Using Decoders

ğŸŸ¡ Intermediate

### Example â€“ Full Adder Implementation

S(x,y,z) = Î£(1,2,4,7)  
C(x,y,z) = Î£(3,5,6,7)

> [!note]  
> Select required minterms from the 3Ã—8 decoder and OR them.

---

# Encoders

ğŸŸ¢ Basic

> [!note]  
> An encoder performs the inverse operation of a decoder: **2â¿ inputs â†’ n outputs**.

### Example: 4Ã—2 Encoder

x = D2 + D3  
y = D1 + D3

Diagram:

```mermaid
graph TD
  D0 --> X
  D1 --> X
  D2 --> X
  D3 --> X
```

---

# Priority Encoders

ğŸŸ¡ Intermediate â†’ ğŸ”´ Advanced

> [!note]  
> When multiple inputs are active, the encoder enforces **priority** (highest-order input wins).

## Problem in Simple Encoder

- If all inputs = 0 â†’ output = 00
    
- If D0 = 1 â†’ also outputs 00
    
- This ambiguity requires a **valid (V)** signal.
    

### 4-Input Priority Encoder Equations

$$  
x = D_2 + D_3  
$$  
$$  
y = D_3 + D_1D'_2  
$$  
$$  
V = D_0 + D_1 + D_2 + D_3  
$$

## Fully Worked Example (Truth Table Resolution)

> [!example]  
> Inputs: **D3=0, D2=1, D1=1, D0=1**

Highest priority = **D2**

1. Determine x  
    x = D2 + D3 = 1 + 0 = **1**
    
2. Determine y  
    y = D3 + D1Â·Dâ€™2  
    = 0 + 1Â·0 = **0**
    
3. Determine V  
    V = 1+1+1 = **1** (valid)
    

Output = **x y = 10**, V = **1**

---

# Continuity with Previous Lectures

This lecture extends the earlier study of **Boolean algebra** and **combinational design** by applying them to practical hardware blocks such as adders and decoders. The minterm-based design aligns with earlier K-map simplification techniques.

---

# ğŸ§© Hands-On Practice

1. Design a 2-bit Ã— 2-bit multiplier using only AND gates and half adders.
    
2. For BCD: Compute **5 + 9** and perform correction.
    
3. Implement a Boolean function using a 3Ã—8 decoder and OR gates.
    
4. Build the truth table of a 4-input priority encoder.
    

---

# Lecture Questions

(Extracted directly)

- â€œAre these all the input combinations?â€ (priority encoder slide)
    

---

# Difficulty Tags Summary

- Binary multiplier â€” ğŸŸ¡
    
- BCD correction â€” ğŸ”´
    
- Decoders â€” ğŸŸ¢
    
- Encoders â€” ğŸŸ¢
    
- Priority Encoder â€” ğŸŸ¡/ğŸ”´
    

---

# Concept Hierarchy Diagram

```mermaid
mindmap
  root((Combinational Logic))
    Binary Multiplier
      AND Gates
      Half Adders
    BCD Adder
      Binary Sum
      Correction Logic
    Decoders
      2x4
      3x8
      Decoder Trees
    Encoders
      Simple Encoders
      Priority Encoders
```

---

# Glossary

- **BCD**: Binary-Coded Decimal.
    
- **Decoder**: Converts n-bit binary to 2â¿ unique outputs.
    
- **Encoder**: Compresses 2â¿ input lines into n outputs.
    
- **Priority Encoder**: Encoder with priority rules.
    
- **Minterm**: Input combination yielding output = 1.
    

---

# Key Takeaways

- Binary multipliers are structured using AND gates + adders.
    
- BCD addition requires correction when >1001.
    
- Decoders generate minterms and can implement entire functions.
    
- Encoders compress inputs; priority encoders add deterministic output selection.
    
- Enable signals allow hierarchical decoder construction.
    

---

# Quick Review Card

**Q:** When must you add 6 in BCD addition?  
**A:** When binary sum > 1001 or there is a carry out.

**Q:** How many outputs does a 4Ã—2 encoder have?  
**A:** Two output bits.

**Q:** What is V in priority encoders?  
**A:** Indicates at least one valid input is active.

**Q:** What does a decoder generate?  
**A:** The 2â¿ minterms of n inputs.

---

# Further Resources

- M. Morris Mano â€“ _Digital Design_
    
- Roth & Kinney â€“ _Fundamentals of Logic Design_
    
- Neso Academy Digital Logic video series