Analysis & Synthesis report for lvds
Mon Aug 07 18:27:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated
 14. Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out
 15. Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:outclock_ddio
 16. Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component
 17. Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated
 18. Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in
 19. Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe
 20. Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe
 21. Parameter Settings for User Entity Instance: lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component
 22. Parameter Settings for User Entity Instance: lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 07 18:27:57 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; lvds                                            ;
; Top-level Entity Name              ; lvds_test                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 96                                              ;
;     Total combinational functions  ; 37                                              ;
;     Dedicated logic registers      ; 84                                              ;
; Total registers                    ; 88                                              ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; lvds_test          ; lvds               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; ip/lvds_tx.v                     ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v                               ;         ;
; ../rtl/lvds_test.v               ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v                                ;         ;
; ip/lvds_rx.v                     ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v                               ;         ;
; altlvds_tx.tdf                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratix_lvds_transmitter.inc     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/lvds_tx_lvds_tx1.v            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v                      ;         ;
; altlvds_rx.tdf                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf                 ;         ;
; stratix_lvds_receiver.inc        ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc      ;         ;
; stratixgx_lvds_receiver.inc      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc    ;         ;
; stratixii_lvds_receiver.inc      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc    ;         ;
; altddio_in.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.inc                 ;         ;
; db/lvds_rx_lvds_rx.v             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v                       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 96                                                                                         ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 37                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 7                                                                                          ;
;     -- 3 input functions                    ; 15                                                                                         ;
;     -- <=2 input functions                  ; 15                                                                                         ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 33                                                                                         ;
;     -- arithmetic mode                      ; 4                                                                                          ;
;                                             ;                                                                                            ;
; Total registers                             ; 88                                                                                         ;
;     -- Dedicated logic registers            ; 84                                                                                         ;
;     -- I/O registers                        ; 8                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 26                                                                                         ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 2                                                                                          ;
;     -- PLLs                                 ; 2                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|fast_clock ;
; Maximum fan-out                             ; 52                                                                                         ;
; Total fan-out                               ; 337                                                                                        ;
; Average fan-out                             ; 1.90                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name                         ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |lvds_test                                                    ; 37 (0)              ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |lvds_test                                                                                                                                 ; lvds_test                           ; work         ;
;    |lvds_rx:lvds_rx|                                          ; 14 (0)              ; 37 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx                                                                                                                 ; lvds_rx                             ; work         ;
;       |altlvds_rx:ALTLVDS_RX_component|                       ; 14 (0)              ; 37 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component                                                                                 ; altlvds_rx                          ; work         ;
;          |lvds_rx_lvds_rx:auto_generated|                     ; 14 (1)              ; 37 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated                                                  ; lvds_rx_lvds_rx                     ; work         ;
;             |lvds_rx_cntr:bitslip_cntr|                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr                        ; lvds_rx_cntr                        ; work         ;
;             |lvds_rx_dffpipe:h_dffpipe|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe                        ; lvds_rx_dffpipe                     ; work         ;
;             |lvds_rx_dffpipe:l_dffpipe|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe                        ; lvds_rx_dffpipe                     ; work         ;
;             |lvds_rx_lvds_ddio_in:ddio_in|                    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in                     ; lvds_rx_lvds_ddio_in                ; work         ;
;             |lvds_rx_mux:h_mux5a|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_mux:h_mux5a                              ; lvds_rx_mux                         ; work         ;
;             |lvds_rx_mux:l_mux6a|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_mux:l_mux6a                              ; lvds_rx_mux                         ; work         ;
;    |lvds_tx:lvds_tx|                                          ; 23 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx                                                                                                                 ; lvds_tx                             ; work         ;
;       |altlvds_tx:ALTLVDS_TX_component|                       ; 23 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component                                                                                 ; altlvds_tx                          ; work         ;
;          |lvds_tx_lvds_tx1:auto_generated|                    ; 23 (6)              ; 47 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated                                                 ; lvds_tx_lvds_tx1                    ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_cntr:cntr13|            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr13            ; lvds_tx_lvds_tx1_lvds_tx_cntr       ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2             ; lvds_tx_lvds_tx1_lvds_tx_cntr       ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out      ; lvds_tx_lvds_tx1_lvds_tx_ddio_out   ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_ddio_out:outclock_ddio| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:outclock_ddio ; lvds_tx_lvds_tx1_lvds_tx_ddio_out   ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg23| ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg23 ; lvds_tx_lvds_tx1_lvds_tx_shift_reg1 ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg24| ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg24 ; lvds_tx_lvds_tx1_lvds_tx_shift_reg1 ; work         ;
;             |lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift| ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift ; lvds_tx_lvds_tx1_lvds_tx_shift_reg  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; ALTLVDS_RX   ; 18.1    ; N/A          ; N/A          ; |lvds_test|lvds_rx:lvds_rx ; ip/lvds_rx.v    ;
; Altera ; ALTLVDS_TX   ; 18.1    ; N/A          ; N/A          ; |lvds_test|lvds_tx:lvds_tx ; ip/lvds_tx.v    ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; yes                                                              ; yes                                        ;
; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; yes                                                              ; yes                                        ;
; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; no                                                               ; yes                                        ;
; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; no                                                               ; yes                                        ;
; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; no                                                               ; yes                                        ;
; Total number of protected registers is 5                                                                                       ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift|shift_reg[6,7] ; Stuck at GND due to stuck port data_in                                                                   ;
; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                    ; Merged with lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe12a ;
; Total Number of Removed Registers = 3                                                                                                          ;                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift|shift_reg[7] ; Stuck at GND              ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift|shift_reg[6] ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 84    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; OFF   ; -    ; lvds_tx_pll                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                 ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                  ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:outclock_ddio ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------+
; Assignment                 ; Value ; From ; To                         ;
+----------------------------+-------+------+----------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                          ;
+----------------------------+-------+------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
; AUTO_MERGE_PLLS                 ; OFF   ; -    ; lvds_rx_pll                                          ;
+---------------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                       ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                 ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                     ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                     ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+------------------+---------------------------------------------+
; Parameter Name              ; Value            ; Type                                        ;
+-----------------------------+------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON               ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF              ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS         ; ON               ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF              ; IGNORE_CASCADE                              ;
; NUMBER_OF_CHANNELS          ; 1                ; Signed Integer                              ;
; DESERIALIZATION_FACTOR      ; 8                ; Signed Integer                              ;
; REGISTERED_INPUT            ; TX_CORECLK       ; Untyped                                     ;
; MULTI_CLOCK                 ; OFF              ; Untyped                                     ;
; INCLOCK_PERIOD              ; 100000           ; Signed Integer                              ;
; OUTCLOCK_DIVIDE_BY          ; 4                ; Signed Integer                              ;
; INCLOCK_BOOST               ; 0                ; Signed Integer                              ;
; CENTER_ALIGN_MSB            ; UNUSED           ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY      ; Cyclone IV E     ; Untyped                                     ;
; DEVICE_FAMILY               ; Cyclone IV E     ; Untyped                                     ;
; OUTPUT_DATA_RATE            ; 80               ; Signed Integer                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED     ; Untyped                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED     ; Untyped                                     ;
; INCLOCK_PHASE_SHIFT         ; 0                ; Signed Integer                              ;
; OUTCLOCK_PHASE_SHIFT        ; 0                ; Signed Integer                              ;
; COMMON_RX_TX_PLL            ; OFF              ; Untyped                                     ;
; OUTCLOCK_RESOURCE           ; AUTO             ; Untyped                                     ;
; USE_EXTERNAL_PLL            ; OFF              ; Untyped                                     ;
; PREEMPHASIS_SETTING         ; 0                ; Signed Integer                              ;
; VOD_SETTING                 ; 0                ; Signed Integer                              ;
; DIFFERENTIAL_DRIVE          ; 0                ; Signed Integer                              ;
; CORECLOCK_DIVIDE_BY         ; 2                ; Signed Integer                              ;
; ENABLE_CLK_LATENCY          ; OFF              ; Untyped                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 50               ; Signed Integer                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO             ; Untyped                                     ;
; IMPLEMENT_IN_LES            ; ON               ; Untyped                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF              ; Untyped                                     ;
; CBXI_PARAMETER              ; lvds_tx_lvds_tx1 ; Untyped                                     ;
+-----------------------------+------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+-----------------+-------------------------------------+
; Parameter Name                       ; Value           ; Type                                ;
+--------------------------------------+-----------------+-------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON              ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                 ; OFF             ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                  ; ON              ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS               ; OFF             ; IGNORE_CASCADE                      ;
; NUMBER_OF_CHANNELS                   ; 1               ; Signed Integer                      ;
; DESERIALIZATION_FACTOR               ; 8               ; Signed Integer                      ;
; REGISTERED_OUTPUT                    ; ON              ; Untyped                             ;
; INCLOCK_PERIOD                       ; 100000          ; Signed Integer                      ;
; INCLOCK_BOOST                        ; 0               ; Signed Integer                      ;
; CDS_MODE                             ; UNUSED          ; Untyped                             ;
; INTENDED_DEVICE_FAMILY               ; Cyclone IV E    ; Untyped                             ;
; DEVICE_FAMILY                        ; Cyclone IV E    ; Untyped                             ;
; PORT_RX_DATA_ALIGN                   ; PORT_USED       ; Untyped                             ;
; INPUT_DATA_RATE                      ; 80              ; Signed Integer                      ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED    ; Untyped                             ;
; INCLOCK_PHASE_SHIFT                  ; 0               ; Signed Integer                      ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON              ; Untyped                             ;
; COMMON_RX_TX_PLL                     ; OFF             ; Untyped                             ;
; ENABLE_DPA_MODE                      ; OFF             ; Untyped                             ;
; ENABLE_DPA_FIFO                      ; ON              ; Untyped                             ;
; USE_DPLL_RAWPERROR                   ; OFF             ; Untyped                             ;
; USE_CORECLOCK_INPUT                  ; OFF             ; Untyped                             ;
; DPLL_LOCK_COUNT                      ; 0               ; Signed Integer                      ;
; DPLL_LOCK_WINDOW                     ; 0               ; Signed Integer                      ;
; OUTCLOCK_RESOURCE                    ; AUTO            ; Untyped                             ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE     ; Untyped                             ;
; DATA_ALIGN_ROLLOVER                  ; 4               ; Signed Integer                      ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF             ; Untyped                             ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON              ; Untyped                             ;
; USE_EXTERNAL_PLL                     ; OFF             ; Untyped                             ;
; IMPLEMENT_IN_LES                     ; ON              ; Untyped                             ;
; BUFFER_IMPLEMENTATION                ; RAM             ; Untyped                             ;
; DPA_INITIAL_PHASE_VALUE              ; 0               ; Signed Integer                      ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF             ; Untyped                             ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF             ; Untyped                             ;
; ENABLE_SOFT_CDR_MODE                 ; OFF             ; Untyped                             ;
; PLL_OPERATION_MODE                   ; NORMAL          ; Untyped                             ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF             ; Untyped                             ;
; SIM_DPA_NET_PPM_VARIATION            ; 0               ; Signed Integer                      ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0               ; Signed Integer                      ;
; USE_NO_PHASE_SHIFT                   ; ON              ; Untyped                             ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED     ; Untyped                             ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF             ; Untyped                             ;
; X_ON_BITSLIP                         ; ON              ; Untyped                             ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF             ; Untyped                             ;
; CBXI_PARAMETER                       ; lvds_rx_lvds_rx ; Untyped                             ;
+--------------------------------------+-----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ddio_out   ; 2                           ;
; cycloneiii_ff         ; 84                          ;
;     ENA               ; 21                          ;
;     plain             ; 63                          ;
; cycloneiii_lcell_comb ; 37                          ;
;     arith             ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;     normal            ; 33                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 7                           ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 07 18:27:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v
    Info (12023): Found entity 1: lvds_tx_tb File: H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip/lvds_tx.v
    Info (12023): Found entity 1: lvds_tx File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v
    Info (12023): Found entity 1: lvds_test File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/lvds_rx.v
    Info (12023): Found entity 1: lvds_rx File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v
    Info (12023): Found entity 1: lvds_test_tb File: H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/rx_pll.v
    Info (12023): Found entity 1: rx_pll File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at lvds_test_tb.v(34): created implicit net for "rx_outclock" File: H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v Line: 34
Info (12127): Elaborating entity "lvds_test" for the top level hierarchy
Info (12128): Elaborating entity "lvds_tx" for hierarchy "lvds_tx:lvds_tx" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 24
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
Info (12130): Elaborated megafunction instantiation "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
Info (12133): Instantiated megafunction "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "80.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "8"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "100000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_tx"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "4"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "80"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx1.v
    Info (12023): Found entity 1: lvds_tx_lvds_tx1_lvds_tx_ddio_out File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 34
    Info (12023): Found entity 2: lvds_tx_lvds_tx1_lvds_tx_cmpr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 92
    Info (12023): Found entity 3: lvds_tx_lvds_tx1_lvds_tx_cntr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 134
    Info (12023): Found entity 4: lvds_tx_lvds_tx1_lvds_tx_shift_reg File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 245
    Info (12023): Found entity 5: lvds_tx_lvds_tx1_lvds_tx_shift_reg1 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 291
    Info (12023): Found entity 6: lvds_tx_lvds_tx1 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 334
Info (12128): Elaborating entity "lvds_tx_lvds_tx1" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Warning (10036): Verilog HDL or VHDL warning at lvds_tx_lvds_tx1.v(357): object "dffe19a" assigned a value but never read File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 357
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_ddio_out" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 393
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_cmpr" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 506
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_cntr" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr13" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 521
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_shift_reg" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:outclk_shift" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 533
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_shift_reg1" for hierarchy "lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg1:shift_reg23" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v Line: 540
Info (12128): Elaborating entity "lvds_rx" for hierarchy "lvds_rx:lvds_rx" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 33
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
Info (12130): Elaborated megafunction instantiation "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
Info (12133): Instantiated megafunction "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "80.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "8"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "100000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "80"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_rx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_USED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 5 design units, including 5 entities, in source file db/lvds_rx_lvds_rx.v
    Info (12023): Found entity 1: lvds_rx_lvds_ddio_in File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 34
    Info (12023): Found entity 2: lvds_rx_dffpipe File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 97
    Info (12023): Found entity 3: lvds_rx_cntr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 143
    Info (12023): Found entity 4: lvds_rx_mux File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 277
    Info (12023): Found entity 5: lvds_rx_lvds_rx File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 318
Info (12128): Elaborating entity "lvds_rx_lvds_rx" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "lvds_rx_lvds_ddio_in" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 375
Info (12128): Elaborating entity "lvds_rx_dffpipe" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 434
Info (12128): Elaborating entity "lvds_rx_cntr" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 444
Info (12128): Elaborating entity "lvds_rx_mux" for hierarchy "lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_mux:h_mux5a" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v Line: 449
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 2 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 126 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 96 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Mon Aug 07 18:27:57 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


