{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703679872637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703679872637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:24:32 2023 " "Processing started: Wed Dec 27 19:24:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703679872637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703679872637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703679872637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703679873032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "modules/Register.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "modules/RAM.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "modules/Processor.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCore " "Found entity 1: MultiCore" {  } { { "modules/MultiCore.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/iszeroreg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/iszeroreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 isZeroReg " "Found entity 1: isZeroReg" {  } { { "modules/isZeroReg.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/isZeroReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/insmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/insmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsMemory " "Found entity 1: InsMemory" {  } { { "modules/InsMemory.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/InsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/incregister.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/incregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 incRegister " "Found entity 1: incRegister" {  } { { "modules/incRegister.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/incRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "modules/DataMemory.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "modules/ControlUnit.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "modules/Bus.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679873099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679873099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703679873163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCore MultiCore:multi_core_processor " "Elaborating entity \"MultiCore\" for hierarchy \"MultiCore:multi_core_processor\"" {  } { { "modules/Top.v" "multi_core_processor" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor MultiCore:multi_core_processor\|Processor:core\[0\].CPU " "Elaborating entity \"Processor\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\"" {  } { { "modules/MultiCore.v" "core\[0\].CPU" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ControlUnit:controlUnit\"" {  } { { "modules/Processor.v" "controlUnit" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\"" {  } { { "modules/Processor.v" "alu" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Bus:bus\"" {  } { { "modules/Processor.v" "bus" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Register:AR " "Elaborating entity \"Register\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Register:AR\"" {  } { { "modules/Processor.v" "AR" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incRegister MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|incRegister:PC " "Elaborating entity \"incRegister\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|incRegister:PC\"" {  } { { "modules/Processor.v" "PC" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Register:IR " "Elaborating entity \"Register\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|Register:IR\"" {  } { { "modules/Processor.v" "IR" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incRegister MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|incRegister:RC " "Elaborating entity \"incRegister\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|incRegister:RC\"" {  } { { "modules/Processor.v" "RC" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isZeroReg MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|isZeroReg:Z " "Elaborating entity \"isZeroReg\" for hierarchy \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|isZeroReg:Z\"" {  } { { "modules/Processor.v" "Z" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsMemory InsMemory:IM " "Elaborating entity \"InsMemory\" for hierarchy \"InsMemory:IM\"" {  } { { "modules/Top.v" "IM" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "modules/Top.v" "DM" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873239 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.v(31) " "Verilog HDL warning at DataMemory.v(31): ignoring unsupported system task" {  } { { "modules/DataMemory.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/DataMemory.v" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1703679873240 "|Top|DataMemory:DM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataOut AR 11 12 " "Port \"dataOut\" on the entity instantiation of \"AR\" is connected to a signal of width 11. The formal width of the signal in the module is 12.  The extra bits will be left dangling without any fan-out logic." {  } { { "modules/Processor.v" "AR" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 59 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1703679873285 "|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataOut AR 11 12 " "Port \"dataOut\" on the entity instantiation of \"AR\" is connected to a signal of width 11. The formal width of the signal in the module is 12.  The extra bits will be left dangling without any fan-out logic." {  } { { "modules/Processor.v" "AR" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 59 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1703679873287 "|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR"}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "DataMemory:DM\|memory " "Created node \"DataMemory:DM\|memory\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "modules/DataMemory.v" "memory" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/DataMemory.v" 20 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1703679873546 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:DM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:DM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_DataMemory_a159ece6.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_DataMemory_a159ece6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703679873921 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703679873921 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703679873921 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|Mult0\"" {  } { { "modules/ALU.v" "Mult0" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679873922 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|Mult0\"" {  } { { "modules/ALU.v" "Mult0" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679873922 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|Mult0\"" {  } { { "modules/ALU.v" "Mult0" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679873922 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703679873922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:DM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"DataMemory:DM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_DataMemory_a159ece6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_DataMemory_a159ece6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679873983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703679873983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9391 " "Found entity 1: altsyncram_9391" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679874036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679874036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"MultiCore:multi_core_processor\|Processor:core\[0\].CPU\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703679874070 ""}  } { { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703679874070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d8t " "Found entity 1: mult_d8t" {  } { { "db/mult_d8t.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/mult_d8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703679874118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703679874118 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a14 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a15 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a16 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a17 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 376 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a18 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a19 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a20 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a21 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a22 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a23 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a24 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a25 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a26 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 556 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a27 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a28 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a29 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a30 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a31 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a32 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a33 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a34 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a35 " "Synthesized away node \"DataMemory:DM\|altsyncram:memory_rtl_0\|altsyncram_9391:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_9391.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/altsyncram_9391.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1703679874263 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1 " "Synthesized away node \"MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1\"" {  } { { "db/mult_d8t.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/mult_d8t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } } { "modules/Processor.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 45 0 0 } } { "modules/MultiCore.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 42 0 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|ALU:alu|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2 " "Synthesized away node \"MultiCore:multi_core_processor\|Processor:core\[2\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2\"" {  } { { "db/mult_d8t.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/mult_d8t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } } { "modules/Processor.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 45 0 0 } } { "modules/MultiCore.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 42 0 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|ALU:alu|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1 " "Synthesized away node \"MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1\"" {  } { { "db/mult_d8t.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/mult_d8t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } } { "modules/Processor.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 45 0 0 } } { "modules/MultiCore.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 42 0 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|ALU:alu|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2 " "Synthesized away node \"MultiCore:multi_core_processor\|Processor:core\[1\].CPU\|ALU:alu\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2\"" {  } { { "db/mult_d8t.tdf" "" { Text "F:/lession/TapVerilog/MulticoreCPU/db/mult_d8t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app/quartusii/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "modules/ALU.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/ALU.v" 24 -1 0 } } { "modules/Processor.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Processor.v" 45 0 0 } } { "modules/MultiCore.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/MultiCore.v" 42 0 0 } } { "modules/Top.v" "" { Text "F:/lession/TapVerilog/MulticoreCPU/modules/Top.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679874263 "|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|ALU:alu|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1703679874263 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1703679874263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703679874334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703679875005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703679875230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703679875230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "536 " "Implemented 536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703679875329 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703679875329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703679875329 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703679875329 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1703679875329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703679875329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703679875368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:24:35 2023 " "Processing ended: Wed Dec 27 19:24:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703679875368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703679875368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703679875368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703679875368 ""}
