# Square-Generator
This repository consists of the RTL design and related essentials of Square Generator written in Verilog.
