[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierBitSelect/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/HierBitSelect/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierBitSelect/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              13
ContAssign                                             3
Design                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
PartSelect                                             2
SourceFile                                             1
VarSelect                                              2
------------------------------------------------------------
Total:                                                25
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierBitSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:work@dut
  |vpiImportTypespec:
  \_Net: (work@dut.mido_bytes_in), line:3:8, endln:3:30
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:mido_bytes_in
    |vpiFullName:work@dut.mido_bytes_in
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.state_d), line:4:8, endln:4:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:state_d
    |vpiFullName:work@dut.state_d
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.state_d1), line:5:17, endln:5:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:state_d1
    |vpiFullName:work@dut.state_d1
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.mido_bytes_in), line:3:8, endln:3:30
  |vpiNet:
  \_Net: (work@dut.state_d), line:4:8, endln:4:29
  |vpiNet:
  \_Net: (work@dut.state_d1), line:5:17, endln:5:22
  |vpiContAssign:
  \_ContAssign: , line:3:8, endln:3:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:3:33, endln:3:37
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:37
      |vpiName:mido_bytes_in
      |vpiFullName:work@dut.mido_bytes_in
      |vpiActual:
      \_Net: (work@dut.mido_bytes_in), line:3:8, endln:3:30
      |vpiIndex:
      \_Constant: , line:3:22, endln:3:23
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:3:25, endln:3:26
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:3:28, endln:3:29
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:4:8, endln:4:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:4:32, endln:4:43
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:43
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:43
      |vpiName:state_d
      |vpiFullName:work@dut.state_d
      |vpiActual:
      \_Net: (work@dut.state_d), line:4:8, endln:4:29
      |vpiIndex:
      \_Constant: , line:4:16, endln:4:17
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:4:22, endln:4:23
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiIndex:
      \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiName:state_d
        |vpiFullName:work@dut.state_d.state_d
        |vpiDefName:state_d
        |vpiActual:
        \_Net: (work@dut.state_d), line:4:8, endln:4:29
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:4:25, endln:4:26
          |vpiParent:
          \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:4:27, endln:4:28
          |vpiParent:
          \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:5:8, endln:5:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:5:26, endln:5:37
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:37
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:37
      |vpiName:state_d1
      |vpiFullName:work@dut.state_d1
      |vpiDefName:state_d1
      |vpiActual:
      \_Net: (work@dut.state_d1), line:5:17, endln:5:22
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:5:17, endln:5:19
        |vpiParent:
        \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:22
        |vpiParent:
        \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
