<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>ssa_cleaner<hr>
Summary:<br>Basic blocks<br>
* id -> next | reachable<br>
0-> 1 2| 1 2 3 4 5 6<br>
1-> 3| 2 3 4 5 6<br>
2-> 6| 6<br>
3-> 4 5| 2 3 4 5 6<br>
4-> 2| 2 6<br>
5-> 3| 2 3 4 5 6<br>
6-> 6| 6<br>
<br>
Data flow analysys<br>
Defs<br>
bb0<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>
bb1<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>
bb2<br>
bb3<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>
bb4<br>
bb5<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>
bb6<br>

Kills<br>bb2<br>bb3<br>bb4<br>bb5<br>bb6<br>bb0<br>bb1<br>Reaches<br>bb2<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>bb3<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>bb4<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>bb5<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>bb6<br>-&gt var:reg_t3_v1 (insn103 st50 bb3)<br>-&gt var:reg_t2_v3 (insn105 st50 bb3)<br>-&gt var:reg_t4_v2 (insn107 st50 bb3)<br>-&gt var:reg_t6_v23 (insn78 st52 bb3)<br>-&gt var:reg_t2_v8 (insn83 st55 bb5)<br>-&gt var:reg_t8_v27 (insn85 st55 bb5)<br>-&gt var:reg_t3_v7 (insn87 st56 bb5)<br>-&gt var:reg_t4_v5 (insn89 st56 bb5)<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br>-&gt var:r9_main_v18 (insn8 st13 bb1)<br>-&gt var:reg_t2_v9 (insn67 st13 bb1)<br>-&gt var:reg_t3_v6 (insn70 st13 bb1)<br>-&gt var:reg_t4_v4 (insn73 st13 bb1)<br>bb0<br>bb1<br>-&gt var:r7_main_v15 (insn4 st3 bb0)<br>-&gt var:reg_t1_v16 (insn5 st5 bb0)<br>-&gt var:r6_main_v17 (insn6 st7 bb0)<br><br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r5_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r7_main</td><td>int:0</td><td></td> </tr>
 <tr>  <td>normal</td><td>r6_main</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r9_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r14_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v5</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v10</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r5_main_v14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r7_main_v15</td><td>int:0</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v16</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r6_main_v17</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r9_main_v18</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v19</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v20</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v21</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v22</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v23</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v24</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r14_main_v25</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v26</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8_v27</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t11</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 27states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>eq:5<br>inputs:<br>int:0<br>int:0<br>outputs:<br>enum:2<br>shared</th><th>inv:6<br>shared</th><th>gt:8<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:11</th><th>selector:12<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0(0,1:0,)  </th><td>next:<br>3<br>id:96<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(0)</td> </tr>
 <tr class=odd>
  <th>s3(1,1:0,)  </th><td>next:<br>5<br>id:15<br></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r7_main_v15<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(1)</td> </tr>
 <tr class=even>
  <th>s5(1,1:0,)  </th><td>next:<br>7<br>id:17<br></td><td></td><td></td><td>inputs:<br>var:r7_main_v15<br>const:0<br>outputs:<br>var:reg_t1_v16<br>id:5<br></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(2)</td> </tr>
 <tr class=odd>
  <th>s7(1,1:0,)  </th><td>next:<br>8<br>id:19<br></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v16<br>outputs:<br>var:r6_main_v17<br>id:6<br></td><td></td><td></td><td></td><td></td><td>,bb_id=0(3)</td> </tr>
 <tr class=even>
  <th>s8(1,1:0,)  </th><td>next:<br>10<br>id:20<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(4)</td> </tr>
 <tr class=odd>
  <th>s10(1,1:0,)  </th><td>next:<br>11<br>id:22<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(5)</td> </tr>
 <tr class=even>
  <th>s11(1,1:0,)  </th><td>next:<br>12<br>id:23<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(6)</td> </tr>
 <tr class=odd>
  <th>s12(1,2:0,)  </th><td>inputs:<br>var:r6_main_v17<br>next:<br>13<br>22<br>id:7<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(7)</td> </tr>
 <tr class=even>
  <th>s13(1,1:1,)  </th><td>next:<br>15<br>id:24<br></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t2_v9<br>id:67<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:70<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t4_v4<br>id:73<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:108<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:112<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t11<br>id:114<br></td><td>inputs:<br>const:1<br>outputs:<br>var:r9_main_v18<br>id:8<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(0)</td> </tr>
 <tr class=odd>
  <th>s15(1,1:1,)  </th><td>next:<br>45<br>id:26<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(1)</td> </tr>
 <tr class=even>
  <th>s20(1,1:4,)  </th><td>next:<br>21<br>id:31<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(1)</td> </tr>
 <tr class=odd>
  <th>s21(1,1:4,)  </th><td>next:<br>22<br>id:32<br></td><td></td><td>inputs:<br>const:2<br>var:reg_t2_v3<br>id:12<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(2)</td> </tr>
 <tr class=even>
  <th>s22(2,1:2,)  </th><td>next:<br>63<br>id:97<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=2(0)</td> </tr>
 <tr class=odd>
  <th>s63(2,1:6,)  </th><td>next:<br>63<br>id:100<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=6(0)</td> </tr>
 <tr class=even>
  <th>s45(1,1:1,)  </th><td>next:<br>47<br>id:68<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(2)</td> </tr>
 <tr class=odd>
  <th>s47(1,1:1,)  </th><td>next:<br>49<br>id:71<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(3)</td> </tr>
 <tr class=even>
  <th>s49(1,1:1,)  </th><td>next:<br>50<br>id:74<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(4)</td> </tr>
 <tr class=odd>
  <th>s50(2,1:3,)  </th><td>next:<br>64<br>id:75<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t3_v6<br>var:reg_t3_v7<br>var:reg_t9<br>outputs:<br>var:reg_t3_v1<br>id:110<br><hr>inputs:<br>var:reg_t2_v8<br>var:reg_t2_v9<br>var:reg_t10<br>outputs:<br>var:reg_t2_v3<br>id:113<br><hr>inputs:<br>var:reg_t4_v4<br>var:reg_t4_v5<br>var:reg_t11<br>outputs:<br>var:reg_t4_v2<br>id:116<br></td><td>,bb_id=3(0)</td> </tr>
 <tr class=even>
  <th>s64(1,1:3,)  </th><td>next:<br>52<br>id:101<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(1)</td> </tr>
 <tr class=odd>
  <th>s52(1,1:3,)  </th><td>next:<br>53<br>id:79<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:r9_main_v18<br>var:reg_t4_v2<br>outputs:<br>var:reg_t6_v23<br>id:78<br></td><td></td><td></td><td></td><td>,bb_id=3(2)</td> </tr>
 <tr class=even>
  <th>s53(1,2:3,)  </th><td>inputs:<br>var:reg_t6_v23<br>next:<br>54<br>61<br>id:80<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(3)</td> </tr>
 <tr class=odd>
  <th>s54(1,1:5,)  </th><td>next:<br>55<br>id:82<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=5(0)</td> </tr>
 <tr class=even>
  <th>s55(1,1:5,)  </th><td>next:<br>56<br>id:84<br></td><td>inputs:<br>var:reg_t3_v1<br>outputs:<br>var:reg_t2_v8<br>id:83<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:111<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t3_v1<br>var:reg_t2_v3<br>outputs:<br>var:reg_t8_v27<br>id:85<br></td><td></td><td></td><td>,bb_id=5(1)</td> </tr>
 <tr class=odd>
  <th>s56(1,1:5,)  </th><td>next:<br>57<br>id:86<br></td><td>inputs:<br>var:reg_t8_v27<br>outputs:<br>var:reg_t3_v7<br>id:87<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:109<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t11<br>id:115<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t4_v2<br>const:1<br>outputs:<br>var:reg_t4_v5<br>id:89<br></td><td></td><td></td><td>,bb_id=5(2)</td> </tr>
 <tr class=even>
  <th>s57(1,1:5,)  </th><td>next:<br>58<br>id:88<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=5(3)</td> </tr>
 <tr class=odd>
  <th>s58(1,1:5,)  </th><td>next:<br>50<br>id:90<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=5(4)</td> </tr>
 <tr class=even>
  <th>s61(1,1:4,)  </th><td>next:<br>20<br>id:94<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=4(0)</td> </tr>
</table></body></html>
