#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000271d22e1da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000271d1fce820 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
P_00000271d1fce9b0 .param/l "INCREMENT" 0 3 12, +C4<00000001>;
P_00000271d1fce9e8 .param/l "LEARNING_RATE_A" 0 3 6, +C4<00000000000000000000000000010000>;
P_00000271d1fcea20 .param/l "LEARNING_RATE_B" 0 3 7, +C4<00000000000000000000000000010000>;
P_00000271d1fcea58 .param/l "LEARNING_RATE_C" 0 3 8, +C4<00000000000000000000000000010000>;
P_00000271d1fcea90 .param/l "LEARNING_RATE_D" 0 3 9, +C4<00000000000000000000000000000001>;
P_00000271d1fceac8 .param/l "LOWER_CONV_BOUND" 0 3 10, +C4<11111111111111111111111111000000>;
P_00000271d1fceb00 .param/l "NUM_ITERATIONS" 0 3 5, +C4<00000000000000000000000000110010>;
P_00000271d1fceb38 .param/l "UPPER_CONV_BOUND" 0 3 11, +C4<00000000000000000000000001000000>;
v00000271d2390020_0 .var/s "a_input", 7 0;
v00000271d238f800_0 .var/s "a_input_buffer", 7 0;
v00000271d238ef40_0 .net/s "a_min_out", 7 0, L_00000271d2432310;  1 drivers
v00000271d2390660_0 .var/s "b_input", 7 0;
v00000271d238e0e0_0 .var/s "b_input_buffer", 7 0;
v00000271d238f760_0 .net/s "b_min_out", 7 0, L_00000271d2432f90;  1 drivers
v00000271d2390200_0 .var/s "c_input", 7 0;
v00000271d238e040_0 .var/s "c_input_buffer", 7 0;
v00000271d238e180_0 .net/s "c_min_out", 7 0, L_00000271d2434070;  1 drivers
v00000271d238efe0_0 .var "clk", 0 0;
v00000271d238f940_0 .var/s "d_input", 7 0;
v00000271d238ecc0_0 .var/s "d_input_buffer", 7 0;
v00000271d238e540_0 .net/s "d_min_out", 7 0, L_00000271d2431f50;  1 drivers
v00000271d238e680_0 .net "done_op", 0 0, v00000271d238c9c0_0;  1 drivers
v00000271d238f580_0 .var "rst_n", 0 0;
v00000271d238ea40_0 .var "start_op", 0 0;
v00000271d238f080_0 .net/s "z_min", 31 0, v00000271d238eae0_0;  1 drivers
S_00000271d2047400 .scope begin, "$unm_blk_59" "$unm_blk_59" 3 69, 3 69 0, S_00000271d1fce820;
 .timescale -9 -12;
v00000271d227ad60_0 .var/i "i", 31 0;
E_00000271d2250650 .event anyedge, v00000271d238c9c0_0;
S_00000271d202d830 .scope module, "uut" "GrDes" 3 46, 4 1 0, S_00000271d1fce820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_op";
    .port_info 3 /INPUT 8 "a_initial";
    .port_info 4 /INPUT 8 "b_initial";
    .port_info 5 /INPUT 8 "c_initial";
    .port_info 6 /INPUT 8 "d_initial";
    .port_info 7 /OUTPUT 32 "z_min";
    .port_info 8 /OUTPUT 8 "final_a_at_min";
    .port_info 9 /OUTPUT 8 "final_b_at_min";
    .port_info 10 /OUTPUT 8 "final_c_at_min";
    .port_info 11 /OUTPUT 8 "final_d_at_min";
    .port_info 12 /OUTPUT 1 "done_op";
P_00000271d202d9c0 .param/l "CALL_FUNC" 1 4 88, C4<010>;
P_00000271d202d9f8 .param/l "CMP_STR" 1 4 89, C4<011>;
P_00000271d202da30 .param/l "DONE" 1 4 90, C4<100>;
P_00000271d202da68 .param/l "IDLE" 1 4 86, C4<000>;
P_00000271d202daa0 .param/l "INIT" 1 4 87, C4<001>;
P_00000271d202dad8 .param/l "LEARNING_RATE_A" 0 4 3, +C4<00000000000000000000000000010000>;
P_00000271d202db10 .param/l "LEARNING_RATE_B" 0 4 4, +C4<00000000000000000000000000010000>;
P_00000271d202db48 .param/l "LEARNING_RATE_C" 0 4 5, +C4<00000000000000000000000000010000>;
P_00000271d202db80 .param/l "LEARNING_RATE_D" 0 4 6, +C4<00000000000000000000000000000001>;
P_00000271d202dbb8 .param/l "LOWER_CONV_BOUND" 0 4 7, +C4<11111111111111111111111111000000>;
P_00000271d202dbf0 .param/l "NUM_ITERATIONS" 0 4 2, +C4<00000000000000000000000000110010>;
P_00000271d202dc28 .param/l "UPPER_CONV_BOUND" 0 4 8, +C4<00000000000000000000000001000000>;
L_00000271d239a6a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000271d238d820_0 .net/2u *"_ivl_0", 7 0, L_00000271d239a6a8;  1 drivers
L_00000271d239a780 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000271d238d320_0 .net/2u *"_ivl_12", 7 0, L_00000271d239a780;  1 drivers
L_00000271d239a6f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000271d238daa0_0 .net/2u *"_ivl_4", 7 0, L_00000271d239a6f0;  1 drivers
L_00000271d239a738 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000271d238c240_0 .net/2u *"_ivl_8", 7 0, L_00000271d239a738;  1 drivers
v00000271d238d5a0_0 .var/s "a_at_min", 15 0;
v00000271d238c380_0 .var/s "a_at_min_inter", 15 0;
v00000271d238ca60_0 .net "a_diff_out", 15 0, v00000271d236e6d0_0;  1 drivers
v00000271d238c7e0_0 .var/s "a_in", 15 0;
v00000271d238c600_0 .net/s "a_init", 15 0, L_00000271d238f4e0;  1 drivers
v00000271d238cb00_0 .net/s "a_initial", 7 0, v00000271d238f800_0;  1 drivers
v00000271d238bf20_0 .net "a_next_val", 15 0, L_00000271d24300b0;  1 drivers
v00000271d238ddc0_0 .var/s "b_at_min", 15 0;
v00000271d238cd80_0 .var/s "b_at_min_inter", 15 0;
v00000271d238bfc0_0 .net "b_diff_out", 15 0, v00000271d236d4b0_0;  1 drivers
v00000271d238c420_0 .var/s "b_in", 15 0;
v00000271d238b840_0 .net/s "b_init", 15 0, L_00000271d23905c0;  1 drivers
v00000271d238ba20_0 .net/s "b_initial", 7 0, v00000271d238e0e0_0;  1 drivers
v00000271d238d640_0 .net "b_next_val", 15 0, L_00000271d2431050;  1 drivers
v00000271d238dbe0_0 .var/s "c_at_min", 15 0;
v00000271d238dc80_0 .var/s "c_at_min_inter", 15 0;
v00000271d238cba0_0 .net "c_diff_out", 15 0, v00000271d236f850_0;  1 drivers
v00000271d238c100_0 .var/s "c_in", 15 0;
v00000271d238d1e0_0 .net/s "c_init", 15 0, L_00000271d238e7c0;  1 drivers
v00000271d238d280_0 .net/s "c_initial", 7 0, v00000271d238e040_0;  1 drivers
v00000271d238dd20_0 .net "c_next_val", 15 0, L_00000271d2433c10;  1 drivers
v00000271d238c1a0_0 .net "clk", 0 0, v00000271d238efe0_0;  1 drivers
v00000271d238c4c0_0 .net "comp_result", 0 0, L_00000271d2430bf0;  1 drivers
v00000271d238c2e0_0 .var "converged", 0 0;
v00000271d238b8e0_0 .var "current_state", 2 0;
v00000271d238bac0_0 .var/s "d_at_min", 15 0;
v00000271d238bb60_0 .var/s "d_at_min_inter", 15 0;
v00000271d238c560_0 .net "d_diff_out", 15 0, v00000271d23709d0_0;  1 drivers
v00000271d238c6a0_0 .var/s "d_in", 15 0;
v00000271d238c740_0 .net/s "d_init", 15 0, L_00000271d238e360;  1 drivers
v00000271d238c880_0 .net/s "d_initial", 7 0, v00000271d238ecc0_0;  1 drivers
v00000271d238c920_0 .net "d_next_val", 15 0, L_00000271d24332b0;  1 drivers
v00000271d238c9c0_0 .var "done_op", 0 0;
v00000271d238cc40_0 .net/s "final_a_at_min", 7 0, L_00000271d2432310;  alias, 1 drivers
v00000271d238cce0_0 .net/s "final_b_at_min", 7 0, L_00000271d2432f90;  alias, 1 drivers
v00000271d238ce20_0 .net/s "final_c_at_min", 7 0, L_00000271d2434070;  alias, 1 drivers
v00000271d238cec0_0 .net/s "final_d_at_min", 7 0, L_00000271d2431f50;  alias, 1 drivers
v00000271d238d000_0 .net "func_done", 0 0, v00000271d236fcb0_0;  1 drivers
v00000271d238d0a0_0 .var "func_reset", 0 0;
v00000271d238d3c0_0 .net "has_converged", 0 0, L_00000271d2457590;  1 drivers
v00000271d238e720_0 .var "iter_count", 5 0;
v00000271d238e4a0_0 .var "next_state", 2 0;
v00000271d238f620_0 .net "rst_n", 0 0, v00000271d238f580_0;  1 drivers
v00000271d238e5e0_0 .var "start_func", 0 0;
v00000271d23902a0_0 .net "start_op", 0 0, v00000271d238ea40_0;  1 drivers
v00000271d238eae0_0 .var/s "z_min", 31 0;
v00000271d238f6c0_0 .var/s "z_min_inter", 31 0;
v00000271d238dfa0_0 .net "z_out", 31 0, v00000271d236ea90_0;  1 drivers
v00000271d2390340_0 .var/s "z_prev", 31 0;
E_00000271d22501d0/0 .event negedge, v00000271d238f620_0;
E_00000271d22501d0/1 .event posedge, v00000271d2338800_0;
E_00000271d22501d0 .event/or E_00000271d22501d0/0, E_00000271d22501d0/1;
E_00000271d2250310/0 .event anyedge, v00000271d238b8e0_0, v00000271d23902a0_0, v00000271d236fcb0_0, v00000271d238e720_0;
E_00000271d2250310/1 .event anyedge, v00000271d238c2e0_0;
E_00000271d2250310 .event/or E_00000271d2250310/0, E_00000271d2250310/1;
L_00000271d238f4e0 .concat [ 8 8 0 0], L_00000271d239a6a8, v00000271d238f800_0;
L_00000271d23905c0 .concat [ 8 8 0 0], L_00000271d239a6f0, v00000271d238e0e0_0;
L_00000271d238e7c0 .concat [ 8 8 0 0], L_00000271d239a738, v00000271d238e040_0;
L_00000271d238e360 .concat [ 8 8 0 0], L_00000271d239a780, v00000271d238ecc0_0;
S_00000271d202b390 .scope module, "a_next" "fixed_16_capped_diff" 4 278, 5 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2074830 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_00000271d2074868 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_00000271d20748a0 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v00000271d2279c80_0 .net/s *"_ivl_0", 16 0, L_00000271d2430290;  1 drivers
L_00000271d239d2d0 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2277b60_0 .net/2s *"_ivl_10", 16 0, L_00000271d239d2d0;  1 drivers
L_00000271d239d318 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d22787e0_0 .net/2u *"_ivl_14", 15 0, L_00000271d239d318;  1 drivers
L_00000271d239d360 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2278240_0 .net/2u *"_ivl_16", 15 0, L_00000271d239d360;  1 drivers
v00000271d22782e0_0 .net *"_ivl_19", 15 0, L_00000271d242fd90;  1 drivers
v00000271d2278420_0 .net/s *"_ivl_2", 16 0, L_00000271d242f930;  1 drivers
v00000271d2278560_0 .net *"_ivl_20", 15 0, L_00000271d242fe30;  1 drivers
L_00000271d239d288 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2278880_0 .net/2s *"_ivl_6", 16 0, L_00000271d239d288;  1 drivers
v00000271d2278a60_0 .net/s "a_in", 15 0, v00000271d238c7e0_0;  1 drivers
v00000271d2278b00_0 .net/s "b_in", 15 0, v00000271d236e6d0_0;  alias, 1 drivers
v00000271d2278ba0_0 .net/s "next_val", 15 0, L_00000271d24300b0;  alias, 1 drivers
v00000271d2278c40_0 .net "overflow", 0 0, L_00000271d242fa70;  1 drivers
v00000271d2278ce0_0 .net/s "temp_result", 16 0, L_00000271d2430dd0;  1 drivers
v00000271d2278d80_0 .net "underflow_q", 0 0, L_00000271d242fb10;  1 drivers
L_00000271d2430290 .extend/s 17, v00000271d238c7e0_0;
L_00000271d242f930 .extend/s 17, v00000271d236e6d0_0;
L_00000271d2430dd0 .arith/sub 17, L_00000271d2430290, L_00000271d242f930;
L_00000271d242fa70 .cmp/gt.s 17, L_00000271d2430dd0, L_00000271d239d288;
L_00000271d242fb10 .cmp/gt.s 17, L_00000271d239d2d0, L_00000271d2430dd0;
L_00000271d242fd90 .part L_00000271d2430dd0, 0, 16;
L_00000271d242fe30 .functor MUXZ 16, L_00000271d242fd90, L_00000271d239d360, L_00000271d242fb10, C4<>;
L_00000271d24300b0 .functor MUXZ 16, L_00000271d242fe30, L_00000271d239d318, L_00000271d242fa70, C4<>;
S_00000271d202b520 .scope module, "b_next" "fixed_16_capped_diff" 4 286, 5 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d20748e0 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_00000271d2074918 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_00000271d2074950 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v00000271d21f4db0_0 .net/s *"_ivl_0", 16 0, L_00000271d2430330;  1 drivers
L_00000271d239d3f0 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d21f37d0_0 .net/2s *"_ivl_10", 16 0, L_00000271d239d3f0;  1 drivers
L_00000271d239d438 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d22201d0_0 .net/2u *"_ivl_14", 15 0, L_00000271d239d438;  1 drivers
L_00000271d239d480 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d221f550_0 .net/2u *"_ivl_16", 15 0, L_00000271d239d480;  1 drivers
v00000271d21655a0_0 .net *"_ivl_19", 15 0, L_00000271d24305b0;  1 drivers
v00000271d21660e0_0 .net/s *"_ivl_2", 16 0, L_00000271d24306f0;  1 drivers
v00000271d2335250_0 .net *"_ivl_20", 15 0, L_00000271d24308d0;  1 drivers
L_00000271d239d3a8 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2333a90_0 .net/2s *"_ivl_6", 16 0, L_00000271d239d3a8;  1 drivers
v00000271d2334990_0 .net/s "a_in", 15 0, v00000271d238c420_0;  1 drivers
v00000271d2334530_0 .net/s "b_in", 15 0, v00000271d236d4b0_0;  alias, 1 drivers
v00000271d23334f0_0 .net/s "next_val", 15 0, L_00000271d2431050;  alias, 1 drivers
v00000271d2333590_0 .net "overflow", 0 0, L_00000271d2431410;  1 drivers
v00000271d23338b0_0 .net/s "temp_result", 16 0, L_00000271d2430790;  1 drivers
v00000271d2333630_0 .net "underflow_q", 0 0, L_00000271d2430510;  1 drivers
L_00000271d2430330 .extend/s 17, v00000271d238c420_0;
L_00000271d24306f0 .extend/s 17, v00000271d236d4b0_0;
L_00000271d2430790 .arith/sub 17, L_00000271d2430330, L_00000271d24306f0;
L_00000271d2431410 .cmp/gt.s 17, L_00000271d2430790, L_00000271d239d3a8;
L_00000271d2430510 .cmp/gt.s 17, L_00000271d239d3f0, L_00000271d2430790;
L_00000271d24305b0 .part L_00000271d2430790, 0, 16;
L_00000271d24308d0 .functor MUXZ 16, L_00000271d24305b0, L_00000271d239d480, L_00000271d2430510, C4<>;
L_00000271d2431050 .functor MUXZ 16, L_00000271d24308d0, L_00000271d239d438, L_00000271d2431410, C4<>;
S_00000271d206d650 .scope module, "c_next" "fixed_16_capped_diff" 4 294, 5 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2074990 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_00000271d20749c8 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_00000271d2074a00 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v00000271d2334c10_0 .net/s *"_ivl_0", 16 0, L_00000271d2430830;  1 drivers
L_00000271d239d510 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2334fd0_0 .net/2s *"_ivl_10", 16 0, L_00000271d239d510;  1 drivers
L_00000271d239d558 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2333090_0 .net/2u *"_ivl_14", 15 0, L_00000271d239d558;  1 drivers
L_00000271d239d5a0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d23352f0_0 .net/2u *"_ivl_16", 15 0, L_00000271d239d5a0;  1 drivers
v00000271d23348f0_0 .net *"_ivl_19", 15 0, L_00000271d24312d0;  1 drivers
v00000271d2334350_0 .net/s *"_ivl_2", 16 0, L_00000271d2430fb0;  1 drivers
v00000271d23340d0_0 .net *"_ivl_20", 15 0, L_00000271d2431370;  1 drivers
L_00000271d239d4c8 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2334a30_0 .net/2s *"_ivl_6", 16 0, L_00000271d239d4c8;  1 drivers
v00000271d23354d0_0 .net/s "a_in", 15 0, v00000271d238c100_0;  1 drivers
v00000271d23336d0_0 .net/s "b_in", 15 0, v00000271d236f850_0;  alias, 1 drivers
v00000271d23356b0_0 .net/s "next_val", 15 0, L_00000271d2433c10;  alias, 1 drivers
v00000271d2334670_0 .net "overflow", 0 0, L_00000271d2431190;  1 drivers
v00000271d2333770_0 .net/s "temp_result", 16 0, L_00000271d24310f0;  1 drivers
v00000271d23345d0_0 .net "underflow_q", 0 0, L_00000271d2431230;  1 drivers
L_00000271d2430830 .extend/s 17, v00000271d238c100_0;
L_00000271d2430fb0 .extend/s 17, v00000271d236f850_0;
L_00000271d24310f0 .arith/sub 17, L_00000271d2430830, L_00000271d2430fb0;
L_00000271d2431190 .cmp/gt.s 17, L_00000271d24310f0, L_00000271d239d4c8;
L_00000271d2431230 .cmp/gt.s 17, L_00000271d239d510, L_00000271d24310f0;
L_00000271d24312d0 .part L_00000271d24310f0, 0, 16;
L_00000271d2431370 .functor MUXZ 16, L_00000271d24312d0, L_00000271d239d5a0, L_00000271d2431230, C4<>;
L_00000271d2433c10 .functor MUXZ 16, L_00000271d2431370, L_00000271d239d558, L_00000271d2431190, C4<>;
S_00000271d206d7e0 .scope module, "check_conv" "fixed_32_check_conv" 4 272, 6 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 1 "converged";
P_00000271d2202490 .param/l "LOWER_CONV_BOUND" 0 6 2, +C4<11111111111111111111111111000000>;
P_00000271d22024c8 .param/l "UPPER_CONV_BOUND" 0 6 3, +C4<00000000000000000000000001000000>;
L_00000271d2457590 .functor AND 1, L_00000271d242ff70, L_00000271d2430c90, C4<1>, C4<1>;
L_00000271d239d1f8 .functor BUFT 1, C4<11111111111111111111111111000000>, C4<0>, C4<0>, C4<0>;
v00000271d2334170_0 .net/2s *"_ivl_2", 31 0, L_00000271d239d1f8;  1 drivers
L_00000271d239d240 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000271d2335570_0 .net/2s *"_ivl_6", 31 0, L_00000271d239d240;  1 drivers
v00000271d2334710_0 .net/s "a_in", 31 0, v00000271d236ea90_0;  alias, 1 drivers
v00000271d2334210_0 .net/s "b_in", 31 0, v00000271d2390340_0;  1 drivers
v00000271d2333b30_0 .net "converged", 0 0, L_00000271d2457590;  alias, 1 drivers
v00000271d2335390_0 .net/s "diff", 31 0, L_00000271d242f890;  1 drivers
v00000271d23342b0_0 .net "greater_than", 0 0, L_00000271d2430c90;  1 drivers
v00000271d2335430_0 .net "less_than", 0 0, L_00000271d242ff70;  1 drivers
L_00000271d242f890 .arith/sub 32, v00000271d236ea90_0, v00000271d2390340_0;
L_00000271d242ff70 .cmp/gt.s 32, L_00000271d242f890, L_00000271d239d1f8;
L_00000271d2430c90 .cmp/gt.s 32, L_00000271d239d240, L_00000271d242f890;
S_00000271d2026ed0 .scope module, "compare" "fixed_32_comp" 4 263, 7 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 1 "comp_result";
v00000271d2333810_0 .net/s "a_in", 31 0, v00000271d238f6c0_0;  1 drivers
v00000271d2333db0_0 .net/s "b_in", 31 0, v00000271d238eae0_0;  alias, 1 drivers
v00000271d23343f0_0 .net "comp_result", 0 0, L_00000271d2430bf0;  alias, 1 drivers
L_00000271d2430bf0 .cmp/gt.s 32, v00000271d238eae0_0, v00000271d238f6c0_0;
S_00000271d2027060 .scope module, "d_next" "fixed_16_capped_diff" 4 302, 5 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2074a40 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_00000271d2074a78 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_00000271d2074ab0 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v00000271d23347b0_0 .net/s *"_ivl_0", 16 0, L_00000271d2433170;  1 drivers
L_00000271d239d630 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2334b70_0 .net/2s *"_ivl_10", 16 0, L_00000271d239d630;  1 drivers
L_00000271d239d678 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2333e50_0 .net/2u *"_ivl_14", 15 0, L_00000271d239d678;  1 drivers
L_00000271d239d6c0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d23333b0_0 .net/2u *"_ivl_16", 15 0, L_00000271d239d6c0;  1 drivers
v00000271d2335610_0 .net *"_ivl_19", 15 0, L_00000271d24333f0;  1 drivers
v00000271d2334d50_0 .net/s *"_ivl_2", 16 0, L_00000271d2432ef0;  1 drivers
v00000271d2333bd0_0 .net *"_ivl_20", 15 0, L_00000271d24342f0;  1 drivers
L_00000271d239d5e8 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d2334030_0 .net/2s *"_ivl_6", 16 0, L_00000271d239d5e8;  1 drivers
v00000271d2333ef0_0 .net/s "a_in", 15 0, v00000271d238c6a0_0;  1 drivers
v00000271d2334490_0 .net/s "b_in", 15 0, v00000271d23709d0_0;  alias, 1 drivers
v00000271d2335750_0 .net/s "next_val", 15 0, L_00000271d24332b0;  alias, 1 drivers
v00000271d2333c70_0 .net "overflow", 0 0, L_00000271d2434430;  1 drivers
v00000271d2333130_0 .net/s "temp_result", 16 0, L_00000271d2432db0;  1 drivers
v00000271d2333950_0 .net "underflow_q", 0 0, L_00000271d2431eb0;  1 drivers
L_00000271d2433170 .extend/s 17, v00000271d238c6a0_0;
L_00000271d2432ef0 .extend/s 17, v00000271d23709d0_0;
L_00000271d2432db0 .arith/sub 17, L_00000271d2433170, L_00000271d2432ef0;
L_00000271d2434430 .cmp/gt.s 17, L_00000271d2432db0, L_00000271d239d5e8;
L_00000271d2431eb0 .cmp/gt.s 17, L_00000271d239d630, L_00000271d2432db0;
L_00000271d24333f0 .part L_00000271d2432db0, 0, 16;
L_00000271d24342f0 .functor MUXZ 16, L_00000271d24333f0, L_00000271d239d6c0, L_00000271d2431eb0, C4<>;
L_00000271d24332b0 .functor MUXZ 16, L_00000271d24342f0, L_00000271d239d678, L_00000271d2434430, C4<>;
S_00000271d2026240 .scope module, "grad_val_diff" "func_grad_val_diff" 4 246, 8 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "value";
    .port_info 8 /OUTPUT 16 "a_diff_out";
    .port_info 9 /OUTPUT 16 "b_diff_out";
    .port_info 10 /OUTPUT 16 "c_diff_out";
    .port_info 11 /OUTPUT 16 "d_diff_out";
    .port_info 12 /OUTPUT 1 "func_done";
    .port_info 13 /OUTPUT 1 "overflow";
P_00000271d20263d0 .param/l "CALL_FUNC" 1 8 119, C4<010>;
P_00000271d2026408 .param/l "CLAMP_DIFF" 1 8 122, C4<101>;
P_00000271d2026440 .param/l "COMP_DIFF" 1 8 121, C4<100>;
P_00000271d2026478 .param/l "COMP_GRAD" 1 8 120, C4<011>;
P_00000271d20264b0 .param/l "DONE" 1 8 123, C4<110>;
P_00000271d20264e8 .param/l "IDLE" 1 8 117, C4<000>;
P_00000271d2026520 .param/l "INIT" 1 8 118, C4<001>;
P_00000271d2026558 .param/l "LEARNING_RATE_A" 0 8 2, +C4<00000000000000000000000000010000>;
P_00000271d2026590 .param/l "LEARNING_RATE_B" 0 8 3, +C4<00000000000000000000000000010000>;
P_00000271d20265c8 .param/l "LEARNING_RATE_C" 0 8 4, +C4<00000000000000000000000000010000>;
P_00000271d2026600 .param/l "LEARNING_RATE_D" 0 8 5, +C4<00000000000000000000000000000001>;
P_00000271d2026638 .param/l "TWO_H" 1 8 23, C4<0000000000000010>;
v00000271d236e6d0_0 .var/s "a_diff_out", 15 0;
v00000271d236deb0_0 .var/s "a_diff_unclamped", 63 0;
v00000271d236dc30_0 .net/s "a_diff_unclamped_wire", 63 0, L_00000271d223fd60;  1 drivers
v00000271d236d190_0 .net/s "a_diff_wire", 15 0, L_00000271d2391420;  1 drivers
v00000271d236da50_0 .var/s "a_grad", 31 0;
v00000271d236db90_0 .var/s "a_grad_wire", 31 0;
v00000271d236e090_0 .net/s "a_in", 15 0, v00000271d238c7e0_0;  alias, 1 drivers
v00000271d236cfb0_0 .var/s "a_in_buffer", 15 0;
v00000271d236d0f0_0 .var/s "a_in_lim_wire", 15 0;
v00000271d236d410_0 .var/s "a_in_limit", 15 0;
v00000271d236e130_0 .var "all_func_done", 0 0;
v00000271d236d4b0_0 .var/s "b_diff_out", 15 0;
v00000271d236d550_0 .var/s "b_diff_unclamped", 63 0;
v00000271d236e810_0 .net/s "b_diff_unclamped_wire", 63 0, L_00000271d22404d0;  1 drivers
v00000271d236dcd0_0 .net/s "b_diff_wire", 15 0, L_00000271d23914c0;  1 drivers
v00000271d236dd70_0 .var/s "b_grad", 31 0;
v00000271d236df50_0 .var/s "b_grad_wire", 31 0;
v00000271d236e1d0_0 .net/s "b_in", 15 0, v00000271d238c420_0;  alias, 1 drivers
v00000271d236ed10_0 .var/s "b_in_buffer", 15 0;
v00000271d2370750_0 .var/s "b_in_lim_wire", 15 0;
v00000271d23706b0_0 .var/s "b_in_limit", 15 0;
v00000271d236f850_0 .var/s "c_diff_out", 15 0;
v00000271d236f5d0_0 .var/s "c_diff_unclamped", 63 0;
v00000271d236ffd0_0 .net/s "c_diff_unclamped_wire", 63 0, L_00000271d223ff20;  1 drivers
v00000271d236ef90_0 .net/s "c_diff_wire", 15 0, L_00000271d2392820;  1 drivers
v00000271d236f210_0 .var/s "c_grad", 31 0;
v00000271d236f2b0_0 .var/s "c_grad_wire", 31 0;
v00000271d2370890_0 .net/s "c_in", 15 0, v00000271d238c100_0;  alias, 1 drivers
v00000271d236edb0_0 .var/s "c_in_buffer", 15 0;
v00000271d236e8b0_0 .var/s "c_in_lim_wire", 15 0;
v00000271d236f670_0 .var/s "c_in_limit", 15 0;
v00000271d236f530_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d2370930_0 .var "curr_state", 2 0;
v00000271d23709d0_0 .var/s "d_diff_out", 15 0;
v00000271d2370b10_0 .var/s "d_diff_unclamped", 63 0;
v00000271d2371010_0 .net/s "d_diff_unclamped_wire", 63 0, L_00000271d223f820;  1 drivers
v00000271d236f350_0 .net/s "d_diff_wire", 15 0, L_00000271d2391ec0;  1 drivers
v00000271d236f3f0_0 .var/s "d_grad", 31 0;
v00000271d236f8f0_0 .var/s "d_grad_wire", 31 0;
v00000271d236f490_0 .net/s "d_in", 15 0, v00000271d238c6a0_0;  alias, 1 drivers
v00000271d2370a70_0 .var/s "d_in_buffer", 15 0;
v00000271d2370110_0 .var/s "d_in_lim_wire", 15 0;
v00000271d23707f0_0 .var/s "d_in_limit", 15 0;
v00000271d236e950_0 .net "func_a_grad_done", 0 0, v00000271d2339840_0;  1 drivers
v00000271d236f0d0_0 .net "func_a_grad_overflow", 0 0, v00000271d2339b60_0;  1 drivers
v00000271d236eef0_0 .net "func_b_grad_done", 0 0, v00000271d2353b10_0;  1 drivers
v00000271d236fc10_0 .net "func_b_grad_overflow", 0 0, v00000271d23528f0_0;  1 drivers
v00000271d236fad0_0 .net "func_c_grad_done", 0 0, v00000271d2368690_0;  1 drivers
v00000271d2370bb0_0 .net "func_c_grad_overflow", 0 0, v00000271d23687d0_0;  1 drivers
v00000271d236f7b0_0 .net "func_d_grad_done", 0 0, v00000271d2372ff0_0;  1 drivers
v00000271d236ee50_0 .net "func_d_grad_overflow", 0 0, v00000271d2371790_0;  1 drivers
v00000271d236fcb0_0 .var "func_done", 0 0;
v00000271d2370070_0 .net "func_val_done", 0 0, v00000271d236cb50_0;  1 drivers
v00000271d236f030_0 .net "func_val_overflow", 0 0, v00000271d236c5b0_0;  1 drivers
v00000271d2370f70_0 .var "next_state", 2 0;
v00000271d236ff30_0 .var "overflow", 0 0;
v00000271d236f170_0 .net "rst_n", 0 0, v00000271d238d0a0_0;  1 drivers
v00000271d236e9f0_0 .var "rst_n_grad_func", 0 0;
v00000271d236fe90_0 .net "start_func", 0 0, v00000271d238e5e0_0;  1 drivers
v00000271d2370cf0_0 .var "start_grad_func", 0 0;
v00000271d236ea90_0 .var/s "value", 31 0;
v00000271d23701b0_0 .net/s "z_limit_a", 31 0, v00000271d2339660_0;  1 drivers
v00000271d2370c50_0 .net/s "z_limit_b", 31 0, v00000271d2355190_0;  1 drivers
v00000271d236fd50_0 .net/s "z_limit_c", 31 0, v00000271d2366f70_0;  1 drivers
v00000271d236f990_0 .net/s "z_limit_d", 31 0, v00000271d2372050_0;  1 drivers
v00000271d236ebd0_0 .net/s "z_val", 31 0, v00000271d236e630_0;  1 drivers
E_00000271d2241190/0 .event negedge, v00000271d236f170_0;
E_00000271d2241190/1 .event posedge, v00000271d2338800_0;
E_00000271d2241190 .event/or E_00000271d2241190/0, E_00000271d2241190/1;
E_00000271d2241450 .event anyedge, v00000271d2370930_0, v00000271d236fe90_0, v00000271d236e130_0;
E_00000271d2241590/0 .event anyedge, v00000271d2278a60_0, v00000271d2334990_0, v00000271d23354d0_0, v00000271d2333ef0_0;
E_00000271d2241590/1 .event anyedge, v00000271d236e630_0, v00000271d2339660_0, v00000271d2355190_0, v00000271d2366f70_0;
E_00000271d2241590/2 .event anyedge, v00000271d2372050_0, v00000271d236cb50_0, v00000271d2339840_0, v00000271d2353b10_0;
E_00000271d2241590/3 .event anyedge, v00000271d2368690_0, v00000271d2372ff0_0, v00000271d236c5b0_0, v00000271d2339b60_0;
E_00000271d2241590/4 .event anyedge, v00000271d23528f0_0, v00000271d23687d0_0, v00000271d2371790_0;
E_00000271d2241590 .event/or E_00000271d2241590/0, E_00000271d2241590/1, E_00000271d2241590/2, E_00000271d2241590/3, E_00000271d2241590/4;
S_00000271d2018580 .scope module, "calc_a_diff" "fixed_64_mult" 8 252, 9 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_00000271d22412d0 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_00000271d223fd60 .functor BUFZ 64, L_00000271d238f1c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000271d2332ff0_0 .net/s *"_ivl_0", 63 0, L_00000271d238df00;  1 drivers
v00000271d2333d10_0 .net/s *"_ivl_2", 63 0, L_00000271d238fbc0;  1 drivers
v00000271d23331d0_0 .net *"_ivl_8", 55 0, L_00000271d238e2c0;  1 drivers
v00000271d2333450_0 .net/s "a_in", 31 0, v00000271d236da50_0;  1 drivers
L_00000271d239a7c8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000271d2334cb0_0 .net/s "b_in", 31 0, L_00000271d239a7c8;  1 drivers
v00000271d2334ad0_0 .net/s "p_out", 63 0, L_00000271d223fd60;  alias, 1 drivers
v00000271d2333270_0 .net/s "p_raw_shifted", 63 0, L_00000271d238f1c0;  1 drivers
v00000271d23339f0_0 .net/s "product_full", 63 0, L_00000271d238eea0;  1 drivers
L_00000271d238df00 .extend/s 64, v00000271d236da50_0;
L_00000271d238fbc0 .extend/s 64, L_00000271d239a7c8;
L_00000271d238eea0 .arith/mult 64, L_00000271d238df00, L_00000271d238fbc0;
L_00000271d238e2c0 .part L_00000271d238eea0, 8, 56;
L_00000271d238f1c0 .extend/s 64, L_00000271d238e2c0;
S_00000271d2018710 .scope module, "calc_b_diff" "fixed_64_mult" 8 257, 9 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_00000271d2241110 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_00000271d22404d0 .functor BUFZ 64, L_00000271d238fc60, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000271d2333310_0 .net/s *"_ivl_0", 63 0, L_00000271d238f120;  1 drivers
v00000271d2333f90_0 .net/s *"_ivl_2", 63 0, L_00000271d238ed60;  1 drivers
v00000271d2334850_0 .net *"_ivl_8", 55 0, L_00000271d238f300;  1 drivers
v00000271d2334df0_0 .net/s "a_in", 31 0, v00000271d236dd70_0;  1 drivers
L_00000271d239a810 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000271d2334e90_0 .net/s "b_in", 31 0, L_00000271d239a810;  1 drivers
v00000271d2334f30_0 .net/s "p_out", 63 0, L_00000271d22404d0;  alias, 1 drivers
v00000271d2335110_0 .net/s "p_raw_shifted", 63 0, L_00000271d238fc60;  1 drivers
v00000271d23351b0_0 .net/s "product_full", 63 0, L_00000271d238f260;  1 drivers
L_00000271d238f120 .extend/s 64, v00000271d236dd70_0;
L_00000271d238ed60 .extend/s 64, L_00000271d239a810;
L_00000271d238f260 .arith/mult 64, L_00000271d238f120, L_00000271d238ed60;
L_00000271d238f300 .part L_00000271d238f260, 8, 56;
L_00000271d238fc60 .extend/s 64, L_00000271d238f300;
S_00000271d201f330 .scope module, "calc_c_diff" "fixed_64_mult" 8 262, 9 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_00000271d2241950 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_00000271d223ff20 .functor BUFZ 64, L_00000271d238fee0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000271d2335c50_0 .net/s *"_ivl_0", 63 0, L_00000271d238e860;  1 drivers
v00000271d2335a70_0 .net/s *"_ivl_2", 63 0, L_00000271d238ee00;  1 drivers
v00000271d2335890_0 .net *"_ivl_8", 55 0, L_00000271d238e900;  1 drivers
v00000271d2335b10_0 .net/s "a_in", 31 0, v00000271d236f210_0;  1 drivers
L_00000271d239a858 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000271d2335cf0_0 .net/s "b_in", 31 0, L_00000271d239a858;  1 drivers
v00000271d2335e30_0 .net/s "p_out", 63 0, L_00000271d223ff20;  alias, 1 drivers
v00000271d2335ed0_0 .net/s "p_raw_shifted", 63 0, L_00000271d238fee0;  1 drivers
v00000271d2335d90_0 .net/s "product_full", 63 0, L_00000271d238e400;  1 drivers
L_00000271d238e860 .extend/s 64, v00000271d236f210_0;
L_00000271d238ee00 .extend/s 64, L_00000271d239a858;
L_00000271d238e400 .arith/mult 64, L_00000271d238e860, L_00000271d238ee00;
L_00000271d238e900 .part L_00000271d238e400, 8, 56;
L_00000271d238fee0 .extend/s 64, L_00000271d238e900;
S_00000271d201f4c0 .scope module, "calc_d_diff" "fixed_64_mult" 8 267, 9 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_00000271d2241650 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_00000271d223f820 .functor BUFZ 64, L_00000271d2390a20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000271d2335bb0_0 .net/s *"_ivl_0", 63 0, L_00000271d238eb80;  1 drivers
v00000271d23357f0_0 .net/s *"_ivl_2", 63 0, L_00000271d238ff80;  1 drivers
v00000271d2335930_0 .net *"_ivl_8", 55 0, L_00000271d2392640;  1 drivers
v00000271d23359d0_0 .net/s "a_in", 31 0, v00000271d236f3f0_0;  1 drivers
L_00000271d239a8a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000271d232fd50_0 .net/s "b_in", 31 0, L_00000271d239a8a0;  1 drivers
v00000271d232edb0_0 .net/s "p_out", 63 0, L_00000271d223f820;  alias, 1 drivers
v00000271d232dff0_0 .net/s "p_raw_shifted", 63 0, L_00000271d2390a20;  1 drivers
v00000271d232f530_0 .net/s "product_full", 63 0, L_00000271d238f440;  1 drivers
L_00000271d238eb80 .extend/s 64, v00000271d236f3f0_0;
L_00000271d238ff80 .extend/s 64, L_00000271d239a8a0;
L_00000271d238f440 .arith/mult 64, L_00000271d238eb80, L_00000271d238ff80;
L_00000271d2392640 .part L_00000271d238f440, 8, 56;
L_00000271d2390a20 .extend/s 64, L_00000271d2392640;
S_00000271d201bc60 .scope module, "clamp_a" "fixed_64_clamp" 8 273, 10 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000271d22e0090 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_00000271d22e00c8 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000271d22e0100 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_00000271d22e0138 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_00000271d239a8e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d23302f0_0 .net/2s *"_ivl_0", 63 0, L_00000271d239a8e8;  1 drivers
L_00000271d239a9c0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232eb30_0 .net/2u *"_ivl_10", 15 0, L_00000271d239a9c0;  1 drivers
v00000271d232e090_0 .net *"_ivl_13", 15 0, L_00000271d2392000;  1 drivers
v00000271d232fdf0_0 .net *"_ivl_14", 15 0, L_00000271d23926e0;  1 drivers
L_00000271d239a930 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232ffd0_0 .net/2s *"_ivl_4", 63 0, L_00000271d239a930;  1 drivers
L_00000271d239a978 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232e6d0_0 .net/2u *"_ivl_8", 15 0, L_00000271d239a978;  1 drivers
v00000271d232ed10_0 .net/s "a_in", 63 0, v00000271d236deb0_0;  1 drivers
v00000271d232e1d0_0 .net/s "b_out", 15 0, L_00000271d2391420;  alias, 1 drivers
v00000271d232ff30_0 .net "overflow", 0 0, L_00000271d23907a0;  1 drivers
v00000271d2330390_0 .net "underflow_q", 0 0, L_00000271d2390700;  1 drivers
L_00000271d23907a0 .cmp/gt.s 64, v00000271d236deb0_0, L_00000271d239a8e8;
L_00000271d2390700 .cmp/gt.s 64, L_00000271d239a930, v00000271d236deb0_0;
L_00000271d2392000 .part v00000271d236deb0_0, 0, 16;
L_00000271d23926e0 .functor MUXZ 16, L_00000271d2392000, L_00000271d239a9c0, L_00000271d2390700, C4<>;
L_00000271d2391420 .functor MUXZ 16, L_00000271d23926e0, L_00000271d239a978, L_00000271d23907a0, C4<>;
S_00000271d22cb500 .scope module, "clamp_b" "fixed_64_clamp" 8 277, 10 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000271d201f650 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_00000271d201f688 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000271d201f6c0 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_00000271d201f6f8 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_00000271d239aa08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232f5d0_0 .net/2s *"_ivl_0", 63 0, L_00000271d239aa08;  1 drivers
L_00000271d239aae0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232f990_0 .net/2u *"_ivl_10", 15 0, L_00000271d239aae0;  1 drivers
v00000271d232ef90_0 .net *"_ivl_13", 15 0, L_00000271d23928c0;  1 drivers
v00000271d232e450_0 .net *"_ivl_14", 15 0, L_00000271d2392140;  1 drivers
L_00000271d239aa50 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2330750_0 .net/2s *"_ivl_4", 63 0, L_00000271d239aa50;  1 drivers
L_00000271d239aa98 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232fa30_0 .net/2u *"_ivl_8", 15 0, L_00000271d239aa98;  1 drivers
v00000271d2330110_0 .net/s "a_in", 63 0, v00000271d236d550_0;  1 drivers
v00000271d23306b0_0 .net/s "b_out", 15 0, L_00000271d23914c0;  alias, 1 drivers
v00000271d232f2b0_0 .net "overflow", 0 0, L_00000271d2391880;  1 drivers
v00000271d232e810_0 .net "underflow_q", 0 0, L_00000271d2390ac0;  1 drivers
L_00000271d2391880 .cmp/gt.s 64, v00000271d236d550_0, L_00000271d239aa08;
L_00000271d2390ac0 .cmp/gt.s 64, L_00000271d239aa50, v00000271d236d550_0;
L_00000271d23928c0 .part v00000271d236d550_0, 0, 16;
L_00000271d2392140 .functor MUXZ 16, L_00000271d23928c0, L_00000271d239aae0, L_00000271d2390ac0, C4<>;
L_00000271d23914c0 .functor MUXZ 16, L_00000271d2392140, L_00000271d239aa98, L_00000271d2391880, C4<>;
S_00000271d22cbcd0 .scope module, "clamp_c" "fixed_64_clamp" 8 281, 10 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000271d20188a0 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_00000271d20188d8 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000271d2018910 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_00000271d2018948 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_00000271d239ab28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232f710_0 .net/2s *"_ivl_0", 63 0, L_00000271d239ab28;  1 drivers
L_00000271d239ac00 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232fe90_0 .net/2u *"_ivl_10", 15 0, L_00000271d239ac00;  1 drivers
v00000271d232ee50_0 .net *"_ivl_13", 15 0, L_00000271d2391ce0;  1 drivers
v00000271d232f490_0 .net *"_ivl_14", 15 0, L_00000271d23912e0;  1 drivers
L_00000271d239ab70 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2330250_0 .net/2s *"_ivl_4", 63 0, L_00000271d239ab70;  1 drivers
L_00000271d239abb8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232f350_0 .net/2u *"_ivl_8", 15 0, L_00000271d239abb8;  1 drivers
v00000271d232e8b0_0 .net/s "a_in", 63 0, v00000271d236f5d0_0;  1 drivers
v00000271d2330430_0 .net/s "b_out", 15 0, L_00000271d2392820;  alias, 1 drivers
v00000271d232e4f0_0 .net "overflow", 0 0, L_00000271d2392780;  1 drivers
v00000271d232f670_0 .net "underflow_q", 0 0, L_00000271d23916a0;  1 drivers
L_00000271d2392780 .cmp/gt.s 64, v00000271d236f5d0_0, L_00000271d239ab28;
L_00000271d23916a0 .cmp/gt.s 64, L_00000271d239ab70, v00000271d236f5d0_0;
L_00000271d2391ce0 .part v00000271d236f5d0_0, 0, 16;
L_00000271d23912e0 .functor MUXZ 16, L_00000271d2391ce0, L_00000271d239ac00, L_00000271d23916a0, C4<>;
L_00000271d2392820 .functor MUXZ 16, L_00000271d23912e0, L_00000271d239abb8, L_00000271d2392780, C4<>;
S_00000271d22cc180 .scope module, "clamp_d" "fixed_64_clamp" 8 285, 10 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000271d20271f0 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_00000271d2027228 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000271d2027260 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_00000271d2027298 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_00000271d239ac48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232e590_0 .net/2s *"_ivl_0", 63 0, L_00000271d239ac48;  1 drivers
L_00000271d239ad20 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232f3f0_0 .net/2u *"_ivl_10", 15 0, L_00000271d239ad20;  1 drivers
v00000271d232e270_0 .net *"_ivl_13", 15 0, L_00000271d2391d80;  1 drivers
v00000271d232eef0_0 .net *"_ivl_14", 15 0, L_00000271d2390de0;  1 drivers
L_00000271d239ac90 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d232f7b0_0 .net/2s *"_ivl_4", 63 0, L_00000271d239ac90;  1 drivers
L_00000271d239acd8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d232e310_0 .net/2u *"_ivl_8", 15 0, L_00000271d239acd8;  1 drivers
v00000271d232e630_0 .net/s "a_in", 63 0, v00000271d2370b10_0;  1 drivers
v00000271d23301b0_0 .net/s "b_out", 15 0, L_00000271d2391ec0;  alias, 1 drivers
v00000271d23304d0_0 .net "overflow", 0 0, L_00000271d2391380;  1 drivers
v00000271d232e130_0 .net "underflow_q", 0 0, L_00000271d23917e0;  1 drivers
L_00000271d2391380 .cmp/gt.s 64, v00000271d2370b10_0, L_00000271d239ac48;
L_00000271d23917e0 .cmp/gt.s 64, L_00000271d239ac90, v00000271d2370b10_0;
L_00000271d2391d80 .part v00000271d2370b10_0, 0, 16;
L_00000271d2390de0 .functor MUXZ 16, L_00000271d2391d80, L_00000271d239ad20, L_00000271d23917e0, C4<>;
L_00000271d2391ec0 .functor MUXZ 16, L_00000271d2390de0, L_00000271d239acd8, L_00000271d2391380, C4<>;
S_00000271d22cb690 .scope module, "func_a_grad" "func" 8 304, 11 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000271d201bdf0 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000271d201be28 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000271d201be60 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000271d201be98 .param/l "DONE" 1 11 48, C4<101>;
P_00000271d201bed0 .param/l "IDLE" 1 11 43, C4<000>;
P_00000271d201bf08 .param/l "INIT" 1 11 44, C4<001>;
P_00000271d201bf40 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000271d201bf78 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000271d201bfb0 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000271d201bfe8 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000271d233a6a0_0 .net *"_ivl_1", 0 0, L_00000271d2387240;  1 drivers
v00000271d2339de0_0 .net *"_ivl_13", 0 0, L_00000271d238ac60;  1 drivers
v00000271d233ace0_0 .net *"_ivl_14", 15 0, L_00000271d2389f40;  1 drivers
v00000271d233a740_0 .net *"_ivl_2", 15 0, L_00000271d2387560;  1 drivers
v00000271d2339f20_0 .net *"_ivl_21", 0 0, L_00000271d238a1c0;  1 drivers
v00000271d233a7e0_0 .net *"_ivl_22", 15 0, L_00000271d2389180;  1 drivers
v00000271d23398e0_0 .net *"_ivl_31", 0 0, L_00000271d238a9e0;  1 drivers
v00000271d2339fc0_0 .net *"_ivl_32", 15 0, L_00000271d238aa80;  1 drivers
v00000271d233a880_0 .net *"_ivl_7", 0 0, L_00000271d2388500;  1 drivers
v00000271d233a920_0 .net *"_ivl_8", 15 0, L_00000271d2387a60;  1 drivers
v00000271d2338940_0 .net/s "a_in", 15 0, v00000271d236d410_0;  1 drivers
v00000271d23390c0_0 .var/s "a_in_buffer", 15 0;
v00000271d2338a80_0 .net/s "b_in", 15 0, v00000271d236ed10_0;  1 drivers
v00000271d233af60_0 .var/s "b_in_buffer", 15 0;
v00000271d2338ee0_0 .net/s "c_in", 15 0, v00000271d236edb0_0;  1 drivers
v00000271d2339ca0_0 .var/s "c_in_buffer", 15 0;
v00000271d2338800_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d2339340_0 .var "curr_state", 2 0;
v00000271d233a420_0 .net/s "d_in", 15 0, v00000271d2370a70_0;  1 drivers
v00000271d2338f80_0 .var/s "d_in_buffer", 15 0;
v00000271d2339980_0 .net/s "final_value", 31 0, L_00000271d240baa0;  1 drivers
v00000271d2339840_0 .var "func_done", 0 0;
v00000271d233ab00_0 .var "next_state", 2 0;
v00000271d2339b60_0 .var "overflow", 0 0;
v00000271d233a9c0_0 .net "rst_n", 0 0, v00000271d236e9f0_0;  1 drivers
v00000271d23389e0_0 .net "start_func", 0 0, v00000271d2370cf0_0;  1 drivers
v00000271d233ac40_0 .net/s "term1", 31 0, L_00000271d240af60;  1 drivers
v00000271d2339c00_0 .net/s "term1_partial", 31 0, L_00000271d23871a0;  1 drivers
v00000271d233a060_0 .var/s "term1_partial_reg", 31 0;
v00000271d2338b20_0 .net/s "term1_plus_term2", 31 0, L_00000271d24098e0;  1 drivers
v00000271d2338d00_0 .var/s "term1_plus_term2_reg", 31 0;
v00000271d233ad80_0 .var/s "term1_reg", 31 0;
v00000271d233ae20_0 .net/s "term2", 31 0, L_00000271d2409980;  1 drivers
v00000271d23388a0_0 .net/s "term2_partial", 31 0, L_00000271d238b5c0;  1 drivers
v00000271d2339e80_0 .var/s "term2_partial_reg", 31 0;
v00000271d2338bc0_0 .var/s "term2_reg", 31 0;
v00000271d2338c60_0 .net/s "term3", 31 0, L_00000271d240b3c0;  1 drivers
v00000271d2339160_0 .net/s "term3_partial", 31 0, L_00000271d238ad00;  1 drivers
v00000271d233a100_0 .var/s "term3_partial_reg", 31 0;
v00000271d23393e0_0 .net/s "term3_plus_term4", 31 0, L_00000271d240cea0;  1 drivers
v00000271d233a240_0 .var/s "term3_plus_term4_reg", 31 0;
v00000271d2339200_0 .var/s "term3_reg", 31 0;
v00000271d23392a0_0 .net/s "term4", 31 0, L_00000271d240b500;  1 drivers
v00000271d2339480_0 .net/s "term4_partial", 31 0, L_00000271d238a8a0;  1 drivers
v00000271d2339520_0 .var/s "term4_partial_reg", 31 0;
v00000271d233a2e0_0 .var/s "term4_reg", 31 0;
v00000271d2339660_0 .var/s "z_out", 31 0;
E_00000271d2241d10/0 .event negedge, v00000271d233a9c0_0;
E_00000271d2241d10/1 .event posedge, v00000271d2338800_0;
E_00000271d2241d10 .event/or E_00000271d2241d10/0, E_00000271d2241d10/1;
E_00000271d22415d0 .event anyedge, v00000271d2339340_0, v00000271d23389e0_0;
L_00000271d2387240 .part v00000271d233af60_0, 15, 1;
LS_00000271d2387560_0_0 .concat [ 1 1 1 1], L_00000271d2387240, L_00000271d2387240, L_00000271d2387240, L_00000271d2387240;
LS_00000271d2387560_0_4 .concat [ 1 1 1 1], L_00000271d2387240, L_00000271d2387240, L_00000271d2387240, L_00000271d2387240;
LS_00000271d2387560_0_8 .concat [ 1 1 1 1], L_00000271d2387240, L_00000271d2387240, L_00000271d2387240, L_00000271d2387240;
LS_00000271d2387560_0_12 .concat [ 1 1 1 1], L_00000271d2387240, L_00000271d2387240, L_00000271d2387240, L_00000271d2387240;
L_00000271d2387560 .concat [ 4 4 4 4], LS_00000271d2387560_0_0, LS_00000271d2387560_0_4, LS_00000271d2387560_0_8, LS_00000271d2387560_0_12;
L_00000271d2387740 .concat [ 16 16 0 0], v00000271d233af60_0, L_00000271d2387560;
L_00000271d2388500 .part v00000271d233af60_0, 15, 1;
LS_00000271d2387a60_0_0 .concat [ 1 1 1 1], L_00000271d2388500, L_00000271d2388500, L_00000271d2388500, L_00000271d2388500;
LS_00000271d2387a60_0_4 .concat [ 1 1 1 1], L_00000271d2388500, L_00000271d2388500, L_00000271d2388500, L_00000271d2388500;
LS_00000271d2387a60_0_8 .concat [ 1 1 1 1], L_00000271d2388500, L_00000271d2388500, L_00000271d2388500, L_00000271d2388500;
LS_00000271d2387a60_0_12 .concat [ 1 1 1 1], L_00000271d2388500, L_00000271d2388500, L_00000271d2388500, L_00000271d2388500;
L_00000271d2387a60 .concat [ 4 4 4 4], LS_00000271d2387a60_0_0, LS_00000271d2387a60_0_4, LS_00000271d2387a60_0_8, LS_00000271d2387a60_0_12;
L_00000271d238b340 .concat [ 16 16 0 0], v00000271d233af60_0, L_00000271d2387a60;
L_00000271d238ac60 .part v00000271d2338f80_0, 15, 1;
LS_00000271d2389f40_0_0 .concat [ 1 1 1 1], L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60;
LS_00000271d2389f40_0_4 .concat [ 1 1 1 1], L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60;
LS_00000271d2389f40_0_8 .concat [ 1 1 1 1], L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60;
LS_00000271d2389f40_0_12 .concat [ 1 1 1 1], L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60, L_00000271d238ac60;
L_00000271d2389f40 .concat [ 4 4 4 4], LS_00000271d2389f40_0_0, LS_00000271d2389f40_0_4, LS_00000271d2389f40_0_8, LS_00000271d2389f40_0_12;
L_00000271d2389220 .concat [ 16 16 0 0], v00000271d2338f80_0, L_00000271d2389f40;
L_00000271d238a1c0 .part v00000271d2339ca0_0, 15, 1;
LS_00000271d2389180_0_0 .concat [ 1 1 1 1], L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0;
LS_00000271d2389180_0_4 .concat [ 1 1 1 1], L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0;
LS_00000271d2389180_0_8 .concat [ 1 1 1 1], L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0;
LS_00000271d2389180_0_12 .concat [ 1 1 1 1], L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0, L_00000271d238a1c0;
L_00000271d2389180 .concat [ 4 4 4 4], LS_00000271d2389180_0_0, LS_00000271d2389180_0_4, LS_00000271d2389180_0_8, LS_00000271d2389180_0_12;
L_00000271d23892c0 .concat [ 16 16 0 0], v00000271d2339ca0_0, L_00000271d2389180;
L_00000271d238a9e0 .part v00000271d23390c0_0, 15, 1;
LS_00000271d238aa80_0_0 .concat [ 1 1 1 1], L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0;
LS_00000271d238aa80_0_4 .concat [ 1 1 1 1], L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0;
LS_00000271d238aa80_0_8 .concat [ 1 1 1 1], L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0;
LS_00000271d238aa80_0_12 .concat [ 1 1 1 1], L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0, L_00000271d238a9e0;
L_00000271d238aa80 .concat [ 4 4 4 4], LS_00000271d238aa80_0_0, LS_00000271d238aa80_0_4, LS_00000271d238aa80_0_8, LS_00000271d238aa80_0_12;
L_00000271d238abc0 .concat [ 16 16 0 0], v00000271d23390c0_0, L_00000271d238aa80;
S_00000271d22cb9b0 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239bbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239bb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2406510 .functor XNOR 1, L_00000271d239bbc0, L_00000271d239bb78, C4<0>, C4<0>;
L_00000271d24067b0 .functor XOR 1, L_00000271d240dc60, L_00000271d240c540, C4<0>, C4<0>;
v00000271d232e770_0 .net/2u *"_ivl_0", 0 0, L_00000271d239bb78;  1 drivers
v00000271d2330570_0 .net *"_ivl_11", 0 0, L_00000271d240d940;  1 drivers
v00000271d232e950_0 .net *"_ivl_12", 0 0, L_00000271d240c0e0;  1 drivers
v00000271d232ebd0_0 .net *"_ivl_14", 32 0, L_00000271d240bf00;  1 drivers
v00000271d232f850_0 .net *"_ivl_16", 32 0, L_00000271d240b6e0;  1 drivers
v00000271d232f8f0_0 .net *"_ivl_19", 0 0, L_00000271d240d440;  1 drivers
v00000271d232e3b0_0 .net *"_ivl_2", 0 0, L_00000271d2406510;  1 drivers
v00000271d2330610_0 .net *"_ivl_20", 0 0, L_00000271d240b960;  1 drivers
v00000271d232e9f0_0 .net *"_ivl_22", 32 0, L_00000271d240c2c0;  1 drivers
v00000271d232fad0_0 .net *"_ivl_25", 0 0, L_00000271d240d9e0;  1 drivers
v00000271d232ea90_0 .net *"_ivl_26", 0 0, L_00000271d240bbe0;  1 drivers
v00000271d232f170_0 .net *"_ivl_28", 32 0, L_00000271d240b820;  1 drivers
v00000271d232fb70_0 .net *"_ivl_30", 32 0, L_00000271d240c360;  1 drivers
v00000271d232fc10_0 .net *"_ivl_37", 0 0, L_00000271d240dc60;  1 drivers
v00000271d232f030_0 .net *"_ivl_39", 0 0, L_00000271d240c540;  1 drivers
v00000271d232f210_0 .net *"_ivl_5", 0 0, L_00000271d240b8c0;  1 drivers
v00000271d232fcb0_0 .net *"_ivl_6", 0 0, L_00000271d240c220;  1 drivers
v00000271d2330070_0 .net *"_ivl_8", 32 0, L_00000271d240bc80;  1 drivers
v00000271d232ec70_0 .net/s "a_in", 31 0, v00000271d2338d00_0;  1 drivers
v00000271d232f0d0_0 .net/s "b_in", 31 0, v00000271d233a240_0;  1 drivers
v00000271d2332cd0_0 .net "overflow", 0 0, L_00000271d24067b0;  1 drivers
v00000271d2332c30_0 .net "sub_n_add", 0 0, L_00000271d239bbc0;  1 drivers
v00000271d2332690_0 .net/s "sum_diff_out", 31 0, L_00000271d240baa0;  alias, 1 drivers
v00000271d2331f10_0 .net/s "temp_result_wide", 32 0, L_00000271d240b5a0;  1 drivers
L_00000271d240b8c0 .part v00000271d2338d00_0, 31, 1;
L_00000271d240c220 .concat [ 1 0 0 0], L_00000271d240b8c0;
L_00000271d240bc80 .concat [ 32 1 0 0], v00000271d2338d00_0, L_00000271d240c220;
L_00000271d240d940 .part v00000271d233a240_0, 31, 1;
L_00000271d240c0e0 .concat [ 1 0 0 0], L_00000271d240d940;
L_00000271d240bf00 .concat [ 32 1 0 0], v00000271d233a240_0, L_00000271d240c0e0;
L_00000271d240b6e0 .arith/sub 33, L_00000271d240bc80, L_00000271d240bf00;
L_00000271d240d440 .part v00000271d2338d00_0, 31, 1;
L_00000271d240b960 .concat [ 1 0 0 0], L_00000271d240d440;
L_00000271d240c2c0 .concat [ 32 1 0 0], v00000271d2338d00_0, L_00000271d240b960;
L_00000271d240d9e0 .part v00000271d233a240_0, 31, 1;
L_00000271d240bbe0 .concat [ 1 0 0 0], L_00000271d240d9e0;
L_00000271d240b820 .concat [ 32 1 0 0], v00000271d233a240_0, L_00000271d240bbe0;
L_00000271d240c360 .arith/sum 33, L_00000271d240c2c0, L_00000271d240b820;
L_00000271d240b5a0 .functor MUXZ 33, L_00000271d240c360, L_00000271d240b6e0, L_00000271d2406510, C4<>;
L_00000271d240baa0 .part L_00000271d240b5a0, 0, 32;
L_00000271d240dc60 .part L_00000271d240b5a0, 32, 1;
L_00000271d240c540 .part L_00000271d240baa0, 31, 1;
S_00000271d22cb820 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239b7d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405d30 .functor XNOR 1, L_00000271d239b860, L_00000271d239b7d0, C4<0>, C4<0>;
L_00000271d24059b0 .functor XOR 1, L_00000271d240aa60, L_00000271d2409480, C4<0>, C4<0>;
v00000271d2331d30_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b7d0;  1 drivers
v00000271d23313d0_0 .net *"_ivl_11", 0 0, L_00000271d2389360;  1 drivers
v00000271d23310b0_0 .net *"_ivl_12", 0 0, L_00000271d2389b80;  1 drivers
v00000271d2330a70_0 .net *"_ivl_14", 32 0, L_00000271d2389c20;  1 drivers
v00000271d2332eb0_0 .net *"_ivl_16", 32 0, L_00000271d240a920;  1 drivers
v00000271d2332050_0 .net *"_ivl_19", 0 0, L_00000271d240a6a0;  1 drivers
v00000271d2330890_0 .net *"_ivl_2", 0 0, L_00000271d2405d30;  1 drivers
v00000271d2332f50_0 .net *"_ivl_20", 0 0, L_00000271d240a9c0;  1 drivers
v00000271d2331330_0 .net *"_ivl_22", 32 0, L_00000271d2409f20;  1 drivers
v00000271d2330930_0 .net *"_ivl_25", 0 0, L_00000271d240ab00;  1 drivers
v00000271d23320f0_0 .net *"_ivl_26", 0 0, L_00000271d240a2e0;  1 drivers
v00000271d23309d0_0 .net *"_ivl_28", 32 0, L_00000271d240b1e0;  1 drivers
v00000271d2330c50_0 .net *"_ivl_30", 32 0, L_00000271d2409a20;  1 drivers
v00000271d2332730_0 .net *"_ivl_37", 0 0, L_00000271d240aa60;  1 drivers
v00000271d23325f0_0 .net *"_ivl_39", 0 0, L_00000271d2409480;  1 drivers
v00000271d2331790_0 .net *"_ivl_5", 0 0, L_00000271d2388fa0;  1 drivers
v00000271d2331510_0 .net *"_ivl_6", 0 0, L_00000271d2389040;  1 drivers
v00000271d2331fb0_0 .net *"_ivl_8", 32 0, L_00000271d23890e0;  1 drivers
v00000271d2330b10_0 .net/s "a_in", 31 0, v00000271d233a060_0;  1 drivers
L_00000271d239b818 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2330cf0_0 .net/s "b_in", 31 0, L_00000271d239b818;  1 drivers
v00000271d23329b0_0 .net "overflow", 0 0, L_00000271d24059b0;  1 drivers
v00000271d23327d0_0 .net "sub_n_add", 0 0, L_00000271d239b860;  1 drivers
v00000271d2330bb0_0 .net/s "sum_diff_out", 31 0, L_00000271d240af60;  alias, 1 drivers
v00000271d2331470_0 .net/s "temp_result_wide", 32 0, L_00000271d240a600;  1 drivers
L_00000271d2388fa0 .part v00000271d233a060_0, 31, 1;
L_00000271d2389040 .concat [ 1 0 0 0], L_00000271d2388fa0;
L_00000271d23890e0 .concat [ 32 1 0 0], v00000271d233a060_0, L_00000271d2389040;
L_00000271d2389360 .part L_00000271d239b818, 31, 1;
L_00000271d2389b80 .concat [ 1 0 0 0], L_00000271d2389360;
L_00000271d2389c20 .concat [ 32 1 0 0], L_00000271d239b818, L_00000271d2389b80;
L_00000271d240a920 .arith/sub 33, L_00000271d23890e0, L_00000271d2389c20;
L_00000271d240a6a0 .part v00000271d233a060_0, 31, 1;
L_00000271d240a9c0 .concat [ 1 0 0 0], L_00000271d240a6a0;
L_00000271d2409f20 .concat [ 32 1 0 0], v00000271d233a060_0, L_00000271d240a9c0;
L_00000271d240ab00 .part L_00000271d239b818, 31, 1;
L_00000271d240a2e0 .concat [ 1 0 0 0], L_00000271d240ab00;
L_00000271d240b1e0 .concat [ 32 1 0 0], L_00000271d239b818, L_00000271d240a2e0;
L_00000271d2409a20 .arith/sum 33, L_00000271d2409f20, L_00000271d240b1e0;
L_00000271d240a600 .functor MUXZ 33, L_00000271d2409a20, L_00000271d240a920, L_00000271d2405d30, C4<>;
L_00000271d240af60 .part L_00000271d240a600, 0, 32;
L_00000271d240aa60 .part L_00000271d240a600, 32, 1;
L_00000271d2409480 .part L_00000271d240af60, 31, 1;
S_00000271d22cbb40 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241990 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406580 .functor XNOR 1, L_00000271d2388dc0, L_00000271d239b4b8, C4<0>, C4<0>;
L_00000271d24064a0 .functor AND 1, L_00000271d2406580, L_00000271d23877e0, C4<1>, C4<1>;
L_00000271d239b500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405cc0 .functor XNOR 1, L_00000271d2388dc0, L_00000271d239b500, C4<0>, C4<0>;
L_00000271d2404ec0 .functor NOT 1, L_00000271d23867a0, C4<0>, C4<0>, C4<0>;
L_00000271d2405b00 .functor AND 1, L_00000271d2405cc0, L_00000271d2404ec0, C4<1>, C4<1>;
v00000271d2332230_0 .net/s *"_ivl_0", 63 0, L_00000271d23879c0;  1 drivers
v00000271d2331150_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b4b8;  1 drivers
v00000271d23311f0_0 .net *"_ivl_18", 0 0, L_00000271d2406580;  1 drivers
v00000271d23315b0_0 .net/s *"_ivl_2", 63 0, L_00000271d2387600;  1 drivers
v00000271d2332870_0 .net *"_ivl_21", 0 0, L_00000271d23877e0;  1 drivers
v00000271d2332190_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b500;  1 drivers
v00000271d23322d0_0 .net *"_ivl_26", 0 0, L_00000271d2405cc0;  1 drivers
v00000271d2332af0_0 .net *"_ivl_29", 0 0, L_00000271d23867a0;  1 drivers
v00000271d23307f0_0 .net *"_ivl_30", 0 0, L_00000271d2404ec0;  1 drivers
v00000271d2330d90_0 .net *"_ivl_6", 63 0, L_00000271d2388460;  1 drivers
v00000271d2331a10_0 .net *"_ivl_8", 55 0, L_00000271d2388d20;  1 drivers
v00000271d2330e30_0 .net/s "a_in", 31 0, L_00000271d2387740;  1 drivers
v00000271d2332370_0 .net/s "b_in", 31 0, L_00000271d238b340;  1 drivers
v00000271d2330ed0_0 .net "expected_sign", 0 0, L_00000271d2388dc0;  1 drivers
v00000271d2330f70_0 .net "msb_of_product_full", 23 0, L_00000271d2388e60;  1 drivers
v00000271d2331010_0 .net "overflow", 0 0, L_00000271d24064a0;  1 drivers
v00000271d2331290_0 .net/s "p_out", 31 0, L_00000271d23871a0;  alias, 1 drivers
v00000271d2331650_0 .net/s "product_full", 63 0, L_00000271d2387b00;  1 drivers
v00000271d23316f0_0 .net "underflow_q", 0 0, L_00000271d2405b00;  1 drivers
L_00000271d23879c0 .extend/s 64, L_00000271d2387740;
L_00000271d2387600 .extend/s 64, L_00000271d238b340;
L_00000271d2387b00 .arith/mult 64, L_00000271d23879c0, L_00000271d2387600;
L_00000271d2388d20 .part L_00000271d2387b00, 8, 56;
L_00000271d2388460 .extend/s 64, L_00000271d2388d20;
L_00000271d23871a0 .part L_00000271d2388460, 0, 32;
L_00000271d2388dc0 .part L_00000271d23871a0, 31, 1;
L_00000271d2388e60 .part L_00000271d2387b00, 40, 24;
L_00000271d23877e0 .reduce/or L_00000271d2388e60;
L_00000271d23867a0 .reduce/and L_00000271d2388e60;
S_00000271d22cbff0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239baa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239ba58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405550 .functor XNOR 1, L_00000271d239baa0, L_00000271d239ba58, C4<0>, C4<0>;
L_00000271d2406660 .functor XOR 1, L_00000271d2409c00, L_00000271d2409ca0, C4<0>, C4<0>;
v00000271d2332e10_0 .net/2u *"_ivl_0", 0 0, L_00000271d239ba58;  1 drivers
v00000271d2331830_0 .net *"_ivl_11", 0 0, L_00000271d24093e0;  1 drivers
v00000271d2331ab0_0 .net *"_ivl_12", 0 0, L_00000271d2408da0;  1 drivers
v00000271d2332d70_0 .net *"_ivl_14", 32 0, L_00000271d2408e40;  1 drivers
v00000271d23318d0_0 .net *"_ivl_16", 32 0, L_00000271d2409660;  1 drivers
v00000271d2332410_0 .net *"_ivl_19", 0 0, L_00000271d2409fc0;  1 drivers
v00000271d23324b0_0 .net *"_ivl_2", 0 0, L_00000271d2405550;  1 drivers
v00000271d2331970_0 .net *"_ivl_20", 0 0, L_00000271d2409ac0;  1 drivers
v00000271d2331b50_0 .net *"_ivl_22", 32 0, L_00000271d2409b60;  1 drivers
v00000271d2331bf0_0 .net *"_ivl_25", 0 0, L_00000271d2409700;  1 drivers
v00000271d2331c90_0 .net *"_ivl_26", 0 0, L_00000271d240a100;  1 drivers
v00000271d2331dd0_0 .net *"_ivl_28", 32 0, L_00000271d24097a0;  1 drivers
v00000271d2331e70_0 .net *"_ivl_30", 32 0, L_00000271d240a1a0;  1 drivers
v00000271d2332550_0 .net *"_ivl_37", 0 0, L_00000271d2409c00;  1 drivers
v00000271d2332910_0 .net *"_ivl_39", 0 0, L_00000271d2409ca0;  1 drivers
v00000271d2332a50_0 .net *"_ivl_5", 0 0, L_00000271d2409520;  1 drivers
v00000271d2332b90_0 .net *"_ivl_6", 0 0, L_00000271d2408ee0;  1 drivers
v00000271d233cb80_0 .net *"_ivl_8", 32 0, L_00000271d24095c0;  1 drivers
v00000271d233b820_0 .net/s "a_in", 31 0, v00000271d233ad80_0;  1 drivers
v00000271d233cc20_0 .net/s "b_in", 31 0, v00000271d2338bc0_0;  1 drivers
v00000271d233d120_0 .net "overflow", 0 0, L_00000271d2406660;  1 drivers
v00000271d233c540_0 .net "sub_n_add", 0 0, L_00000271d239baa0;  1 drivers
v00000271d233bd20_0 .net/s "sum_diff_out", 31 0, L_00000271d24098e0;  alias, 1 drivers
v00000271d233baa0_0 .net/s "temp_result_wide", 32 0, L_00000271d2408f80;  1 drivers
L_00000271d2409520 .part v00000271d233ad80_0, 31, 1;
L_00000271d2408ee0 .concat [ 1 0 0 0], L_00000271d2409520;
L_00000271d24095c0 .concat [ 32 1 0 0], v00000271d233ad80_0, L_00000271d2408ee0;
L_00000271d24093e0 .part v00000271d2338bc0_0, 31, 1;
L_00000271d2408da0 .concat [ 1 0 0 0], L_00000271d24093e0;
L_00000271d2408e40 .concat [ 32 1 0 0], v00000271d2338bc0_0, L_00000271d2408da0;
L_00000271d2409660 .arith/sub 33, L_00000271d24095c0, L_00000271d2408e40;
L_00000271d2409fc0 .part v00000271d233ad80_0, 31, 1;
L_00000271d2409ac0 .concat [ 1 0 0 0], L_00000271d2409fc0;
L_00000271d2409b60 .concat [ 32 1 0 0], v00000271d233ad80_0, L_00000271d2409ac0;
L_00000271d2409700 .part v00000271d2338bc0_0, 31, 1;
L_00000271d240a100 .concat [ 1 0 0 0], L_00000271d2409700;
L_00000271d24097a0 .concat [ 32 1 0 0], v00000271d2338bc0_0, L_00000271d240a100;
L_00000271d240a1a0 .arith/sum 33, L_00000271d2409b60, L_00000271d24097a0;
L_00000271d2408f80 .functor MUXZ 33, L_00000271d240a1a0, L_00000271d2409660, L_00000271d2405550, C4<>;
L_00000271d24098e0 .part L_00000271d2408f80, 0, 32;
L_00000271d2409c00 .part L_00000271d2408f80, 32, 1;
L_00000271d2409ca0 .part L_00000271d24098e0, 31, 1;
S_00000271d22cbe60 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241310 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406270 .functor XNOR 1, L_00000271d240a560, L_00000271d239b8a8, C4<0>, C4<0>;
L_00000271d2405a90 .functor AND 1, L_00000271d2406270, L_00000271d240b460, C4<1>, C4<1>;
L_00000271d239b8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405b70 .functor XNOR 1, L_00000271d240a560, L_00000271d239b8f0, C4<0>, C4<0>;
L_00000271d24052b0 .functor NOT 1, L_00000271d240b140, C4<0>, C4<0>, C4<0>;
L_00000271d2404e50 .functor AND 1, L_00000271d2405b70, L_00000271d24052b0, C4<1>, C4<1>;
v00000271d233c4a0_0 .net/s *"_ivl_0", 63 0, L_00000271d240ac40;  1 drivers
v00000271d233c5e0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b8a8;  1 drivers
v00000271d233b140_0 .net *"_ivl_18", 0 0, L_00000271d2406270;  1 drivers
v00000271d233b8c0_0 .net/s *"_ivl_2", 63 0, L_00000271d2409020;  1 drivers
v00000271d233b280_0 .net *"_ivl_21", 0 0, L_00000271d240b460;  1 drivers
v00000271d233d6c0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b8f0;  1 drivers
v00000271d233b6e0_0 .net *"_ivl_26", 0 0, L_00000271d2405b70;  1 drivers
v00000271d233b1e0_0 .net *"_ivl_29", 0 0, L_00000271d240b140;  1 drivers
v00000271d233b0a0_0 .net *"_ivl_30", 0 0, L_00000271d24052b0;  1 drivers
v00000271d233d1c0_0 .net *"_ivl_6", 63 0, L_00000271d240a380;  1 drivers
v00000271d233c860_0 .net *"_ivl_8", 55 0, L_00000271d240a4c0;  1 drivers
v00000271d233b960_0 .net/s "a_in", 31 0, v00000271d2339e80_0;  1 drivers
v00000271d233cd60_0 .net/s "b_in", 31 0, v00000271d2339e80_0;  alias, 1 drivers
v00000271d233cfe0_0 .net "expected_sign", 0 0, L_00000271d240a560;  1 drivers
v00000271d233b460_0 .net "msb_of_product_full", 23 0, L_00000271d240ace0;  1 drivers
v00000271d233cea0_0 .net "overflow", 0 0, L_00000271d2405a90;  1 drivers
v00000271d233bdc0_0 .net/s "p_out", 31 0, L_00000271d2409980;  alias, 1 drivers
v00000271d233bfa0_0 .net/s "product_full", 63 0, L_00000271d240b320;  1 drivers
v00000271d233be60_0 .net "underflow_q", 0 0, L_00000271d2404e50;  1 drivers
L_00000271d240ac40 .extend/s 64, v00000271d2339e80_0;
L_00000271d2409020 .extend/s 64, v00000271d2339e80_0;
L_00000271d240b320 .arith/mult 64, L_00000271d240ac40, L_00000271d2409020;
L_00000271d240a4c0 .part L_00000271d240b320, 8, 56;
L_00000271d240a380 .extend/s 64, L_00000271d240a4c0;
L_00000271d2409980 .part L_00000271d240a380, 0, 32;
L_00000271d240a560 .part L_00000271d2409980, 31, 1;
L_00000271d240ace0 .part L_00000271d240b320, 40, 24;
L_00000271d240b460 .reduce/or L_00000271d240ace0;
L_00000271d240b140 .reduce/and L_00000271d240ace0;
S_00000271d22cb370 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241390 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406200 .functor XNOR 1, L_00000271d2389720, L_00000271d239b548, C4<0>, C4<0>;
L_00000271d2405010 .functor AND 1, L_00000271d2406200, L_00000271d238ae40, C4<1>, C4<1>;
L_00000271d239b590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24063c0 .functor XNOR 1, L_00000271d2389720, L_00000271d239b590, C4<0>, C4<0>;
L_00000271d2406900 .functor NOT 1, L_00000271d238a3a0, C4<0>, C4<0>, C4<0>;
L_00000271d2405e80 .functor AND 1, L_00000271d24063c0, L_00000271d2406900, C4<1>, C4<1>;
v00000271d233d440_0 .net/s *"_ivl_0", 63 0, L_00000271d238b0c0;  1 drivers
v00000271d233bc80_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b548;  1 drivers
v00000271d233bf00_0 .net *"_ivl_18", 0 0, L_00000271d2406200;  1 drivers
v00000271d233c040_0 .net/s *"_ivl_2", 63 0, L_00000271d238ada0;  1 drivers
v00000271d233ba00_0 .net *"_ivl_21", 0 0, L_00000271d238ae40;  1 drivers
v00000271d233bb40_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b590;  1 drivers
v00000271d233d080_0 .net *"_ivl_26", 0 0, L_00000271d24063c0;  1 drivers
v00000271d233ca40_0 .net *"_ivl_29", 0 0, L_00000271d238a3a0;  1 drivers
v00000271d233c720_0 .net *"_ivl_30", 0 0, L_00000271d2406900;  1 drivers
v00000271d233ce00_0 .net *"_ivl_6", 63 0, L_00000271d238b160;  1 drivers
v00000271d233c400_0 .net *"_ivl_8", 55 0, L_00000271d238a260;  1 drivers
v00000271d233c680_0 .net/s "a_in", 31 0, L_00000271d2389220;  1 drivers
L_00000271d239b5d8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d233c7c0_0 .net/s "b_in", 31 0, L_00000271d239b5d8;  1 drivers
v00000271d233b320_0 .net "expected_sign", 0 0, L_00000271d2389720;  1 drivers
v00000271d233c900_0 .net "msb_of_product_full", 23 0, L_00000271d2389fe0;  1 drivers
v00000271d233cf40_0 .net "overflow", 0 0, L_00000271d2405010;  1 drivers
v00000271d233c9a0_0 .net/s "p_out", 31 0, L_00000271d238b5c0;  alias, 1 drivers
v00000271d233c360_0 .net/s "product_full", 63 0, L_00000271d238a440;  1 drivers
v00000271d233c0e0_0 .net "underflow_q", 0 0, L_00000271d2405e80;  1 drivers
L_00000271d238b0c0 .extend/s 64, L_00000271d2389220;
L_00000271d238ada0 .extend/s 64, L_00000271d239b5d8;
L_00000271d238a440 .arith/mult 64, L_00000271d238b0c0, L_00000271d238ada0;
L_00000271d238a260 .part L_00000271d238a440, 8, 56;
L_00000271d238b160 .extend/s 64, L_00000271d238a260;
L_00000271d238b5c0 .part L_00000271d238b160, 0, 32;
L_00000271d2389720 .part L_00000271d238b5c0, 31, 1;
L_00000271d2389fe0 .part L_00000271d238a440, 40, 24;
L_00000271d238ae40 .reduce/or L_00000271d2389fe0;
L_00000271d238a3a0 .reduce/and L_00000271d2389fe0;
S_00000271d22cd640 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d22413d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2405be0 .functor XNOR 1, L_00000271d24090c0, L_00000271d239b938, C4<0>, C4<0>;
L_00000271d2406820 .functor AND 1, L_00000271d2405be0, L_00000271d240a740, C4<1>, C4<1>;
L_00000271d239b980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405860 .functor XNOR 1, L_00000271d24090c0, L_00000271d239b980, C4<0>, C4<0>;
L_00000271d24051d0 .functor NOT 1, L_00000271d2409340, C4<0>, C4<0>, C4<0>;
L_00000271d2406350 .functor AND 1, L_00000271d2405860, L_00000271d24051d0, C4<1>, C4<1>;
v00000271d233cae0_0 .net/s *"_ivl_0", 63 0, L_00000271d240b280;  1 drivers
v00000271d233ccc0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b938;  1 drivers
v00000271d233b3c0_0 .net *"_ivl_18", 0 0, L_00000271d2405be0;  1 drivers
v00000271d233bbe0_0 .net/s *"_ivl_2", 63 0, L_00000271d240b000;  1 drivers
v00000271d233b500_0 .net *"_ivl_21", 0 0, L_00000271d240a740;  1 drivers
v00000271d233d620_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b980;  1 drivers
v00000271d233b5a0_0 .net *"_ivl_26", 0 0, L_00000271d2405860;  1 drivers
v00000271d233c180_0 .net *"_ivl_29", 0 0, L_00000271d2409340;  1 drivers
v00000271d233d260_0 .net *"_ivl_30", 0 0, L_00000271d24051d0;  1 drivers
v00000271d233d300_0 .net *"_ivl_6", 63 0, L_00000271d240a060;  1 drivers
v00000271d233c220_0 .net *"_ivl_8", 55 0, L_00000271d2409160;  1 drivers
v00000271d233c2c0_0 .net/s "a_in", 31 0, v00000271d233a100_0;  1 drivers
v00000271d233d3a0_0 .net/s "b_in", 31 0, v00000271d233a100_0;  alias, 1 drivers
v00000271d233d4e0_0 .net "expected_sign", 0 0, L_00000271d24090c0;  1 drivers
v00000271d233d580_0 .net "msb_of_product_full", 23 0, L_00000271d240a420;  1 drivers
v00000271d233d760_0 .net "overflow", 0 0, L_00000271d2406820;  1 drivers
v00000271d233b000_0 .net/s "p_out", 31 0, L_00000271d240b3c0;  alias, 1 drivers
v00000271d233b640_0 .net/s "product_full", 63 0, L_00000271d240a240;  1 drivers
v00000271d233b780_0 .net "underflow_q", 0 0, L_00000271d2406350;  1 drivers
L_00000271d240b280 .extend/s 64, v00000271d233a100_0;
L_00000271d240b000 .extend/s 64, v00000271d233a100_0;
L_00000271d240a240 .arith/mult 64, L_00000271d240b280, L_00000271d240b000;
L_00000271d2409160 .part L_00000271d240a240, 8, 56;
L_00000271d240a060 .extend/s 64, L_00000271d2409160;
L_00000271d240b3c0 .part L_00000271d240a060, 0, 32;
L_00000271d24090c0 .part L_00000271d240b3c0, 31, 1;
L_00000271d240a420 .part L_00000271d240a240, 40, 24;
L_00000271d240a740 .reduce/or L_00000271d240a420;
L_00000271d2409340 .reduce/and L_00000271d240a420;
S_00000271d22cc6a0 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239b620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405da0 .functor XNOR 1, L_00000271d239b6b0, L_00000271d239b620, C4<0>, C4<0>;
L_00000271d2405e10 .functor XOR 1, L_00000271d238b200, L_00000271d238a080, C4<0>, C4<0>;
v00000271d233dd00_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b620;  1 drivers
v00000271d233d800_0 .net *"_ivl_11", 0 0, L_00000271d2389cc0;  1 drivers
v00000271d233dda0_0 .net *"_ivl_12", 0 0, L_00000271d238af80;  1 drivers
v00000271d233d8a0_0 .net *"_ivl_14", 32 0, L_00000271d238aee0;  1 drivers
v00000271d233de40_0 .net *"_ivl_16", 32 0, L_00000271d2389ea0;  1 drivers
v00000271d233dc60_0 .net *"_ivl_19", 0 0, L_00000271d238a4e0;  1 drivers
v00000271d233dee0_0 .net *"_ivl_2", 0 0, L_00000271d2405da0;  1 drivers
v00000271d233d940_0 .net *"_ivl_20", 0 0, L_00000271d238ab20;  1 drivers
v00000271d233db20_0 .net *"_ivl_22", 32 0, L_00000271d238a6c0;  1 drivers
v00000271d233dbc0_0 .net *"_ivl_25", 0 0, L_00000271d23897c0;  1 drivers
v00000271d233d9e0_0 .net *"_ivl_26", 0 0, L_00000271d2388f00;  1 drivers
v00000271d233da80_0 .net *"_ivl_28", 32 0, L_00000271d238a300;  1 drivers
v00000271d2338440_0 .net *"_ivl_30", 32 0, L_00000271d2389e00;  1 drivers
v00000271d23384e0_0 .net *"_ivl_37", 0 0, L_00000271d238b200;  1 drivers
v00000271d23381c0_0 .net *"_ivl_39", 0 0, L_00000271d238a080;  1 drivers
v00000271d2336aa0_0 .net *"_ivl_5", 0 0, L_00000271d2389540;  1 drivers
v00000271d2336820_0 .net *"_ivl_6", 0 0, L_00000271d2389860;  1 drivers
v00000271d2337180_0 .net *"_ivl_8", 32 0, L_00000271d2389400;  1 drivers
v00000271d23372c0_0 .net/s "a_in", 31 0, L_00000271d23892c0;  1 drivers
L_00000271d239b668 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2337540_0 .net/s "b_in", 31 0, L_00000271d239b668;  1 drivers
v00000271d2337040_0 .net "overflow", 0 0, L_00000271d2405e10;  1 drivers
v00000271d23365a0_0 .net "sub_n_add", 0 0, L_00000271d239b6b0;  1 drivers
v00000271d23375e0_0 .net/s "sum_diff_out", 31 0, L_00000271d238ad00;  alias, 1 drivers
v00000271d2338580_0 .net/s "temp_result_wide", 32 0, L_00000271d238a760;  1 drivers
L_00000271d2389540 .part L_00000271d23892c0, 31, 1;
L_00000271d2389860 .concat [ 1 0 0 0], L_00000271d2389540;
L_00000271d2389400 .concat [ 32 1 0 0], L_00000271d23892c0, L_00000271d2389860;
L_00000271d2389cc0 .part L_00000271d239b668, 31, 1;
L_00000271d238af80 .concat [ 1 0 0 0], L_00000271d2389cc0;
L_00000271d238aee0 .concat [ 32 1 0 0], L_00000271d239b668, L_00000271d238af80;
L_00000271d2389ea0 .arith/sub 33, L_00000271d2389400, L_00000271d238aee0;
L_00000271d238a4e0 .part L_00000271d23892c0, 31, 1;
L_00000271d238ab20 .concat [ 1 0 0 0], L_00000271d238a4e0;
L_00000271d238a6c0 .concat [ 32 1 0 0], L_00000271d23892c0, L_00000271d238ab20;
L_00000271d23897c0 .part L_00000271d239b668, 31, 1;
L_00000271d2388f00 .concat [ 1 0 0 0], L_00000271d23897c0;
L_00000271d238a300 .concat [ 32 1 0 0], L_00000271d239b668, L_00000271d2388f00;
L_00000271d2389e00 .arith/sum 33, L_00000271d238a6c0, L_00000271d238a300;
L_00000271d238a760 .functor MUXZ 33, L_00000271d2389e00, L_00000271d2389ea0, L_00000271d2405da0, C4<>;
L_00000271d238ad00 .part L_00000271d238a760, 0, 32;
L_00000271d238b200 .part L_00000271d238a760, 32, 1;
L_00000271d238a080 .part L_00000271d238ad00, 31, 1;
S_00000271d22cd320 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239bb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239bae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24050f0 .functor XNOR 1, L_00000271d239bb30, L_00000271d239bae8, C4<0>, C4<0>;
L_00000271d2405ef0 .functor XOR 1, L_00000271d240d1c0, L_00000271d240bdc0, C4<0>, C4<0>;
v00000271d2336640_0 .net/2u *"_ivl_0", 0 0, L_00000271d239bae8;  1 drivers
v00000271d23386c0_0 .net *"_ivl_11", 0 0, L_00000271d240c680;  1 drivers
v00000271d2337680_0 .net *"_ivl_12", 0 0, L_00000271d240d120;  1 drivers
v00000271d2338760_0 .net *"_ivl_14", 32 0, L_00000271d240dbc0;  1 drivers
v00000271d2336b40_0 .net *"_ivl_16", 32 0, L_00000271d240c5e0;  1 drivers
v00000271d2338120_0 .net *"_ivl_19", 0 0, L_00000271d240ba00;  1 drivers
v00000271d2337b80_0 .net *"_ivl_2", 0 0, L_00000271d24050f0;  1 drivers
v00000271d2337d60_0 .net *"_ivl_20", 0 0, L_00000271d240bb40;  1 drivers
v00000271d2337cc0_0 .net *"_ivl_22", 32 0, L_00000271d240d4e0;  1 drivers
v00000271d2337720_0 .net *"_ivl_25", 0 0, L_00000271d240d760;  1 drivers
v00000271d2336d20_0 .net *"_ivl_26", 0 0, L_00000271d240d3a0;  1 drivers
v00000271d2336000_0 .net *"_ivl_28", 32 0, L_00000271d240d800;  1 drivers
v00000271d23377c0_0 .net *"_ivl_30", 32 0, L_00000271d240db20;  1 drivers
v00000271d23363c0_0 .net *"_ivl_37", 0 0, L_00000271d240d1c0;  1 drivers
v00000271d2338620_0 .net *"_ivl_39", 0 0, L_00000271d240bdc0;  1 drivers
v00000271d2336be0_0 .net *"_ivl_5", 0 0, L_00000271d2409de0;  1 drivers
v00000271d2337860_0 .net *"_ivl_6", 0 0, L_00000271d2409e80;  1 drivers
v00000271d23370e0_0 .net *"_ivl_8", 32 0, L_00000271d240cae0;  1 drivers
v00000271d2336dc0_0 .net/s "a_in", 31 0, v00000271d2339200_0;  1 drivers
v00000271d23360a0_0 .net/s "b_in", 31 0, v00000271d233a2e0_0;  1 drivers
v00000271d2337900_0 .net "overflow", 0 0, L_00000271d2405ef0;  1 drivers
v00000271d23379a0_0 .net "sub_n_add", 0 0, L_00000271d239bb30;  1 drivers
v00000271d2336c80_0 .net/s "sum_diff_out", 31 0, L_00000271d240cea0;  alias, 1 drivers
v00000271d23366e0_0 .net/s "temp_result_wide", 32 0, L_00000271d240d8a0;  1 drivers
L_00000271d2409de0 .part v00000271d2339200_0, 31, 1;
L_00000271d2409e80 .concat [ 1 0 0 0], L_00000271d2409de0;
L_00000271d240cae0 .concat [ 32 1 0 0], v00000271d2339200_0, L_00000271d2409e80;
L_00000271d240c680 .part v00000271d233a2e0_0, 31, 1;
L_00000271d240d120 .concat [ 1 0 0 0], L_00000271d240c680;
L_00000271d240dbc0 .concat [ 32 1 0 0], v00000271d233a2e0_0, L_00000271d240d120;
L_00000271d240c5e0 .arith/sub 33, L_00000271d240cae0, L_00000271d240dbc0;
L_00000271d240ba00 .part v00000271d2339200_0, 31, 1;
L_00000271d240bb40 .concat [ 1 0 0 0], L_00000271d240ba00;
L_00000271d240d4e0 .concat [ 32 1 0 0], v00000271d2339200_0, L_00000271d240bb40;
L_00000271d240d760 .part v00000271d233a2e0_0, 31, 1;
L_00000271d240d3a0 .concat [ 1 0 0 0], L_00000271d240d760;
L_00000271d240d800 .concat [ 32 1 0 0], v00000271d233a2e0_0, L_00000271d240d3a0;
L_00000271d240db20 .arith/sum 33, L_00000271d240d4e0, L_00000271d240d800;
L_00000271d240d8a0 .functor MUXZ 33, L_00000271d240db20, L_00000271d240c5e0, L_00000271d24050f0, C4<>;
L_00000271d240cea0 .part L_00000271d240d8a0, 0, 32;
L_00000271d240d1c0 .part L_00000271d240d8a0, 32, 1;
L_00000271d240bdc0 .part L_00000271d240cea0, 31, 1;
S_00000271d22cdaf0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241410 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d24066d0 .functor XNOR 1, L_00000271d2409200, L_00000271d239b9c8, C4<0>, C4<0>;
L_00000271d2405c50 .functor AND 1, L_00000271d24066d0, L_00000271d240a880, C4<1>, C4<1>;
L_00000271d239ba10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2406740 .functor XNOR 1, L_00000271d2409200, L_00000271d239ba10, C4<0>, C4<0>;
L_00000271d2404f30 .functor NOT 1, L_00000271d24092a0, C4<0>, C4<0>, C4<0>;
L_00000271d2405080 .functor AND 1, L_00000271d2406740, L_00000271d2404f30, C4<1>, C4<1>;
v00000271d2336140_0 .net/s *"_ivl_0", 63 0, L_00000271d240aec0;  1 drivers
v00000271d23361e0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b9c8;  1 drivers
v00000271d2336960_0 .net *"_ivl_18", 0 0, L_00000271d24066d0;  1 drivers
v00000271d2337e00_0 .net/s *"_ivl_2", 63 0, L_00000271d240ad80;  1 drivers
v00000271d2337fe0_0 .net *"_ivl_21", 0 0, L_00000271d240a880;  1 drivers
v00000271d2338300_0 .net/2u *"_ivl_24", 0 0, L_00000271d239ba10;  1 drivers
v00000271d2337360_0 .net *"_ivl_26", 0 0, L_00000271d2406740;  1 drivers
v00000271d2337ea0_0 .net *"_ivl_29", 0 0, L_00000271d24092a0;  1 drivers
v00000271d2336280_0 .net *"_ivl_30", 0 0, L_00000271d2404f30;  1 drivers
v00000271d2336e60_0 .net *"_ivl_6", 63 0, L_00000271d240b0a0;  1 drivers
v00000271d2337a40_0 .net *"_ivl_8", 55 0, L_00000271d240ae20;  1 drivers
v00000271d2336780_0 .net/s "a_in", 31 0, v00000271d2339520_0;  1 drivers
v00000271d2336a00_0 .net/s "b_in", 31 0, v00000271d2339520_0;  alias, 1 drivers
v00000271d2336f00_0 .net "expected_sign", 0 0, L_00000271d2409200;  1 drivers
v00000271d2337ae0_0 .net "msb_of_product_full", 23 0, L_00000271d2409840;  1 drivers
v00000271d2336320_0 .net "overflow", 0 0, L_00000271d2405c50;  1 drivers
v00000271d2336460_0 .net/s "p_out", 31 0, L_00000271d240b500;  alias, 1 drivers
v00000271d23368c0_0 .net/s "product_full", 63 0, L_00000271d240a7e0;  1 drivers
v00000271d2336500_0 .net "underflow_q", 0 0, L_00000271d2405080;  1 drivers
L_00000271d240aec0 .extend/s 64, v00000271d2339520_0;
L_00000271d240ad80 .extend/s 64, v00000271d2339520_0;
L_00000271d240a7e0 .arith/mult 64, L_00000271d240aec0, L_00000271d240ad80;
L_00000271d240ae20 .part L_00000271d240a7e0, 8, 56;
L_00000271d240b0a0 .extend/s 64, L_00000271d240ae20;
L_00000271d240b500 .part L_00000271d240b0a0, 0, 32;
L_00000271d2409200 .part L_00000271d240b500, 31, 1;
L_00000271d2409840 .part L_00000271d240a7e0, 40, 24;
L_00000271d240a880 .reduce/or L_00000271d2409840;
L_00000271d24092a0 .reduce/and L_00000271d2409840;
S_00000271d22cd000 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000271d22cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239b6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405470 .functor XNOR 1, L_00000271d239b788, L_00000271d239b6f8, C4<0>, C4<0>;
L_00000271d2404de0 .functor XOR 1, L_00000271d238b660, L_00000271d2389ae0, C4<0>, C4<0>;
v00000271d2337c20_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b6f8;  1 drivers
v00000271d2336fa0_0 .net *"_ivl_11", 0 0, L_00000271d238a580;  1 drivers
v00000271d2337220_0 .net *"_ivl_12", 0 0, L_00000271d23894a0;  1 drivers
v00000271d2337400_0 .net *"_ivl_14", 32 0, L_00000271d23899a0;  1 drivers
v00000271d2337f40_0 .net *"_ivl_16", 32 0, L_00000271d23895e0;  1 drivers
v00000271d2338080_0 .net *"_ivl_19", 0 0, L_00000271d238b2a0;  1 drivers
v00000271d23383a0_0 .net *"_ivl_2", 0 0, L_00000271d2405470;  1 drivers
v00000271d23374a0_0 .net *"_ivl_20", 0 0, L_00000271d238b3e0;  1 drivers
v00000271d2338260_0 .net *"_ivl_22", 32 0, L_00000271d238a800;  1 drivers
v00000271d2339a20_0 .net *"_ivl_25", 0 0, L_00000271d2389680;  1 drivers
v00000271d2339020_0 .net *"_ivl_26", 0 0, L_00000271d2389a40;  1 drivers
v00000271d2338da0_0 .net *"_ivl_28", 32 0, L_00000271d238b480;  1 drivers
v00000271d2339d40_0 .net *"_ivl_30", 32 0, L_00000271d238b520;  1 drivers
v00000271d233aba0_0 .net *"_ivl_37", 0 0, L_00000271d238b660;  1 drivers
v00000271d233a1a0_0 .net *"_ivl_39", 0 0, L_00000271d2389ae0;  1 drivers
v00000271d233aec0_0 .net *"_ivl_5", 0 0, L_00000271d2389900;  1 drivers
v00000271d23395c0_0 .net *"_ivl_6", 0 0, L_00000271d238a120;  1 drivers
v00000271d2339ac0_0 .net *"_ivl_8", 32 0, L_00000271d238b020;  1 drivers
v00000271d233a4c0_0 .net/s "a_in", 31 0, L_00000271d238abc0;  1 drivers
L_00000271d239b740 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2338e40_0 .net/s "b_in", 31 0, L_00000271d239b740;  1 drivers
v00000271d233aa60_0 .net "overflow", 0 0, L_00000271d2404de0;  1 drivers
v00000271d233a380_0 .net "sub_n_add", 0 0, L_00000271d239b788;  1 drivers
v00000271d233a560_0 .net/s "sum_diff_out", 31 0, L_00000271d238a8a0;  alias, 1 drivers
v00000271d233a600_0 .net/s "temp_result_wide", 32 0, L_00000271d2389d60;  1 drivers
L_00000271d2389900 .part L_00000271d238abc0, 31, 1;
L_00000271d238a120 .concat [ 1 0 0 0], L_00000271d2389900;
L_00000271d238b020 .concat [ 32 1 0 0], L_00000271d238abc0, L_00000271d238a120;
L_00000271d238a580 .part L_00000271d239b740, 31, 1;
L_00000271d23894a0 .concat [ 1 0 0 0], L_00000271d238a580;
L_00000271d23899a0 .concat [ 32 1 0 0], L_00000271d239b740, L_00000271d23894a0;
L_00000271d23895e0 .arith/sub 33, L_00000271d238b020, L_00000271d23899a0;
L_00000271d238b2a0 .part L_00000271d238abc0, 31, 1;
L_00000271d238b3e0 .concat [ 1 0 0 0], L_00000271d238b2a0;
L_00000271d238a800 .concat [ 32 1 0 0], L_00000271d238abc0, L_00000271d238b3e0;
L_00000271d2389680 .part L_00000271d239b740, 31, 1;
L_00000271d2389a40 .concat [ 1 0 0 0], L_00000271d2389680;
L_00000271d238b480 .concat [ 32 1 0 0], L_00000271d239b740, L_00000271d2389a40;
L_00000271d238b520 .arith/sum 33, L_00000271d238a800, L_00000271d238b480;
L_00000271d2389d60 .functor MUXZ 33, L_00000271d238b520, L_00000271d23895e0, L_00000271d2405470, C4<>;
L_00000271d238a8a0 .part L_00000271d2389d60, 0, 32;
L_00000271d238b660 .part L_00000271d2389d60, 32, 1;
L_00000271d2389ae0 .part L_00000271d238a8a0, 31, 1;
S_00000271d22cc9c0 .scope module, "func_b_grad" "func" 8 317, 11 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000271d2096090 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000271d20960c8 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000271d2096100 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000271d2096138 .param/l "DONE" 1 11 48, C4<101>;
P_00000271d2096170 .param/l "IDLE" 1 11 43, C4<000>;
P_00000271d20961a8 .param/l "INIT" 1 11 44, C4<001>;
P_00000271d20961e0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000271d2096218 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000271d2096250 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000271d2096288 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000271d2352a30_0 .net *"_ivl_1", 0 0, L_00000271d240d620;  1 drivers
v00000271d23536b0_0 .net *"_ivl_13", 0 0, L_00000271d240d260;  1 drivers
v00000271d2354010_0 .net *"_ivl_14", 15 0, L_00000271d240d300;  1 drivers
v00000271d2353bb0_0 .net *"_ivl_2", 15 0, L_00000271d240bd20;  1 drivers
v00000271d2353250_0 .net *"_ivl_21", 0 0, L_00000271d2410460;  1 drivers
v00000271d2354970_0 .net *"_ivl_22", 15 0, L_00000271d240df80;  1 drivers
v00000271d2352df0_0 .net *"_ivl_31", 0 0, L_00000271d240f2e0;  1 drivers
v00000271d2352e90_0 .net *"_ivl_32", 15 0, L_00000271d240dda0;  1 drivers
v00000271d23537f0_0 .net *"_ivl_7", 0 0, L_00000271d240c040;  1 drivers
v00000271d2354bf0_0 .net *"_ivl_8", 15 0, L_00000271d240c400;  1 drivers
v00000271d2354c90_0 .net/s "a_in", 15 0, v00000271d236cfb0_0;  1 drivers
v00000271d2354dd0_0 .var/s "a_in_buffer", 15 0;
v00000271d2354fb0_0 .net/s "b_in", 15 0, v00000271d23706b0_0;  1 drivers
v00000271d2354330_0 .var/s "b_in_buffer", 15 0;
v00000271d2352ad0_0 .net/s "c_in", 15 0, v00000271d236edb0_0;  alias, 1 drivers
v00000271d2353110_0 .var/s "c_in_buffer", 15 0;
v00000271d2353a70_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d2354e70_0 .var "curr_state", 2 0;
v00000271d2354470_0 .net/s "d_in", 15 0, v00000271d2370a70_0;  alias, 1 drivers
v00000271d2354510_0 .var/s "d_in_buffer", 15 0;
v00000271d2354f10_0 .net/s "final_value", 31 0, L_00000271d2413e80;  1 drivers
v00000271d2353b10_0 .var "func_done", 0 0;
v00000271d2352850_0 .var "next_state", 2 0;
v00000271d23528f0_0 .var "overflow", 0 0;
v00000271d2352990_0 .net "rst_n", 0 0, v00000271d236e9f0_0;  alias, 1 drivers
v00000271d2352c10_0 .net "start_func", 0 0, v00000271d2370cf0_0;  alias, 1 drivers
v00000271d2352fd0_0 .net/s "term1", 31 0, L_00000271d240fb00;  1 drivers
v00000271d2352cb0_0 .net/s "term1_partial", 31 0, L_00000271d240da80;  1 drivers
v00000271d2353070_0 .var/s "term1_partial_reg", 31 0;
v00000271d23532f0_0 .net/s "term1_plus_term2", 31 0, L_00000271d2411a40;  1 drivers
v00000271d2353390_0 .var/s "term1_plus_term2_reg", 31 0;
v00000271d23550f0_0 .var/s "term1_reg", 31 0;
v00000271d2357490_0 .net/s "term2", 31 0, L_00000271d2411360;  1 drivers
v00000271d2357530_0 .net/s "term2_partial", 31 0, L_00000271d240cc20;  1 drivers
v00000271d2357210_0 .var/s "term2_partial_reg", 31 0;
v00000271d2355af0_0 .var/s "term2_reg", 31 0;
v00000271d2355e10_0 .net/s "term3", 31 0, L_00000271d2411720;  1 drivers
v00000271d2355410_0 .net/s "term3_partial", 31 0, L_00000271d240f4c0;  1 drivers
v00000271d2355230_0 .var/s "term3_partial_reg", 31 0;
v00000271d2356950_0 .net/s "term3_plus_term4", 31 0, L_00000271d24130c0;  1 drivers
v00000271d2356630_0 .var/s "term3_plus_term4_reg", 31 0;
v00000271d2355370_0 .var/s "term3_reg", 31 0;
v00000271d2356590_0 .net/s "term4", 31 0, L_00000271d2412300;  1 drivers
v00000271d23554b0_0 .net/s "term4_partial", 31 0, L_00000271d240fce0;  1 drivers
v00000271d2356810_0 .var/s "term4_partial_reg", 31 0;
v00000271d2357350_0 .var/s "term4_reg", 31 0;
v00000271d2355190_0 .var/s "z_out", 31 0;
E_00000271d2241510 .event anyedge, v00000271d2354e70_0, v00000271d23389e0_0;
L_00000271d240d620 .part v00000271d2354330_0, 15, 1;
LS_00000271d240bd20_0_0 .concat [ 1 1 1 1], L_00000271d240d620, L_00000271d240d620, L_00000271d240d620, L_00000271d240d620;
LS_00000271d240bd20_0_4 .concat [ 1 1 1 1], L_00000271d240d620, L_00000271d240d620, L_00000271d240d620, L_00000271d240d620;
LS_00000271d240bd20_0_8 .concat [ 1 1 1 1], L_00000271d240d620, L_00000271d240d620, L_00000271d240d620, L_00000271d240d620;
LS_00000271d240bd20_0_12 .concat [ 1 1 1 1], L_00000271d240d620, L_00000271d240d620, L_00000271d240d620, L_00000271d240d620;
L_00000271d240bd20 .concat [ 4 4 4 4], LS_00000271d240bd20_0_0, LS_00000271d240bd20_0_4, LS_00000271d240bd20_0_8, LS_00000271d240bd20_0_12;
L_00000271d240cb80 .concat [ 16 16 0 0], v00000271d2354330_0, L_00000271d240bd20;
L_00000271d240c040 .part v00000271d2354330_0, 15, 1;
LS_00000271d240c400_0_0 .concat [ 1 1 1 1], L_00000271d240c040, L_00000271d240c040, L_00000271d240c040, L_00000271d240c040;
LS_00000271d240c400_0_4 .concat [ 1 1 1 1], L_00000271d240c040, L_00000271d240c040, L_00000271d240c040, L_00000271d240c040;
LS_00000271d240c400_0_8 .concat [ 1 1 1 1], L_00000271d240c040, L_00000271d240c040, L_00000271d240c040, L_00000271d240c040;
LS_00000271d240c400_0_12 .concat [ 1 1 1 1], L_00000271d240c040, L_00000271d240c040, L_00000271d240c040, L_00000271d240c040;
L_00000271d240c400 .concat [ 4 4 4 4], LS_00000271d240c400_0_0, LS_00000271d240c400_0_4, LS_00000271d240c400_0_8, LS_00000271d240c400_0_12;
L_00000271d240cf40 .concat [ 16 16 0 0], v00000271d2354330_0, L_00000271d240c400;
L_00000271d240d260 .part v00000271d2354510_0, 15, 1;
LS_00000271d240d300_0_0 .concat [ 1 1 1 1], L_00000271d240d260, L_00000271d240d260, L_00000271d240d260, L_00000271d240d260;
LS_00000271d240d300_0_4 .concat [ 1 1 1 1], L_00000271d240d260, L_00000271d240d260, L_00000271d240d260, L_00000271d240d260;
LS_00000271d240d300_0_8 .concat [ 1 1 1 1], L_00000271d240d260, L_00000271d240d260, L_00000271d240d260, L_00000271d240d260;
LS_00000271d240d300_0_12 .concat [ 1 1 1 1], L_00000271d240d260, L_00000271d240d260, L_00000271d240d260, L_00000271d240d260;
L_00000271d240d300 .concat [ 4 4 4 4], LS_00000271d240d300_0_0, LS_00000271d240d300_0_4, LS_00000271d240d300_0_8, LS_00000271d240d300_0_12;
L_00000271d2410280 .concat [ 16 16 0 0], v00000271d2354510_0, L_00000271d240d300;
L_00000271d2410460 .part v00000271d2353110_0, 15, 1;
LS_00000271d240df80_0_0 .concat [ 1 1 1 1], L_00000271d2410460, L_00000271d2410460, L_00000271d2410460, L_00000271d2410460;
LS_00000271d240df80_0_4 .concat [ 1 1 1 1], L_00000271d2410460, L_00000271d2410460, L_00000271d2410460, L_00000271d2410460;
LS_00000271d240df80_0_8 .concat [ 1 1 1 1], L_00000271d2410460, L_00000271d2410460, L_00000271d2410460, L_00000271d2410460;
LS_00000271d240df80_0_12 .concat [ 1 1 1 1], L_00000271d2410460, L_00000271d2410460, L_00000271d2410460, L_00000271d2410460;
L_00000271d240df80 .concat [ 4 4 4 4], LS_00000271d240df80_0_0, LS_00000271d240df80_0_4, LS_00000271d240df80_0_8, LS_00000271d240df80_0_12;
L_00000271d240e980 .concat [ 16 16 0 0], v00000271d2353110_0, L_00000271d240df80;
L_00000271d240f2e0 .part v00000271d2354dd0_0, 15, 1;
LS_00000271d240dda0_0_0 .concat [ 1 1 1 1], L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0;
LS_00000271d240dda0_0_4 .concat [ 1 1 1 1], L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0;
LS_00000271d240dda0_0_8 .concat [ 1 1 1 1], L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0;
LS_00000271d240dda0_0_12 .concat [ 1 1 1 1], L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0, L_00000271d240f2e0;
L_00000271d240dda0 .concat [ 4 4 4 4], LS_00000271d240dda0_0_0, LS_00000271d240dda0_0_4, LS_00000271d240dda0_0_8, LS_00000271d240dda0_0_12;
L_00000271d240e480 .concat [ 16 16 0 0], v00000271d2354dd0_0, L_00000271d240dda0;
S_00000271d22cd190 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c2c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2406970 .functor XNOR 1, L_00000271d239c310, L_00000271d239c2c8, C4<0>, C4<0>;
L_00000271d24082d0 .functor XOR 1, L_00000271d2414ec0, L_00000271d2415280, C4<0>, C4<0>;
v00000271d2339700_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c2c8;  1 drivers
v00000271d23397a0_0 .net *"_ivl_11", 0 0, L_00000271d2414380;  1 drivers
v00000271d2344550_0 .net *"_ivl_12", 0 0, L_00000271d2413980;  1 drivers
v00000271d2344410_0 .net *"_ivl_14", 32 0, L_00000271d24132a0;  1 drivers
v00000271d23442d0_0 .net *"_ivl_16", 32 0, L_00000271d2413660;  1 drivers
v00000271d2344a50_0 .net *"_ivl_19", 0 0, L_00000271d2413480;  1 drivers
v00000271d23445f0_0 .net *"_ivl_2", 0 0, L_00000271d2406970;  1 drivers
v00000271d23431f0_0 .net *"_ivl_20", 0 0, L_00000271d2413fc0;  1 drivers
v00000271d23438d0_0 .net *"_ivl_22", 32 0, L_00000271d2414ce0;  1 drivers
v00000271d23444b0_0 .net *"_ivl_25", 0 0, L_00000271d2414560;  1 drivers
v00000271d23447d0_0 .net *"_ivl_26", 0 0, L_00000271d2415460;  1 drivers
v00000271d23430b0_0 .net *"_ivl_28", 32 0, L_00000271d2413520;  1 drivers
v00000271d2345090_0 .net *"_ivl_30", 32 0, L_00000271d24151e0;  1 drivers
v00000271d2345770_0 .net *"_ivl_37", 0 0, L_00000271d2414ec0;  1 drivers
v00000271d2343650_0 .net *"_ivl_39", 0 0, L_00000271d2415280;  1 drivers
v00000271d23454f0_0 .net *"_ivl_5", 0 0, L_00000271d2414d80;  1 drivers
v00000271d2344ff0_0 .net *"_ivl_6", 0 0, L_00000271d2413700;  1 drivers
v00000271d23435b0_0 .net *"_ivl_8", 32 0, L_00000271d24137a0;  1 drivers
v00000271d2344730_0 .net/s "a_in", 31 0, v00000271d2353390_0;  1 drivers
v00000271d2343790_0 .net/s "b_in", 31 0, v00000271d2356630_0;  1 drivers
v00000271d2343bf0_0 .net "overflow", 0 0, L_00000271d24082d0;  1 drivers
v00000271d2344690_0 .net "sub_n_add", 0 0, L_00000271d239c310;  1 drivers
v00000271d2343830_0 .net/s "sum_diff_out", 31 0, L_00000271d2413e80;  alias, 1 drivers
v00000271d2344870_0 .net/s "temp_result_wide", 32 0, L_00000271d2414f60;  1 drivers
L_00000271d2414d80 .part v00000271d2353390_0, 31, 1;
L_00000271d2413700 .concat [ 1 0 0 0], L_00000271d2414d80;
L_00000271d24137a0 .concat [ 32 1 0 0], v00000271d2353390_0, L_00000271d2413700;
L_00000271d2414380 .part v00000271d2356630_0, 31, 1;
L_00000271d2413980 .concat [ 1 0 0 0], L_00000271d2414380;
L_00000271d24132a0 .concat [ 32 1 0 0], v00000271d2356630_0, L_00000271d2413980;
L_00000271d2413660 .arith/sub 33, L_00000271d24137a0, L_00000271d24132a0;
L_00000271d2413480 .part v00000271d2353390_0, 31, 1;
L_00000271d2413fc0 .concat [ 1 0 0 0], L_00000271d2413480;
L_00000271d2414ce0 .concat [ 32 1 0 0], v00000271d2353390_0, L_00000271d2413fc0;
L_00000271d2414560 .part v00000271d2356630_0, 31, 1;
L_00000271d2415460 .concat [ 1 0 0 0], L_00000271d2414560;
L_00000271d2413520 .concat [ 32 1 0 0], v00000271d2356630_0, L_00000271d2415460;
L_00000271d24151e0 .arith/sum 33, L_00000271d2414ce0, L_00000271d2413520;
L_00000271d2414f60 .functor MUXZ 33, L_00000271d24151e0, L_00000271d2413660, L_00000271d2406970, C4<>;
L_00000271d2413e80 .part L_00000271d2414f60, 0, 32;
L_00000271d2414ec0 .part L_00000271d2414f60, 32, 1;
L_00000271d2415280 .part L_00000271d2413e80, 31, 1;
S_00000271d22cde10 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239bfb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239bf20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405780 .functor XNOR 1, L_00000271d239bfb0, L_00000271d239bf20, C4<0>, C4<0>;
L_00000271d24057f0 .functor XOR 1, L_00000271d240fec0, L_00000271d240e660, C4<0>, C4<0>;
v00000271d2343970_0 .net/2u *"_ivl_0", 0 0, L_00000271d239bf20;  1 drivers
v00000271d2344190_0 .net *"_ivl_11", 0 0, L_00000271d240efc0;  1 drivers
v00000271d2345590_0 .net *"_ivl_12", 0 0, L_00000271d240f7e0;  1 drivers
v00000271d2344910_0 .net *"_ivl_14", 32 0, L_00000271d240f880;  1 drivers
v00000271d2343330_0 .net *"_ivl_16", 32 0, L_00000271d240e3e0;  1 drivers
v00000271d2343b50_0 .net *"_ivl_19", 0 0, L_00000271d240e7a0;  1 drivers
v00000271d23449b0_0 .net *"_ivl_2", 0 0, L_00000271d2405780;  1 drivers
v00000271d2344af0_0 .net *"_ivl_20", 0 0, L_00000271d240fd80;  1 drivers
v00000271d2345310_0 .net *"_ivl_22", 32 0, L_00000271d240e520;  1 drivers
v00000271d2344b90_0 .net *"_ivl_25", 0 0, L_00000271d240ea20;  1 drivers
v00000271d23436f0_0 .net *"_ivl_26", 0 0, L_00000271d240f100;  1 drivers
v00000271d2343a10_0 .net *"_ivl_28", 32 0, L_00000271d240fe20;  1 drivers
v00000271d2343ab0_0 .net *"_ivl_30", 32 0, L_00000271d240eac0;  1 drivers
v00000271d2343470_0 .net *"_ivl_37", 0 0, L_00000271d240fec0;  1 drivers
v00000271d2343010_0 .net *"_ivl_39", 0 0, L_00000271d240e660;  1 drivers
v00000271d2343c90_0 .net *"_ivl_5", 0 0, L_00000271d240fc40;  1 drivers
v00000271d2343290_0 .net *"_ivl_6", 0 0, L_00000271d240de40;  1 drivers
v00000271d2344c30_0 .net *"_ivl_8", 32 0, L_00000271d240f740;  1 drivers
v00000271d2343d30_0 .net/s "a_in", 31 0, v00000271d2353070_0;  1 drivers
L_00000271d239bf68 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2344cd0_0 .net/s "b_in", 31 0, L_00000271d239bf68;  1 drivers
v00000271d2344d70_0 .net "overflow", 0 0, L_00000271d24057f0;  1 drivers
v00000271d2344230_0 .net "sub_n_add", 0 0, L_00000271d239bfb0;  1 drivers
v00000271d2344e10_0 .net/s "sum_diff_out", 31 0, L_00000271d240fb00;  alias, 1 drivers
v00000271d2345130_0 .net/s "temp_result_wide", 32 0, L_00000271d240fa60;  1 drivers
L_00000271d240fc40 .part v00000271d2353070_0, 31, 1;
L_00000271d240de40 .concat [ 1 0 0 0], L_00000271d240fc40;
L_00000271d240f740 .concat [ 32 1 0 0], v00000271d2353070_0, L_00000271d240de40;
L_00000271d240efc0 .part L_00000271d239bf68, 31, 1;
L_00000271d240f7e0 .concat [ 1 0 0 0], L_00000271d240efc0;
L_00000271d240f880 .concat [ 32 1 0 0], L_00000271d239bf68, L_00000271d240f7e0;
L_00000271d240e3e0 .arith/sub 33, L_00000271d240f740, L_00000271d240f880;
L_00000271d240e7a0 .part v00000271d2353070_0, 31, 1;
L_00000271d240fd80 .concat [ 1 0 0 0], L_00000271d240e7a0;
L_00000271d240e520 .concat [ 32 1 0 0], v00000271d2353070_0, L_00000271d240fd80;
L_00000271d240ea20 .part L_00000271d239bf68, 31, 1;
L_00000271d240f100 .concat [ 1 0 0 0], L_00000271d240ea20;
L_00000271d240fe20 .concat [ 32 1 0 0], L_00000271d239bf68, L_00000271d240f100;
L_00000271d240eac0 .arith/sum 33, L_00000271d240e520, L_00000271d240fe20;
L_00000271d240fa60 .functor MUXZ 33, L_00000271d240eac0, L_00000271d240e3e0, L_00000271d2405780, C4<>;
L_00000271d240fb00 .part L_00000271d240fa60, 0, 32;
L_00000271d240fec0 .part L_00000271d240fa60, 32, 1;
L_00000271d240e660 .part L_00000271d240fb00, 31, 1;
S_00000271d22cd4b0 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241c90 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239bc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d24056a0 .functor XNOR 1, L_00000271d240d580, L_00000271d239bc08, C4<0>, C4<0>;
L_00000271d24060b0 .functor AND 1, L_00000271d24056a0, L_00000271d240dd00, C4<1>, C4<1>;
L_00000271d239bc50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24054e0 .functor XNOR 1, L_00000271d240d580, L_00000271d239bc50, C4<0>, C4<0>;
L_00000271d2405f60 .functor NOT 1, L_00000271d240b780, C4<0>, C4<0>, C4<0>;
L_00000271d24062e0 .functor AND 1, L_00000271d24054e0, L_00000271d2405f60, C4<1>, C4<1>;
v00000271d2344050_0 .net/s *"_ivl_0", 63 0, L_00000271d240c180;  1 drivers
v00000271d2343dd0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239bc08;  1 drivers
v00000271d2344eb0_0 .net *"_ivl_18", 0 0, L_00000271d24056a0;  1 drivers
v00000271d2344f50_0 .net/s *"_ivl_2", 63 0, L_00000271d240cd60;  1 drivers
v00000271d2344370_0 .net *"_ivl_21", 0 0, L_00000271d240dd00;  1 drivers
v00000271d2343e70_0 .net/2u *"_ivl_24", 0 0, L_00000271d239bc50;  1 drivers
v00000271d23453b0_0 .net *"_ivl_26", 0 0, L_00000271d24054e0;  1 drivers
v00000271d2343f10_0 .net *"_ivl_29", 0 0, L_00000271d240b780;  1 drivers
v00000271d23456d0_0 .net *"_ivl_30", 0 0, L_00000271d2405f60;  1 drivers
v00000271d23451d0_0 .net *"_ivl_6", 63 0, L_00000271d240c7c0;  1 drivers
v00000271d2343150_0 .net *"_ivl_8", 55 0, L_00000271d240b640;  1 drivers
v00000271d2345450_0 .net/s "a_in", 31 0, L_00000271d240cb80;  1 drivers
v00000271d23433d0_0 .net/s "b_in", 31 0, L_00000271d240cf40;  1 drivers
v00000271d2343510_0 .net "expected_sign", 0 0, L_00000271d240d580;  1 drivers
v00000271d2343fb0_0 .net "msb_of_product_full", 23 0, L_00000271d240be60;  1 drivers
v00000271d23440f0_0 .net "overflow", 0 0, L_00000271d24060b0;  1 drivers
v00000271d2345270_0 .net/s "p_out", 31 0, L_00000271d240da80;  alias, 1 drivers
v00000271d2345630_0 .net/s "product_full", 63 0, L_00000271d240bfa0;  1 drivers
v00000271d2345a90_0 .net "underflow_q", 0 0, L_00000271d24062e0;  1 drivers
L_00000271d240c180 .extend/s 64, L_00000271d240cb80;
L_00000271d240cd60 .extend/s 64, L_00000271d240cf40;
L_00000271d240bfa0 .arith/mult 64, L_00000271d240c180, L_00000271d240cd60;
L_00000271d240b640 .part L_00000271d240bfa0, 8, 56;
L_00000271d240c7c0 .extend/s 64, L_00000271d240b640;
L_00000271d240da80 .part L_00000271d240c7c0, 0, 32;
L_00000271d240d580 .part L_00000271d240da80, 31, 1;
L_00000271d240be60 .part L_00000271d240bfa0, 40, 24;
L_00000271d240dd00 .reduce/or L_00000271d240be60;
L_00000271d240b780 .reduce/and L_00000271d240be60;
S_00000271d22cd7d0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407fc0 .functor XNOR 1, L_00000271d239c1f0, L_00000271d239c1a8, C4<0>, C4<0>;
L_00000271d2407d90 .functor XOR 1, L_00000271d2411fe0, L_00000271d24128a0, C4<0>, C4<0>;
v00000271d2345e50_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c1a8;  1 drivers
v00000271d2345950_0 .net *"_ivl_11", 0 0, L_00000271d2412620;  1 drivers
v00000271d2345ef0_0 .net *"_ivl_12", 0 0, L_00000271d2411f40;  1 drivers
v00000271d2345810_0 .net *"_ivl_14", 32 0, L_00000271d24123a0;  1 drivers
v00000271d2345b30_0 .net *"_ivl_16", 32 0, L_00000271d2410e60;  1 drivers
v00000271d2345bd0_0 .net *"_ivl_19", 0 0, L_00000271d2412580;  1 drivers
v00000271d2345c70_0 .net *"_ivl_2", 0 0, L_00000271d2407fc0;  1 drivers
v00000271d23459f0_0 .net *"_ivl_20", 0 0, L_00000271d2410f00;  1 drivers
v00000271d2345d10_0 .net *"_ivl_22", 32 0, L_00000271d2410fa0;  1 drivers
v00000271d2345db0_0 .net *"_ivl_25", 0 0, L_00000271d2411040;  1 drivers
v00000271d23458b0_0 .net *"_ivl_26", 0 0, L_00000271d24117c0;  1 drivers
v00000271d233feb0_0 .net *"_ivl_28", 32 0, L_00000271d24114a0;  1 drivers
v00000271d233edd0_0 .net *"_ivl_30", 32 0, L_00000271d2410820;  1 drivers
v00000271d233ed30_0 .net *"_ivl_37", 0 0, L_00000271d2411fe0;  1 drivers
v00000271d233eab0_0 .net *"_ivl_39", 0 0, L_00000271d24128a0;  1 drivers
v00000271d233ff50_0 .net *"_ivl_5", 0 0, L_00000271d24105a0;  1 drivers
v00000271d233f730_0 .net *"_ivl_6", 0 0, L_00000271d2411cc0;  1 drivers
v00000271d233fd70_0 .net *"_ivl_8", 32 0, L_00000271d2411540;  1 drivers
v00000271d233f0f0_0 .net/s "a_in", 31 0, v00000271d23550f0_0;  1 drivers
v00000271d233f7d0_0 .net/s "b_in", 31 0, v00000271d2355af0_0;  1 drivers
v00000271d233fe10_0 .net "overflow", 0 0, L_00000271d2407d90;  1 drivers
v00000271d2340270_0 .net "sub_n_add", 0 0, L_00000271d239c1f0;  1 drivers
v00000271d233fff0_0 .net/s "sum_diff_out", 31 0, L_00000271d2411a40;  alias, 1 drivers
v00000271d233e150_0 .net/s "temp_result_wide", 32 0, L_00000271d24124e0;  1 drivers
L_00000271d24105a0 .part v00000271d23550f0_0, 31, 1;
L_00000271d2411cc0 .concat [ 1 0 0 0], L_00000271d24105a0;
L_00000271d2411540 .concat [ 32 1 0 0], v00000271d23550f0_0, L_00000271d2411cc0;
L_00000271d2412620 .part v00000271d2355af0_0, 31, 1;
L_00000271d2411f40 .concat [ 1 0 0 0], L_00000271d2412620;
L_00000271d24123a0 .concat [ 32 1 0 0], v00000271d2355af0_0, L_00000271d2411f40;
L_00000271d2410e60 .arith/sub 33, L_00000271d2411540, L_00000271d24123a0;
L_00000271d2412580 .part v00000271d23550f0_0, 31, 1;
L_00000271d2410f00 .concat [ 1 0 0 0], L_00000271d2412580;
L_00000271d2410fa0 .concat [ 32 1 0 0], v00000271d23550f0_0, L_00000271d2410f00;
L_00000271d2411040 .part v00000271d2355af0_0, 31, 1;
L_00000271d24117c0 .concat [ 1 0 0 0], L_00000271d2411040;
L_00000271d24114a0 .concat [ 32 1 0 0], v00000271d2355af0_0, L_00000271d24117c0;
L_00000271d2410820 .arith/sum 33, L_00000271d2410fa0, L_00000271d24114a0;
L_00000271d24124e0 .functor MUXZ 33, L_00000271d2410820, L_00000271d2410e60, L_00000271d2407fc0, C4<>;
L_00000271d2411a40 .part L_00000271d24124e0, 0, 32;
L_00000271d2411fe0 .part L_00000271d24124e0, 32, 1;
L_00000271d24128a0 .part L_00000271d2411a40, 31, 1;
S_00000271d22ce130 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241490 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239bff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406190 .functor XNOR 1, L_00000271d24108c0, L_00000271d239bff8, C4<0>, C4<0>;
L_00000271d2406ba0 .functor AND 1, L_00000271d2406190, L_00000271d2412d00, C4<1>, C4<1>;
L_00000271d239c040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24079a0 .functor XNOR 1, L_00000271d24108c0, L_00000271d239c040, C4<0>, C4<0>;
L_00000271d24075b0 .functor NOT 1, L_00000271d24106e0, C4<0>, C4<0>, C4<0>;
L_00000271d2407310 .functor AND 1, L_00000271d24079a0, L_00000271d24075b0, C4<1>, C4<1>;
v00000271d23406d0_0 .net/s *"_ivl_0", 63 0, L_00000271d2411d60;  1 drivers
v00000271d233e010_0 .net/2u *"_ivl_16", 0 0, L_00000271d239bff8;  1 drivers
v00000271d233e970_0 .net *"_ivl_18", 0 0, L_00000271d2406190;  1 drivers
v00000271d2340090_0 .net/s *"_ivl_2", 63 0, L_00000271d2410d20;  1 drivers
v00000271d2340130_0 .net *"_ivl_21", 0 0, L_00000271d2412d00;  1 drivers
v00000271d2340310_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c040;  1 drivers
v00000271d233f370_0 .net *"_ivl_26", 0 0, L_00000271d24079a0;  1 drivers
v00000271d23401d0_0 .net *"_ivl_29", 0 0, L_00000271d24106e0;  1 drivers
v00000271d233e1f0_0 .net *"_ivl_30", 0 0, L_00000271d24075b0;  1 drivers
v00000271d233ee70_0 .net *"_ivl_6", 63 0, L_00000271d2410960;  1 drivers
v00000271d233f870_0 .net *"_ivl_8", 55 0, L_00000271d2411e00;  1 drivers
v00000271d233e6f0_0 .net/s "a_in", 31 0, v00000271d2357210_0;  1 drivers
v00000271d233ea10_0 .net/s "b_in", 31 0, v00000271d2357210_0;  alias, 1 drivers
v00000271d233eb50_0 .net "expected_sign", 0 0, L_00000271d24108c0;  1 drivers
v00000271d233fa50_0 .net "msb_of_product_full", 23 0, L_00000271d2411860;  1 drivers
v00000271d233e290_0 .net "overflow", 0 0, L_00000271d2406ba0;  1 drivers
v00000271d2340770_0 .net/s "p_out", 31 0, L_00000271d2411360;  alias, 1 drivers
v00000271d233e8d0_0 .net/s "product_full", 63 0, L_00000271d24112c0;  1 drivers
v00000271d233e510_0 .net "underflow_q", 0 0, L_00000271d2407310;  1 drivers
L_00000271d2411d60 .extend/s 64, v00000271d2357210_0;
L_00000271d2410d20 .extend/s 64, v00000271d2357210_0;
L_00000271d24112c0 .arith/mult 64, L_00000271d2411d60, L_00000271d2410d20;
L_00000271d2411e00 .part L_00000271d24112c0, 8, 56;
L_00000271d2410960 .extend/s 64, L_00000271d2411e00;
L_00000271d2411360 .part L_00000271d2410960, 0, 32;
L_00000271d24108c0 .part L_00000271d2411360, 31, 1;
L_00000271d2411860 .part L_00000271d24112c0, 40, 24;
L_00000271d2412d00 .reduce/or L_00000271d2411860;
L_00000271d24106e0 .reduce/and L_00000271d2411860;
S_00000271d22cd960 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241e10 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239bc98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2405240 .functor XNOR 1, L_00000271d240ce00, L_00000271d239bc98, C4<0>, C4<0>;
L_00000271d2405390 .functor AND 1, L_00000271d2405240, L_00000271d240d080, C4<1>, C4<1>;
L_00000271d239bce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405320 .functor XNOR 1, L_00000271d240ce00, L_00000271d239bce0, C4<0>, C4<0>;
L_00000271d2405fd0 .functor NOT 1, L_00000271d240d6c0, C4<0>, C4<0>, C4<0>;
L_00000271d2406040 .functor AND 1, L_00000271d2405320, L_00000271d2405fd0, C4<1>, C4<1>;
v00000271d233ebf0_0 .net/s *"_ivl_0", 63 0, L_00000271d240c4a0;  1 drivers
v00000271d233ec90_0 .net/2u *"_ivl_16", 0 0, L_00000271d239bc98;  1 drivers
v00000271d233f410_0 .net *"_ivl_18", 0 0, L_00000271d2405240;  1 drivers
v00000271d233f910_0 .net/s *"_ivl_2", 63 0, L_00000271d240c900;  1 drivers
v00000271d233e0b0_0 .net *"_ivl_21", 0 0, L_00000271d240d080;  1 drivers
v00000271d23403b0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239bce0;  1 drivers
v00000271d233e330_0 .net *"_ivl_26", 0 0, L_00000271d2405320;  1 drivers
v00000271d233ef10_0 .net *"_ivl_29", 0 0, L_00000271d240d6c0;  1 drivers
v00000271d233e3d0_0 .net *"_ivl_30", 0 0, L_00000271d2405fd0;  1 drivers
v00000271d233f190_0 .net *"_ivl_6", 63 0, L_00000271d240ca40;  1 drivers
v00000271d233efb0_0 .net *"_ivl_8", 55 0, L_00000271d240c9a0;  1 drivers
v00000271d233f5f0_0 .net/s "a_in", 31 0, L_00000271d2410280;  1 drivers
L_00000271d239bd28 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d233f9b0_0 .net/s "b_in", 31 0, L_00000271d239bd28;  1 drivers
v00000271d2340450_0 .net "expected_sign", 0 0, L_00000271d240ce00;  1 drivers
v00000271d233f050_0 .net "msb_of_product_full", 23 0, L_00000271d240cfe0;  1 drivers
v00000271d233faf0_0 .net "overflow", 0 0, L_00000271d2405390;  1 drivers
v00000271d233e790_0 .net/s "p_out", 31 0, L_00000271d240cc20;  alias, 1 drivers
v00000271d23404f0_0 .net/s "product_full", 63 0, L_00000271d240c860;  1 drivers
v00000271d2340590_0 .net "underflow_q", 0 0, L_00000271d2406040;  1 drivers
L_00000271d240c4a0 .extend/s 64, L_00000271d2410280;
L_00000271d240c900 .extend/s 64, L_00000271d239bd28;
L_00000271d240c860 .arith/mult 64, L_00000271d240c4a0, L_00000271d240c900;
L_00000271d240c9a0 .part L_00000271d240c860, 8, 56;
L_00000271d240ca40 .extend/s 64, L_00000271d240c9a0;
L_00000271d240cc20 .part L_00000271d240ca40, 0, 32;
L_00000271d240ce00 .part L_00000271d240cc20, 31, 1;
L_00000271d240cfe0 .part L_00000271d240c860, 40, 24;
L_00000271d240d080 .reduce/or L_00000271d240cfe0;
L_00000271d240d6c0 .reduce/and L_00000271d240cfe0;
S_00000271d22cc380 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241550 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2407cb0 .functor XNOR 1, L_00000271d2412b20, L_00000271d239c088, C4<0>, C4<0>;
L_00000271d2407d20 .functor AND 1, L_00000271d2407cb0, L_00000271d2411ea0, C4<1>, C4<1>;
L_00000271d239c0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407a10 .functor XNOR 1, L_00000271d2412b20, L_00000271d239c0d0, C4<0>, C4<0>;
L_00000271d2406ac0 .functor NOT 1, L_00000271d2412800, C4<0>, C4<0>, C4<0>;
L_00000271d2406c10 .functor AND 1, L_00000271d2407a10, L_00000271d2406ac0, C4<1>, C4<1>;
v00000271d233f2d0_0 .net/s *"_ivl_0", 63 0, L_00000271d2410b40;  1 drivers
v00000271d2340630_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c088;  1 drivers
v00000271d233e470_0 .net *"_ivl_18", 0 0, L_00000271d2407cb0;  1 drivers
v00000271d233f550_0 .net/s *"_ivl_2", 63 0, L_00000271d24119a0;  1 drivers
v00000271d233e5b0_0 .net *"_ivl_21", 0 0, L_00000271d2411ea0;  1 drivers
v00000271d233fb90_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c0d0;  1 drivers
v00000271d233e650_0 .net *"_ivl_26", 0 0, L_00000271d2407a10;  1 drivers
v00000271d233f690_0 .net *"_ivl_29", 0 0, L_00000271d2412800;  1 drivers
v00000271d233fc30_0 .net *"_ivl_30", 0 0, L_00000271d2406ac0;  1 drivers
v00000271d233fcd0_0 .net *"_ivl_6", 63 0, L_00000271d2411c20;  1 drivers
v00000271d233e830_0 .net *"_ivl_8", 55 0, L_00000271d2411900;  1 drivers
v00000271d233f230_0 .net/s "a_in", 31 0, v00000271d2355230_0;  1 drivers
v00000271d233f4b0_0 .net/s "b_in", 31 0, v00000271d2355230_0;  alias, 1 drivers
v00000271d2341850_0 .net "expected_sign", 0 0, L_00000271d2412b20;  1 drivers
v00000271d23412b0_0 .net "msb_of_product_full", 23 0, L_00000271d2412760;  1 drivers
v00000271d23409f0_0 .net "overflow", 0 0, L_00000271d2407d20;  1 drivers
v00000271d2342a70_0 .net/s "p_out", 31 0, L_00000271d2411720;  alias, 1 drivers
v00000271d2342570_0 .net/s "product_full", 63 0, L_00000271d2411b80;  1 drivers
v00000271d23424d0_0 .net "underflow_q", 0 0, L_00000271d2406c10;  1 drivers
L_00000271d2410b40 .extend/s 64, v00000271d2355230_0;
L_00000271d24119a0 .extend/s 64, v00000271d2355230_0;
L_00000271d2411b80 .arith/mult 64, L_00000271d2410b40, L_00000271d24119a0;
L_00000271d2411900 .part L_00000271d2411b80, 8, 56;
L_00000271d2411c20 .extend/s 64, L_00000271d2411900;
L_00000271d2411720 .part L_00000271d2411c20, 0, 32;
L_00000271d2412b20 .part L_00000271d2411720, 31, 1;
L_00000271d2412760 .part L_00000271d2411b80, 40, 24;
L_00000271d2411ea0 .reduce/or L_00000271d2412760;
L_00000271d2412800 .reduce/and L_00000271d2412760;
S_00000271d22ccb50 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239be00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239bd70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2406120 .functor XNOR 1, L_00000271d239be00, L_00000271d239bd70, C4<0>, C4<0>;
L_00000271d24055c0 .functor XOR 1, L_00000271d240dee0, L_00000271d240e700, C4<0>, C4<0>;
v00000271d2340f90_0 .net/2u *"_ivl_0", 0 0, L_00000271d239bd70;  1 drivers
v00000271d2341030_0 .net *"_ivl_11", 0 0, L_00000271d240f600;  1 drivers
v00000271d2342c50_0 .net *"_ivl_12", 0 0, L_00000271d240e160;  1 drivers
v00000271d2342070_0 .net *"_ivl_14", 32 0, L_00000271d240ee80;  1 drivers
v00000271d2342b10_0 .net *"_ivl_16", 32 0, L_00000271d240f060;  1 drivers
v00000271d23415d0_0 .net *"_ivl_19", 0 0, L_00000271d240ede0;  1 drivers
v00000271d2340bd0_0 .net *"_ivl_2", 0 0, L_00000271d2406120;  1 drivers
v00000271d2342930_0 .net *"_ivl_20", 0 0, L_00000271d240ed40;  1 drivers
v00000271d2342cf0_0 .net *"_ivl_22", 32 0, L_00000271d240e0c0;  1 drivers
v00000271d2341df0_0 .net *"_ivl_25", 0 0, L_00000271d240f920;  1 drivers
v00000271d2340b30_0 .net *"_ivl_26", 0 0, L_00000271d240f1a0;  1 drivers
v00000271d2341d50_0 .net *"_ivl_28", 32 0, L_00000271d240ec00;  1 drivers
v00000271d2340c70_0 .net *"_ivl_30", 32 0, L_00000271d240eb60;  1 drivers
v00000271d2341fd0_0 .net *"_ivl_37", 0 0, L_00000271d240dee0;  1 drivers
v00000271d2342bb0_0 .net *"_ivl_39", 0 0, L_00000271d240e700;  1 drivers
v00000271d23408b0_0 .net *"_ivl_5", 0 0, L_00000271d2410140;  1 drivers
v00000271d2341670_0 .net *"_ivl_6", 0 0, L_00000271d240f420;  1 drivers
v00000271d2342250_0 .net *"_ivl_8", 32 0, L_00000271d240f380;  1 drivers
v00000271d2341710_0 .net/s "a_in", 31 0, L_00000271d240e980;  1 drivers
L_00000271d239bdb8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2340db0_0 .net/s "b_in", 31 0, L_00000271d239bdb8;  1 drivers
v00000271d23418f0_0 .net "overflow", 0 0, L_00000271d24055c0;  1 drivers
v00000271d2341350_0 .net "sub_n_add", 0 0, L_00000271d239be00;  1 drivers
v00000271d2340e50_0 .net/s "sum_diff_out", 31 0, L_00000271d240f4c0;  alias, 1 drivers
v00000271d2342d90_0 .net/s "temp_result_wide", 32 0, L_00000271d240e340;  1 drivers
L_00000271d2410140 .part L_00000271d240e980, 31, 1;
L_00000271d240f420 .concat [ 1 0 0 0], L_00000271d2410140;
L_00000271d240f380 .concat [ 32 1 0 0], L_00000271d240e980, L_00000271d240f420;
L_00000271d240f600 .part L_00000271d239bdb8, 31, 1;
L_00000271d240e160 .concat [ 1 0 0 0], L_00000271d240f600;
L_00000271d240ee80 .concat [ 32 1 0 0], L_00000271d239bdb8, L_00000271d240e160;
L_00000271d240f060 .arith/sub 33, L_00000271d240f380, L_00000271d240ee80;
L_00000271d240ede0 .part L_00000271d240e980, 31, 1;
L_00000271d240ed40 .concat [ 1 0 0 0], L_00000271d240ede0;
L_00000271d240e0c0 .concat [ 32 1 0 0], L_00000271d240e980, L_00000271d240ed40;
L_00000271d240f920 .part L_00000271d239bdb8, 31, 1;
L_00000271d240f1a0 .concat [ 1 0 0 0], L_00000271d240f920;
L_00000271d240ec00 .concat [ 32 1 0 0], L_00000271d239bdb8, L_00000271d240f1a0;
L_00000271d240eb60 .arith/sum 33, L_00000271d240e0c0, L_00000271d240ec00;
L_00000271d240e340 .functor MUXZ 33, L_00000271d240eb60, L_00000271d240f060, L_00000271d2406120, C4<>;
L_00000271d240f4c0 .part L_00000271d240e340, 0, 32;
L_00000271d240dee0 .part L_00000271d240e340, 32, 1;
L_00000271d240e700 .part L_00000271d240f4c0, 31, 1;
S_00000271d22cdc80 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408110 .functor XNOR 1, L_00000271d239c280, L_00000271d239c238, C4<0>, C4<0>;
L_00000271d2407bd0 .functor XOR 1, L_00000271d24144c0, L_00000271d2413020, C4<0>, C4<0>;
v00000271d2341530_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c238;  1 drivers
v00000271d23429d0_0 .net *"_ivl_11", 0 0, L_00000271d2411ae0;  1 drivers
v00000271d23417b0_0 .net *"_ivl_12", 0 0, L_00000271d2412080;  1 drivers
v00000271d2342e30_0 .net *"_ivl_14", 32 0, L_00000271d24129e0;  1 drivers
v00000271d23413f0_0 .net *"_ivl_16", 32 0, L_00000271d2410aa0;  1 drivers
v00000271d2341490_0 .net *"_ivl_19", 0 0, L_00000271d2411180;  1 drivers
v00000271d2341990_0 .net *"_ivl_2", 0 0, L_00000271d2408110;  1 drivers
v00000271d2341a30_0 .net *"_ivl_20", 0 0, L_00000271d2411220;  1 drivers
v00000271d2341f30_0 .net *"_ivl_22", 32 0, L_00000271d2412120;  1 drivers
v00000271d2341e90_0 .net *"_ivl_25", 0 0, L_00000271d24121c0;  1 drivers
v00000271d2342750_0 .net *"_ivl_26", 0 0, L_00000271d2412260;  1 drivers
v00000271d2340950_0 .net *"_ivl_28", 32 0, L_00000271d2412a80;  1 drivers
v00000271d23410d0_0 .net *"_ivl_30", 32 0, L_00000271d24126c0;  1 drivers
v00000271d2340a90_0 .net *"_ivl_37", 0 0, L_00000271d24144c0;  1 drivers
v00000271d2342ed0_0 .net *"_ivl_39", 0 0, L_00000271d2413020;  1 drivers
v00000271d2340ef0_0 .net *"_ivl_5", 0 0, L_00000271d2412940;  1 drivers
v00000271d2341cb0_0 .net *"_ivl_6", 0 0, L_00000271d2410a00;  1 drivers
v00000271d2342f70_0 .net *"_ivl_8", 32 0, L_00000271d2412440;  1 drivers
v00000271d2340810_0 .net/s "a_in", 31 0, v00000271d2355370_0;  1 drivers
v00000271d2340d10_0 .net/s "b_in", 31 0, v00000271d2357350_0;  1 drivers
v00000271d2342110_0 .net "overflow", 0 0, L_00000271d2407bd0;  1 drivers
v00000271d2341ad0_0 .net "sub_n_add", 0 0, L_00000271d239c280;  1 drivers
v00000271d23427f0_0 .net/s "sum_diff_out", 31 0, L_00000271d24130c0;  alias, 1 drivers
v00000271d2341170_0 .net/s "temp_result_wide", 32 0, L_00000271d2412bc0;  1 drivers
L_00000271d2412940 .part v00000271d2355370_0, 31, 1;
L_00000271d2410a00 .concat [ 1 0 0 0], L_00000271d2412940;
L_00000271d2412440 .concat [ 32 1 0 0], v00000271d2355370_0, L_00000271d2410a00;
L_00000271d2411ae0 .part v00000271d2357350_0, 31, 1;
L_00000271d2412080 .concat [ 1 0 0 0], L_00000271d2411ae0;
L_00000271d24129e0 .concat [ 32 1 0 0], v00000271d2357350_0, L_00000271d2412080;
L_00000271d2410aa0 .arith/sub 33, L_00000271d2412440, L_00000271d24129e0;
L_00000271d2411180 .part v00000271d2355370_0, 31, 1;
L_00000271d2411220 .concat [ 1 0 0 0], L_00000271d2411180;
L_00000271d2412120 .concat [ 32 1 0 0], v00000271d2355370_0, L_00000271d2411220;
L_00000271d24121c0 .part v00000271d2357350_0, 31, 1;
L_00000271d2412260 .concat [ 1 0 0 0], L_00000271d24121c0;
L_00000271d2412a80 .concat [ 32 1 0 0], v00000271d2357350_0, L_00000271d2412260;
L_00000271d24126c0 .arith/sum 33, L_00000271d2412120, L_00000271d2412a80;
L_00000271d2412bc0 .functor MUXZ 33, L_00000271d24126c0, L_00000271d2410aa0, L_00000271d2408110, C4<>;
L_00000271d24130c0 .part L_00000271d2412bc0, 0, 32;
L_00000271d24144c0 .part L_00000271d2412bc0, 32, 1;
L_00000271d2413020 .part L_00000271d24130c0, 31, 1;
S_00000271d22cdfa0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d22416d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2407e70 .functor XNOR 1, L_00000271d24115e0, L_00000271d239c118, C4<0>, C4<0>;
L_00000271d2407a80 .functor AND 1, L_00000271d2407e70, L_00000271d2411400, C4<1>, C4<1>;
L_00000271d239c160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407af0 .functor XNOR 1, L_00000271d24115e0, L_00000271d239c160, C4<0>, C4<0>;
L_00000271d2407230 .functor NOT 1, L_00000271d2410be0, C4<0>, C4<0>, C4<0>;
L_00000271d2407380 .functor AND 1, L_00000271d2407af0, L_00000271d2407230, C4<1>, C4<1>;
v00000271d2341210_0 .net/s *"_ivl_0", 63 0, L_00000271d2412c60;  1 drivers
v00000271d2341b70_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c118;  1 drivers
v00000271d23422f0_0 .net *"_ivl_18", 0 0, L_00000271d2407e70;  1 drivers
v00000271d2341c10_0 .net/s *"_ivl_2", 63 0, L_00000271d2410c80;  1 drivers
v00000271d23421b0_0 .net *"_ivl_21", 0 0, L_00000271d2411400;  1 drivers
v00000271d2342390_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c160;  1 drivers
v00000271d2342430_0 .net *"_ivl_26", 0 0, L_00000271d2407af0;  1 drivers
v00000271d2342890_0 .net *"_ivl_29", 0 0, L_00000271d2410be0;  1 drivers
v00000271d2342610_0 .net *"_ivl_30", 0 0, L_00000271d2407230;  1 drivers
v00000271d23426b0_0 .net *"_ivl_6", 63 0, L_00000271d2410780;  1 drivers
v00000271d2352b70_0 .net *"_ivl_8", 55 0, L_00000271d24110e0;  1 drivers
v00000271d2353d90_0 .net/s "a_in", 31 0, v00000271d2356810_0;  1 drivers
v00000271d23545b0_0 .net/s "b_in", 31 0, v00000271d2356810_0;  alias, 1 drivers
v00000271d2353c50_0 .net "expected_sign", 0 0, L_00000271d24115e0;  1 drivers
v00000271d2353430_0 .net "msb_of_product_full", 23 0, L_00000271d2410dc0;  1 drivers
v00000271d2354830_0 .net "overflow", 0 0, L_00000271d2407a80;  1 drivers
v00000271d2352d50_0 .net/s "p_out", 31 0, L_00000271d2412300;  alias, 1 drivers
v00000271d2354150_0 .net/s "product_full", 63 0, L_00000271d2410640;  1 drivers
v00000271d23546f0_0 .net "underflow_q", 0 0, L_00000271d2407380;  1 drivers
L_00000271d2412c60 .extend/s 64, v00000271d2356810_0;
L_00000271d2410c80 .extend/s 64, v00000271d2356810_0;
L_00000271d2410640 .arith/mult 64, L_00000271d2412c60, L_00000271d2410c80;
L_00000271d24110e0 .part L_00000271d2410640, 8, 56;
L_00000271d2410780 .extend/s 64, L_00000271d24110e0;
L_00000271d2412300 .part L_00000271d2410780, 0, 32;
L_00000271d24115e0 .part L_00000271d2412300, 31, 1;
L_00000271d2410dc0 .part L_00000271d2410640, 40, 24;
L_00000271d2411400 .reduce/or L_00000271d2410dc0;
L_00000271d2410be0 .reduce/and L_00000271d2410dc0;
S_00000271d22cc510 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000271d22cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239bed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239be48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405630 .functor XNOR 1, L_00000271d239bed8, L_00000271d239be48, C4<0>, C4<0>;
L_00000271d2405710 .functor XOR 1, L_00000271d240e200, L_00000271d240e020, C4<0>, C4<0>;
v00000271d2353750_0 .net/2u *"_ivl_0", 0 0, L_00000271d239be48;  1 drivers
v00000271d2354790_0 .net *"_ivl_11", 0 0, L_00000271d240f560;  1 drivers
v00000271d2353e30_0 .net *"_ivl_12", 0 0, L_00000271d2410500;  1 drivers
v00000271d2354d30_0 .net *"_ivl_14", 32 0, L_00000271d240e8e0;  1 drivers
v00000271d2353ed0_0 .net *"_ivl_16", 32 0, L_00000271d240ff60;  1 drivers
v00000271d2353f70_0 .net *"_ivl_19", 0 0, L_00000271d240f6a0;  1 drivers
v00000271d23543d0_0 .net *"_ivl_2", 0 0, L_00000271d2405630;  1 drivers
v00000271d2353890_0 .net *"_ivl_20", 0 0, L_00000271d24100a0;  1 drivers
v00000271d2353610_0 .net *"_ivl_22", 32 0, L_00000271d2410320;  1 drivers
v00000271d2353cf0_0 .net *"_ivl_25", 0 0, L_00000271d24103c0;  1 drivers
v00000271d2354ab0_0 .net *"_ivl_26", 0 0, L_00000271d240fba0;  1 drivers
v00000271d23534d0_0 .net *"_ivl_28", 32 0, L_00000271d240e840;  1 drivers
v00000271d2352f30_0 .net *"_ivl_30", 32 0, L_00000271d240e5c0;  1 drivers
v00000271d2354650_0 .net *"_ivl_37", 0 0, L_00000271d240e200;  1 drivers
v00000271d2353570_0 .net *"_ivl_39", 0 0, L_00000271d240e020;  1 drivers
v00000271d23548d0_0 .net *"_ivl_5", 0 0, L_00000271d240f9c0;  1 drivers
v00000271d23540b0_0 .net *"_ivl_6", 0 0, L_00000271d24101e0;  1 drivers
v00000271d2354b50_0 .net *"_ivl_8", 32 0, L_00000271d240ef20;  1 drivers
v00000271d2354a10_0 .net/s "a_in", 31 0, L_00000271d240e480;  1 drivers
L_00000271d239be90 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d23541f0_0 .net/s "b_in", 31 0, L_00000271d239be90;  1 drivers
v00000271d23531b0_0 .net "overflow", 0 0, L_00000271d2405710;  1 drivers
v00000271d2354290_0 .net "sub_n_add", 0 0, L_00000271d239bed8;  1 drivers
v00000271d2353930_0 .net/s "sum_diff_out", 31 0, L_00000271d240fce0;  alias, 1 drivers
v00000271d23539d0_0 .net/s "temp_result_wide", 32 0, L_00000271d240f240;  1 drivers
L_00000271d240f9c0 .part L_00000271d240e480, 31, 1;
L_00000271d24101e0 .concat [ 1 0 0 0], L_00000271d240f9c0;
L_00000271d240ef20 .concat [ 32 1 0 0], L_00000271d240e480, L_00000271d24101e0;
L_00000271d240f560 .part L_00000271d239be90, 31, 1;
L_00000271d2410500 .concat [ 1 0 0 0], L_00000271d240f560;
L_00000271d240e8e0 .concat [ 32 1 0 0], L_00000271d239be90, L_00000271d2410500;
L_00000271d240ff60 .arith/sub 33, L_00000271d240ef20, L_00000271d240e8e0;
L_00000271d240f6a0 .part L_00000271d240e480, 31, 1;
L_00000271d24100a0 .concat [ 1 0 0 0], L_00000271d240f6a0;
L_00000271d2410320 .concat [ 32 1 0 0], L_00000271d240e480, L_00000271d24100a0;
L_00000271d24103c0 .part L_00000271d239be90, 31, 1;
L_00000271d240fba0 .concat [ 1 0 0 0], L_00000271d24103c0;
L_00000271d240e840 .concat [ 32 1 0 0], L_00000271d239be90, L_00000271d240fba0;
L_00000271d240e5c0 .arith/sum 33, L_00000271d2410320, L_00000271d240e840;
L_00000271d240f240 .functor MUXZ 33, L_00000271d240e5c0, L_00000271d240ff60, L_00000271d2405630, C4<>;
L_00000271d240fce0 .part L_00000271d240f240, 0, 32;
L_00000271d240e200 .part L_00000271d240f240, 32, 1;
L_00000271d240e020 .part L_00000271d240fce0, 31, 1;
S_00000271d22ccce0 .scope module, "func_c_grad" "func" 8 330, 11 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000271d1fc6260 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000271d1fc6298 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000271d1fc62d0 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000271d1fc6308 .param/l "DONE" 1 11 48, C4<101>;
P_00000271d1fc6340 .param/l "IDLE" 1 11 43, C4<000>;
P_00000271d1fc6378 .param/l "INIT" 1 11 44, C4<001>;
P_00000271d1fc63b0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000271d1fc63e8 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000271d1fc6420 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000271d1fc6458 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000271d2364950_0 .net *"_ivl_1", 0 0, L_00000271d24138e0;  1 drivers
v00000271d2365b70_0 .net *"_ivl_13", 0 0, L_00000271d2415500;  1 drivers
v00000271d2365c10_0 .net *"_ivl_14", 15 0, L_00000271d2414920;  1 drivers
v00000271d2365f30_0 .net *"_ivl_2", 15 0, L_00000271d2412da0;  1 drivers
v00000271d2365cb0_0 .net *"_ivl_21", 0 0, L_00000271d2416900;  1 drivers
v00000271d2364090_0 .net *"_ivl_22", 15 0, L_00000271d2417760;  1 drivers
v00000271d23662f0_0 .net *"_ivl_31", 0 0, L_00000271d2417a80;  1 drivers
v00000271d2364310_0 .net *"_ivl_32", 15 0, L_00000271d24176c0;  1 drivers
v00000271d23649f0_0 .net *"_ivl_7", 0 0, L_00000271d24146a0;  1 drivers
v00000271d2364a90_0 .net *"_ivl_8", 15 0, L_00000271d2414740;  1 drivers
v00000271d2364d10_0 .net/s "a_in", 15 0, v00000271d236cfb0_0;  alias, 1 drivers
v00000271d2364bd0_0 .var/s "a_in_buffer", 15 0;
v00000271d2364c70_0 .net/s "b_in", 15 0, v00000271d236ed10_0;  alias, 1 drivers
v00000271d2366930_0 .var/s "b_in_buffer", 15 0;
v00000271d2368c30_0 .net/s "c_in", 15 0, v00000271d236f670_0;  1 drivers
v00000271d2366890_0 .var/s "c_in_buffer", 15 0;
v00000271d23669d0_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d2368190_0 .var "curr_state", 2 0;
v00000271d2366a70_0 .net/s "d_in", 15 0, v00000271d2370a70_0;  alias, 1 drivers
v00000271d2366cf0_0 .var/s "d_in_buffer", 15 0;
v00000271d2368730_0 .net/s "final_value", 31 0, L_00000271d2428310;  1 drivers
v00000271d2368690_0 .var "func_done", 0 0;
v00000271d2366b10_0 .var "next_state", 2 0;
v00000271d23687d0_0 .var "overflow", 0 0;
v00000271d2367a10_0 .net "rst_n", 0 0, v00000271d236e9f0_0;  alias, 1 drivers
v00000271d2367fb0_0 .net "start_func", 0 0, v00000271d2370cf0_0;  alias, 1 drivers
v00000271d2368af0_0 .net/s "term1", 31 0, L_00000271d2415be0;  1 drivers
v00000271d2367bf0_0 .net/s "term1_partial", 31 0, L_00000271d2414600;  1 drivers
v00000271d2367290_0 .var/s "term1_partial_reg", 31 0;
v00000271d23682d0_0 .net/s "term1_plus_term2", 31 0, L_00000271d2428e50;  1 drivers
v00000271d2366bb0_0 .var/s "term1_plus_term2_reg", 31 0;
v00000271d2367510_0 .var/s "term1_reg", 31 0;
v00000271d2367150_0 .net/s "term2", 31 0, L_00000271d2416400;  1 drivers
v00000271d2366d90_0 .net/s "term2_partial", 31 0, L_00000271d24153c0;  1 drivers
v00000271d23671f0_0 .var/s "term2_partial_reg", 31 0;
v00000271d2366c50_0 .var/s "term2_reg", 31 0;
v00000271d2367330_0 .net/s "term3", 31 0, L_00000271d24187a0;  1 drivers
v00000271d2366e30_0 .net/s "term3_partial", 31 0, L_00000271d2416c20;  1 drivers
v00000271d2367dd0_0 .var/s "term3_partial_reg", 31 0;
v00000271d23685f0_0 .net/s "term3_plus_term4", 31 0, L_00000271d2429fd0;  1 drivers
v00000271d2367c90_0 .var/s "term3_plus_term4_reg", 31 0;
v00000271d2367d30_0 .var/s "term3_reg", 31 0;
v00000271d2368050_0 .net/s "term4", 31 0, L_00000271d2417ee0;  1 drivers
v00000271d2366ed0_0 .net/s "term4_partial", 31 0, L_00000271d2417620;  1 drivers
v00000271d2368910_0 .var/s "term4_partial_reg", 31 0;
v00000271d2368ff0_0 .var/s "term4_reg", 31 0;
v00000271d2366f70_0 .var/s "z_out", 31 0;
E_00000271d2241750 .event anyedge, v00000271d2368190_0, v00000271d23389e0_0;
L_00000271d24138e0 .part v00000271d2366930_0, 15, 1;
LS_00000271d2412da0_0_0 .concat [ 1 1 1 1], L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0;
LS_00000271d2412da0_0_4 .concat [ 1 1 1 1], L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0;
LS_00000271d2412da0_0_8 .concat [ 1 1 1 1], L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0;
LS_00000271d2412da0_0_12 .concat [ 1 1 1 1], L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0, L_00000271d24138e0;
L_00000271d2412da0 .concat [ 4 4 4 4], LS_00000271d2412da0_0_0, LS_00000271d2412da0_0_4, LS_00000271d2412da0_0_8, LS_00000271d2412da0_0_12;
L_00000271d2413f20 .concat [ 16 16 0 0], v00000271d2366930_0, L_00000271d2412da0;
L_00000271d24146a0 .part v00000271d2366930_0, 15, 1;
LS_00000271d2414740_0_0 .concat [ 1 1 1 1], L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0;
LS_00000271d2414740_0_4 .concat [ 1 1 1 1], L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0;
LS_00000271d2414740_0_8 .concat [ 1 1 1 1], L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0;
LS_00000271d2414740_0_12 .concat [ 1 1 1 1], L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0, L_00000271d24146a0;
L_00000271d2414740 .concat [ 4 4 4 4], LS_00000271d2414740_0_0, LS_00000271d2414740_0_4, LS_00000271d2414740_0_8, LS_00000271d2414740_0_12;
L_00000271d2413840 .concat [ 16 16 0 0], v00000271d2366930_0, L_00000271d2414740;
L_00000271d2415500 .part v00000271d2366cf0_0, 15, 1;
LS_00000271d2414920_0_0 .concat [ 1 1 1 1], L_00000271d2415500, L_00000271d2415500, L_00000271d2415500, L_00000271d2415500;
LS_00000271d2414920_0_4 .concat [ 1 1 1 1], L_00000271d2415500, L_00000271d2415500, L_00000271d2415500, L_00000271d2415500;
LS_00000271d2414920_0_8 .concat [ 1 1 1 1], L_00000271d2415500, L_00000271d2415500, L_00000271d2415500, L_00000271d2415500;
LS_00000271d2414920_0_12 .concat [ 1 1 1 1], L_00000271d2415500, L_00000271d2415500, L_00000271d2415500, L_00000271d2415500;
L_00000271d2414920 .concat [ 4 4 4 4], LS_00000271d2414920_0_0, LS_00000271d2414920_0_4, LS_00000271d2414920_0_8, LS_00000271d2414920_0_12;
L_00000271d2414c40 .concat [ 16 16 0 0], v00000271d2366cf0_0, L_00000271d2414920;
L_00000271d2416900 .part v00000271d2366890_0, 15, 1;
LS_00000271d2417760_0_0 .concat [ 1 1 1 1], L_00000271d2416900, L_00000271d2416900, L_00000271d2416900, L_00000271d2416900;
LS_00000271d2417760_0_4 .concat [ 1 1 1 1], L_00000271d2416900, L_00000271d2416900, L_00000271d2416900, L_00000271d2416900;
LS_00000271d2417760_0_8 .concat [ 1 1 1 1], L_00000271d2416900, L_00000271d2416900, L_00000271d2416900, L_00000271d2416900;
LS_00000271d2417760_0_12 .concat [ 1 1 1 1], L_00000271d2416900, L_00000271d2416900, L_00000271d2416900, L_00000271d2416900;
L_00000271d2417760 .concat [ 4 4 4 4], LS_00000271d2417760_0_0, LS_00000271d2417760_0_4, LS_00000271d2417760_0_8, LS_00000271d2417760_0_12;
L_00000271d2417580 .concat [ 16 16 0 0], v00000271d2366890_0, L_00000271d2417760;
L_00000271d2417a80 .part v00000271d2364bd0_0, 15, 1;
LS_00000271d24176c0_0_0 .concat [ 1 1 1 1], L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80;
LS_00000271d24176c0_0_4 .concat [ 1 1 1 1], L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80;
LS_00000271d24176c0_0_8 .concat [ 1 1 1 1], L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80;
LS_00000271d24176c0_0_12 .concat [ 1 1 1 1], L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80, L_00000271d2417a80;
L_00000271d24176c0 .concat [ 4 4 4 4], LS_00000271d24176c0_0_0, LS_00000271d24176c0_0_4, LS_00000271d24176c0_0_8, LS_00000271d24176c0_0_12;
L_00000271d2415e60 .concat [ 16 16 0 0], v00000271d2364bd0_0, L_00000271d24176c0;
S_00000271d22cce70 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239ca60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239ca18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2406a50 .functor XNOR 1, L_00000271d239ca60, L_00000271d239ca18, C4<0>, C4<0>;
L_00000271d2406f90 .functor XOR 1, L_00000271d2428630, L_00000271d24288b0, C4<0>, C4<0>;
v00000271d2356450_0 .net/2u *"_ivl_0", 0 0, L_00000271d239ca18;  1 drivers
v00000271d23570d0_0 .net *"_ivl_11", 0 0, L_00000271d2428a90;  1 drivers
v00000271d23568b0_0 .net *"_ivl_12", 0 0, L_00000271d24293f0;  1 drivers
v00000271d2357170_0 .net *"_ivl_14", 32 0, L_00000271d2427eb0;  1 drivers
v00000271d23577b0_0 .net *"_ivl_16", 32 0, L_00000271d24289f0;  1 drivers
v00000271d2357710_0 .net *"_ivl_19", 0 0, L_00000271d24284f0;  1 drivers
v00000271d2356270_0 .net *"_ivl_2", 0 0, L_00000271d2406a50;  1 drivers
v00000271d2357030_0 .net *"_ivl_20", 0 0, L_00000271d2428130;  1 drivers
v00000271d2356f90_0 .net *"_ivl_22", 32 0, L_00000271d2428590;  1 drivers
v00000271d2356770_0 .net *"_ivl_25", 0 0, L_00000271d2428270;  1 drivers
v00000271d23557d0_0 .net *"_ivl_26", 0 0, L_00000271d2429f30;  1 drivers
v00000271d2355c30_0 .net *"_ivl_28", 32 0, L_00000271d2429530;  1 drivers
v00000271d23569f0_0 .net *"_ivl_30", 32 0, L_00000271d2428450;  1 drivers
v00000271d23552d0_0 .net *"_ivl_37", 0 0, L_00000271d2428630;  1 drivers
v00000271d23575d0_0 .net *"_ivl_39", 0 0, L_00000271d24288b0;  1 drivers
v00000271d2357670_0 .net *"_ivl_5", 0 0, L_00000271d2429b70;  1 drivers
v00000271d23572b0_0 .net *"_ivl_6", 0 0, L_00000271d2429e90;  1 drivers
v00000271d23564f0_0 .net *"_ivl_8", 32 0, L_00000271d2428770;  1 drivers
v00000271d2356130_0 .net/s "a_in", 31 0, v00000271d2366bb0_0;  1 drivers
v00000271d2355550_0 .net/s "b_in", 31 0, v00000271d2367c90_0;  1 drivers
v00000271d2356310_0 .net "overflow", 0 0, L_00000271d2406f90;  1 drivers
v00000271d2356a90_0 .net "sub_n_add", 0 0, L_00000271d239ca60;  1 drivers
v00000271d2355050_0 .net/s "sum_diff_out", 31 0, L_00000271d2428310;  alias, 1 drivers
v00000271d2355cd0_0 .net/s "temp_result_wide", 32 0, L_00000271d24290d0;  1 drivers
L_00000271d2429b70 .part v00000271d2366bb0_0, 31, 1;
L_00000271d2429e90 .concat [ 1 0 0 0], L_00000271d2429b70;
L_00000271d2428770 .concat [ 32 1 0 0], v00000271d2366bb0_0, L_00000271d2429e90;
L_00000271d2428a90 .part v00000271d2367c90_0, 31, 1;
L_00000271d24293f0 .concat [ 1 0 0 0], L_00000271d2428a90;
L_00000271d2427eb0 .concat [ 32 1 0 0], v00000271d2367c90_0, L_00000271d24293f0;
L_00000271d24289f0 .arith/sub 33, L_00000271d2428770, L_00000271d2427eb0;
L_00000271d24284f0 .part v00000271d2366bb0_0, 31, 1;
L_00000271d2428130 .concat [ 1 0 0 0], L_00000271d24284f0;
L_00000271d2428590 .concat [ 32 1 0 0], v00000271d2366bb0_0, L_00000271d2428130;
L_00000271d2428270 .part v00000271d2367c90_0, 31, 1;
L_00000271d2429f30 .concat [ 1 0 0 0], L_00000271d2428270;
L_00000271d2429530 .concat [ 32 1 0 0], v00000271d2367c90_0, L_00000271d2429f30;
L_00000271d2428450 .arith/sum 33, L_00000271d2428590, L_00000271d2429530;
L_00000271d24290d0 .functor MUXZ 33, L_00000271d2428450, L_00000271d24289f0, L_00000271d2406a50, C4<>;
L_00000271d2428310 .part L_00000271d24290d0, 0, 32;
L_00000271d2428630 .part L_00000271d24290d0, 32, 1;
L_00000271d24288b0 .part L_00000271d2428310, 31, 1;
S_00000271d22cc830 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239c670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408490 .functor XNOR 1, L_00000271d239c700, L_00000271d239c670, C4<0>, C4<0>;
L_00000271d2407540 .functor XOR 1, L_00000271d2416040, L_00000271d2416ae0, C4<0>, C4<0>;
v00000271d23561d0_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c670;  1 drivers
v00000271d23555f0_0 .net *"_ivl_11", 0 0, L_00000271d24171c0;  1 drivers
v00000271d23563b0_0 .net *"_ivl_12", 0 0, L_00000271d24178a0;  1 drivers
v00000271d2355730_0 .net *"_ivl_14", 32 0, L_00000271d24179e0;  1 drivers
v00000271d2355690_0 .net *"_ivl_16", 32 0, L_00000271d2415a00;  1 drivers
v00000271d2356090_0 .net *"_ivl_19", 0 0, L_00000271d2417d00;  1 drivers
v00000271d2356b30_0 .net *"_ivl_2", 0 0, L_00000271d2408490;  1 drivers
v00000271d2355870_0 .net *"_ivl_20", 0 0, L_00000271d2415820;  1 drivers
v00000271d2355ff0_0 .net *"_ivl_22", 32 0, L_00000271d2417b20;  1 drivers
v00000271d2355910_0 .net *"_ivl_25", 0 0, L_00000271d24165e0;  1 drivers
v00000271d2356bd0_0 .net *"_ivl_26", 0 0, L_00000271d2416180;  1 drivers
v00000271d23566d0_0 .net *"_ivl_28", 32 0, L_00000271d2417bc0;  1 drivers
v00000271d2355d70_0 .net *"_ivl_30", 32 0, L_00000271d24169a0;  1 drivers
v00000271d23559b0_0 .net *"_ivl_37", 0 0, L_00000271d2416040;  1 drivers
v00000271d2356c70_0 .net *"_ivl_39", 0 0, L_00000271d2416ae0;  1 drivers
v00000271d2355a50_0 .net *"_ivl_5", 0 0, L_00000271d2415dc0;  1 drivers
v00000271d2355b90_0 .net *"_ivl_6", 0 0, L_00000271d2416b80;  1 drivers
v00000271d2356db0_0 .net *"_ivl_8", 32 0, L_00000271d24160e0;  1 drivers
v00000271d2355eb0_0 .net/s "a_in", 31 0, v00000271d2367290_0;  1 drivers
L_00000271d239c6b8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2356d10_0 .net/s "b_in", 31 0, L_00000271d239c6b8;  1 drivers
v00000271d2355f50_0 .net "overflow", 0 0, L_00000271d2407540;  1 drivers
v00000271d2356e50_0 .net "sub_n_add", 0 0, L_00000271d239c700;  1 drivers
v00000271d2356ef0_0 .net/s "sum_diff_out", 31 0, L_00000271d2415be0;  alias, 1 drivers
v00000271d23573f0_0 .net/s "temp_result_wide", 32 0, L_00000271d24167c0;  1 drivers
L_00000271d2415dc0 .part v00000271d2367290_0, 31, 1;
L_00000271d2416b80 .concat [ 1 0 0 0], L_00000271d2415dc0;
L_00000271d24160e0 .concat [ 32 1 0 0], v00000271d2367290_0, L_00000271d2416b80;
L_00000271d24171c0 .part L_00000271d239c6b8, 31, 1;
L_00000271d24178a0 .concat [ 1 0 0 0], L_00000271d24171c0;
L_00000271d24179e0 .concat [ 32 1 0 0], L_00000271d239c6b8, L_00000271d24178a0;
L_00000271d2415a00 .arith/sub 33, L_00000271d24160e0, L_00000271d24179e0;
L_00000271d2417d00 .part v00000271d2367290_0, 31, 1;
L_00000271d2415820 .concat [ 1 0 0 0], L_00000271d2417d00;
L_00000271d2417b20 .concat [ 32 1 0 0], v00000271d2367290_0, L_00000271d2415820;
L_00000271d24165e0 .part L_00000271d239c6b8, 31, 1;
L_00000271d2416180 .concat [ 1 0 0 0], L_00000271d24165e0;
L_00000271d2417bc0 .concat [ 32 1 0 0], L_00000271d239c6b8, L_00000271d2416180;
L_00000271d24169a0 .arith/sum 33, L_00000271d2417b20, L_00000271d2417bc0;
L_00000271d24167c0 .functor MUXZ 33, L_00000271d24169a0, L_00000271d2415a00, L_00000271d2408490, C4<>;
L_00000271d2415be0 .part L_00000271d24167c0, 0, 32;
L_00000271d2416040 .part L_00000271d24167c0, 32, 1;
L_00000271d2416ae0 .part L_00000271d2415be0, 31, 1;
S_00000271d2359310 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d22414d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406b30 .functor XNOR 1, L_00000271d2414060, L_00000271d239c358, C4<0>, C4<0>;
L_00000271d2406c80 .functor AND 1, L_00000271d2406b30, L_00000271d2414e20, C4<1>, C4<1>;
L_00000271d239c3a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407460 .functor XNOR 1, L_00000271d2414060, L_00000271d239c3a0, C4<0>, C4<0>;
L_00000271d2408340 .functor NOT 1, L_00000271d2415000, C4<0>, C4<0>, C4<0>;
L_00000271d2408030 .functor AND 1, L_00000271d2407460, L_00000271d2408340, C4<1>, C4<1>;
v00000271d2357850_0 .net/s *"_ivl_0", 63 0, L_00000271d2414420;  1 drivers
v00000271d23578f0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c358;  1 drivers
v00000271d2357990_0 .net *"_ivl_18", 0 0, L_00000271d2406b30;  1 drivers
v00000271d2357a30_0 .net/s *"_ivl_2", 63 0, L_00000271d24141a0;  1 drivers
v00000271d2357f30_0 .net *"_ivl_21", 0 0, L_00000271d2414e20;  1 drivers
v00000271d2357ad0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c3a0;  1 drivers
v00000271d2357c10_0 .net *"_ivl_26", 0 0, L_00000271d2407460;  1 drivers
v00000271d2357cb0_0 .net *"_ivl_29", 0 0, L_00000271d2415000;  1 drivers
v00000271d2357e90_0 .net *"_ivl_30", 0 0, L_00000271d2408340;  1 drivers
v00000271d2357b70_0 .net *"_ivl_6", 63 0, L_00000271d2413160;  1 drivers
v00000271d2357d50_0 .net *"_ivl_8", 55 0, L_00000271d2415140;  1 drivers
v00000271d2357df0_0 .net/s "a_in", 31 0, L_00000271d2413f20;  1 drivers
v00000271d23522b0_0 .net/s "b_in", 31 0, L_00000271d2413840;  1 drivers
v00000271d23513b0_0 .net "expected_sign", 0 0, L_00000271d2414060;  1 drivers
v00000271d2350550_0 .net "msb_of_product_full", 23 0, L_00000271d24135c0;  1 drivers
v00000271d2352210_0 .net "overflow", 0 0, L_00000271d2406c80;  1 drivers
v00000271d2352030_0 .net/s "p_out", 31 0, L_00000271d2414600;  alias, 1 drivers
v00000271d23527b0_0 .net/s "product_full", 63 0, L_00000271d2413340;  1 drivers
v00000271d2351310_0 .net "underflow_q", 0 0, L_00000271d2408030;  1 drivers
L_00000271d2414420 .extend/s 64, L_00000271d2413f20;
L_00000271d24141a0 .extend/s 64, L_00000271d2413840;
L_00000271d2413340 .arith/mult 64, L_00000271d2414420, L_00000271d24141a0;
L_00000271d2415140 .part L_00000271d2413340, 8, 56;
L_00000271d2413160 .extend/s 64, L_00000271d2415140;
L_00000271d2414600 .part L_00000271d2413160, 0, 32;
L_00000271d2414060 .part L_00000271d2414600, 31, 1;
L_00000271d24135c0 .part L_00000271d2413340, 40, 24;
L_00000271d2414e20 .reduce/or L_00000271d24135c0;
L_00000271d2415000 .reduce/and L_00000271d24135c0;
S_00000271d23581e0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c8f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408180 .functor XNOR 1, L_00000271d239c940, L_00000271d239c8f8, C4<0>, C4<0>;
L_00000271d24081f0 .functor XOR 1, L_00000271d24286d0, L_00000271d242a1b0, C4<0>, C4<0>;
v00000271d2350910_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c8f8;  1 drivers
v00000271d23502d0_0 .net *"_ivl_11", 0 0, L_00000271d24180c0;  1 drivers
v00000271d23520d0_0 .net *"_ivl_12", 0 0, L_00000271d2418200;  1 drivers
v00000271d2350230_0 .net *"_ivl_14", 32 0, L_00000271d24182a0;  1 drivers
v00000271d2352350_0 .net *"_ivl_16", 32 0, L_00000271d24183e0;  1 drivers
v00000271d2350b90_0 .net *"_ivl_19", 0 0, L_00000271d2427ff0;  1 drivers
v00000271d2351bd0_0 .net *"_ivl_2", 0 0, L_00000271d2408180;  1 drivers
v00000271d23509b0_0 .net *"_ivl_20", 0 0, L_00000271d242a2f0;  1 drivers
v00000271d2351db0_0 .net *"_ivl_22", 32 0, L_00000271d2428d10;  1 drivers
v00000271d2351090_0 .net *"_ivl_25", 0 0, L_00000271d24295d0;  1 drivers
v00000271d2350730_0 .net *"_ivl_26", 0 0, L_00000271d2428810;  1 drivers
v00000271d2350d70_0 .net *"_ivl_28", 32 0, L_00000271d2427e10;  1 drivers
v00000271d2350370_0 .net *"_ivl_30", 32 0, L_00000271d2429170;  1 drivers
v00000271d2351f90_0 .net *"_ivl_37", 0 0, L_00000271d24286d0;  1 drivers
v00000271d23523f0_0 .net *"_ivl_39", 0 0, L_00000271d242a1b0;  1 drivers
v00000271d2352490_0 .net *"_ivl_5", 0 0, L_00000271d2418520;  1 drivers
v00000271d2351450_0 .net *"_ivl_6", 0 0, L_00000271d2418340;  1 drivers
v00000271d2350a50_0 .net *"_ivl_8", 32 0, L_00000271d2417f80;  1 drivers
v00000271d2352170_0 .net/s "a_in", 31 0, v00000271d2367510_0;  1 drivers
v00000271d23505f0_0 .net/s "b_in", 31 0, v00000271d2366c50_0;  1 drivers
v00000271d2350690_0 .net "overflow", 0 0, L_00000271d24081f0;  1 drivers
v00000271d2350af0_0 .net "sub_n_add", 0 0, L_00000271d239c940;  1 drivers
v00000271d2350050_0 .net/s "sum_diff_out", 31 0, L_00000271d2428e50;  alias, 1 drivers
v00000271d2352530_0 .net/s "temp_result_wide", 32 0, L_00000271d2428db0;  1 drivers
L_00000271d2418520 .part v00000271d2367510_0, 31, 1;
L_00000271d2418340 .concat [ 1 0 0 0], L_00000271d2418520;
L_00000271d2417f80 .concat [ 32 1 0 0], v00000271d2367510_0, L_00000271d2418340;
L_00000271d24180c0 .part v00000271d2366c50_0, 31, 1;
L_00000271d2418200 .concat [ 1 0 0 0], L_00000271d24180c0;
L_00000271d24182a0 .concat [ 32 1 0 0], v00000271d2366c50_0, L_00000271d2418200;
L_00000271d24183e0 .arith/sub 33, L_00000271d2417f80, L_00000271d24182a0;
L_00000271d2427ff0 .part v00000271d2367510_0, 31, 1;
L_00000271d242a2f0 .concat [ 1 0 0 0], L_00000271d2427ff0;
L_00000271d2428d10 .concat [ 32 1 0 0], v00000271d2367510_0, L_00000271d242a2f0;
L_00000271d24295d0 .part v00000271d2366c50_0, 31, 1;
L_00000271d2428810 .concat [ 1 0 0 0], L_00000271d24295d0;
L_00000271d2427e10 .concat [ 32 1 0 0], v00000271d2366c50_0, L_00000271d2428810;
L_00000271d2429170 .arith/sum 33, L_00000271d2428d10, L_00000271d2427e10;
L_00000271d2428db0 .functor MUXZ 33, L_00000271d2429170, L_00000271d24183e0, L_00000271d2408180, C4<>;
L_00000271d2428e50 .part L_00000271d2428db0, 0, 32;
L_00000271d24286d0 .part L_00000271d2428db0, 32, 1;
L_00000271d242a1b0 .part L_00000271d2428e50, 31, 1;
S_00000271d2359e00 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241a50 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2407620 .functor XNOR 1, L_00000271d24164a0, L_00000271d239c748, C4<0>, C4<0>;
L_00000271d2407690 .functor AND 1, L_00000271d2407620, L_00000271d2416fe0, C4<1>, C4<1>;
L_00000271d239c790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24077e0 .functor XNOR 1, L_00000271d24164a0, L_00000271d239c790, C4<0>, C4<0>;
L_00000271d2407c40 .functor NOT 1, L_00000271d2417080, C4<0>, C4<0>, C4<0>;
L_00000271d2406cf0 .functor AND 1, L_00000271d24077e0, L_00000271d2407c40, C4<1>, C4<1>;
v00000271d2350c30_0 .net/s *"_ivl_0", 63 0, L_00000271d2415640;  1 drivers
v00000271d23514f0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c748;  1 drivers
v00000271d23507d0_0 .net *"_ivl_18", 0 0, L_00000271d2407620;  1 drivers
v00000271d23525d0_0 .net/s *"_ivl_2", 63 0, L_00000271d24156e0;  1 drivers
v00000271d2352670_0 .net *"_ivl_21", 0 0, L_00000271d2416fe0;  1 drivers
v00000271d2351950_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c790;  1 drivers
v00000271d2352710_0 .net *"_ivl_26", 0 0, L_00000271d24077e0;  1 drivers
v00000271d23500f0_0 .net *"_ivl_29", 0 0, L_00000271d2417080;  1 drivers
v00000271d2351130_0 .net *"_ivl_30", 0 0, L_00000271d2407c40;  1 drivers
v00000271d2350190_0 .net *"_ivl_6", 63 0, L_00000271d2416e00;  1 drivers
v00000271d2351590_0 .net *"_ivl_8", 55 0, L_00000271d2416220;  1 drivers
v00000271d2350870_0 .net/s "a_in", 31 0, v00000271d23671f0_0;  1 drivers
v00000271d2350410_0 .net/s "b_in", 31 0, v00000271d23671f0_0;  alias, 1 drivers
v00000271d23516d0_0 .net "expected_sign", 0 0, L_00000271d24164a0;  1 drivers
v00000271d2350cd0_0 .net "msb_of_product_full", 23 0, L_00000271d2416ea0;  1 drivers
v00000271d2351630_0 .net "overflow", 0 0, L_00000271d2407690;  1 drivers
v00000271d23504b0_0 .net/s "p_out", 31 0, L_00000271d2416400;  alias, 1 drivers
v00000271d23518b0_0 .net/s "product_full", 63 0, L_00000271d2416860;  1 drivers
v00000271d2350e10_0 .net "underflow_q", 0 0, L_00000271d2406cf0;  1 drivers
L_00000271d2415640 .extend/s 64, v00000271d23671f0_0;
L_00000271d24156e0 .extend/s 64, v00000271d23671f0_0;
L_00000271d2416860 .arith/mult 64, L_00000271d2415640, L_00000271d24156e0;
L_00000271d2416220 .part L_00000271d2416860, 8, 56;
L_00000271d2416e00 .extend/s 64, L_00000271d2416220;
L_00000271d2416400 .part L_00000271d2416e00, 0, 32;
L_00000271d24164a0 .part L_00000271d2416400, 31, 1;
L_00000271d2416ea0 .part L_00000271d2416860, 40, 24;
L_00000271d2416fe0 .reduce/or L_00000271d2416ea0;
L_00000271d2417080 .reduce/and L_00000271d2416ea0;
S_00000271d2358370 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241e90 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2407770 .functor XNOR 1, L_00000271d2413a20, L_00000271d239c3e8, C4<0>, C4<0>;
L_00000271d2408420 .functor AND 1, L_00000271d2407770, L_00000271d2414880, C4<1>, C4<1>;
L_00000271d239c430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24074d0 .functor XNOR 1, L_00000271d2413a20, L_00000271d239c430, C4<0>, C4<0>;
L_00000271d2406d60 .functor NOT 1, L_00000271d2413ac0, C4<0>, C4<0>, C4<0>;
L_00000271d2407f50 .functor AND 1, L_00000271d24074d0, L_00000271d2406d60, C4<1>, C4<1>;
v00000271d2350eb0_0 .net/s *"_ivl_0", 63 0, L_00000271d24150a0;  1 drivers
v00000271d2350f50_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c3e8;  1 drivers
v00000271d2350ff0_0 .net *"_ivl_18", 0 0, L_00000271d2407770;  1 drivers
v00000271d2351770_0 .net/s *"_ivl_2", 63 0, L_00000271d2415320;  1 drivers
v00000271d2351810_0 .net *"_ivl_21", 0 0, L_00000271d2414880;  1 drivers
v00000271d23511d0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c430;  1 drivers
v00000271d2351270_0 .net *"_ivl_26", 0 0, L_00000271d24074d0;  1 drivers
v00000271d23519f0_0 .net *"_ivl_29", 0 0, L_00000271d2413ac0;  1 drivers
v00000271d2351a90_0 .net *"_ivl_30", 0 0, L_00000271d2406d60;  1 drivers
v00000271d2351b30_0 .net *"_ivl_6", 63 0, L_00000271d2414100;  1 drivers
v00000271d2351c70_0 .net *"_ivl_8", 55 0, L_00000271d2413200;  1 drivers
v00000271d2351d10_0 .net/s "a_in", 31 0, L_00000271d2414c40;  1 drivers
L_00000271d239c478 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2351e50_0 .net/s "b_in", 31 0, L_00000271d239c478;  1 drivers
v00000271d2351ef0_0 .net "expected_sign", 0 0, L_00000271d2413a20;  1 drivers
v00000271d2362e70_0 .net "msb_of_product_full", 23 0, L_00000271d24147e0;  1 drivers
v00000271d23620b0_0 .net "overflow", 0 0, L_00000271d2408420;  1 drivers
v00000271d2362150_0 .net/s "p_out", 31 0, L_00000271d24153c0;  alias, 1 drivers
v00000271d2362f10_0 .net/s "product_full", 63 0, L_00000271d2414240;  1 drivers
v00000271d2363a50_0 .net "underflow_q", 0 0, L_00000271d2407f50;  1 drivers
L_00000271d24150a0 .extend/s 64, L_00000271d2414c40;
L_00000271d2415320 .extend/s 64, L_00000271d239c478;
L_00000271d2414240 .arith/mult 64, L_00000271d24150a0, L_00000271d2415320;
L_00000271d2413200 .part L_00000271d2414240, 8, 56;
L_00000271d2414100 .extend/s 64, L_00000271d2413200;
L_00000271d24153c0 .part L_00000271d2414100, 0, 32;
L_00000271d2413a20 .part L_00000271d24153c0, 31, 1;
L_00000271d24147e0 .part L_00000271d2414240, 40, 24;
L_00000271d2414880 .reduce/or L_00000271d24147e0;
L_00000271d2413ac0 .reduce/and L_00000271d24147e0;
S_00000271d2358ff0 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241790 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2407ee0 .functor XNOR 1, L_00000271d2418b60, L_00000271d239c7d8, C4<0>, C4<0>;
L_00000271d2408500 .functor AND 1, L_00000271d2407ee0, L_00000271d2418660, C4<1>, C4<1>;
L_00000271d239c820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24078c0 .functor XNOR 1, L_00000271d2418b60, L_00000271d239c820, C4<0>, C4<0>;
L_00000271d2406dd0 .functor NOT 1, L_00000271d2418980, C4<0>, C4<0>, C4<0>;
L_00000271d24080a0 .functor AND 1, L_00000271d24078c0, L_00000271d2406dd0, C4<1>, C4<1>;
v00000271d2363730_0 .net/s *"_ivl_0", 63 0, L_00000271d2417260;  1 drivers
v00000271d2362fb0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c7d8;  1 drivers
v00000271d23628d0_0 .net *"_ivl_18", 0 0, L_00000271d2407ee0;  1 drivers
v00000271d2362650_0 .net/s *"_ivl_2", 63 0, L_00000271d2417300;  1 drivers
v00000271d2361890_0 .net *"_ivl_21", 0 0, L_00000271d2418660;  1 drivers
v00000271d2362dd0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c820;  1 drivers
v00000271d23637d0_0 .net *"_ivl_26", 0 0, L_00000271d24078c0;  1 drivers
v00000271d2363550_0 .net *"_ivl_29", 0 0, L_00000271d2418980;  1 drivers
v00000271d2363050_0 .net *"_ivl_30", 0 0, L_00000271d2406dd0;  1 drivers
v00000271d2362a10_0 .net *"_ivl_6", 63 0, L_00000271d24185c0;  1 drivers
v00000271d2363870_0 .net *"_ivl_8", 55 0, L_00000271d24188e0;  1 drivers
v00000271d23626f0_0 .net/s "a_in", 31 0, v00000271d2367dd0_0;  1 drivers
v00000271d23625b0_0 .net/s "b_in", 31 0, v00000271d2367dd0_0;  alias, 1 drivers
v00000271d2362330_0 .net "expected_sign", 0 0, L_00000271d2418b60;  1 drivers
v00000271d23630f0_0 .net "msb_of_product_full", 23 0, L_00000271d2418a20;  1 drivers
v00000271d23635f0_0 .net "overflow", 0 0, L_00000271d2408500;  1 drivers
v00000271d2363190_0 .net/s "p_out", 31 0, L_00000271d24187a0;  alias, 1 drivers
v00000271d2362970_0 .net/s "product_full", 63 0, L_00000271d24173a0;  1 drivers
v00000271d2362790_0 .net "underflow_q", 0 0, L_00000271d24080a0;  1 drivers
L_00000271d2417260 .extend/s 64, v00000271d2367dd0_0;
L_00000271d2417300 .extend/s 64, v00000271d2367dd0_0;
L_00000271d24173a0 .arith/mult 64, L_00000271d2417260, L_00000271d2417300;
L_00000271d24188e0 .part L_00000271d24173a0, 8, 56;
L_00000271d24185c0 .extend/s 64, L_00000271d24188e0;
L_00000271d24187a0 .part L_00000271d24185c0, 0, 32;
L_00000271d2418b60 .part L_00000271d24187a0, 31, 1;
L_00000271d2418a20 .part L_00000271d24173a0, 40, 24;
L_00000271d2418660 .reduce/or L_00000271d2418a20;
L_00000271d2418980 .reduce/and L_00000271d2418a20;
S_00000271d2359180 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407e00 .functor XNOR 1, L_00000271d239c550, L_00000271d239c4c0, C4<0>, C4<0>;
L_00000271d24083b0 .functor XOR 1, L_00000271d2416720, L_00000271d24174e0, C4<0>, C4<0>;
v00000271d2361e30_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c4c0;  1 drivers
v00000271d2361f70_0 .net *"_ivl_11", 0 0, L_00000271d2414ba0;  1 drivers
v00000271d2361d90_0 .net *"_ivl_12", 0 0, L_00000271d2412f80;  1 drivers
v00000271d2362010_0 .net *"_ivl_14", 32 0, L_00000271d2413b60;  1 drivers
v00000271d2362d30_0 .net *"_ivl_16", 32 0, L_00000271d2412e40;  1 drivers
v00000271d2363c30_0 .net *"_ivl_19", 0 0, L_00000271d2412ee0;  1 drivers
v00000271d2361930_0 .net *"_ivl_2", 0 0, L_00000271d2407e00;  1 drivers
v00000271d2363410_0 .net *"_ivl_20", 0 0, L_00000271d2413c00;  1 drivers
v00000271d23621f0_0 .net *"_ivl_22", 32 0, L_00000271d2413ca0;  1 drivers
v00000271d23619d0_0 .net *"_ivl_25", 0 0, L_00000271d2413d40;  1 drivers
v00000271d2361cf0_0 .net *"_ivl_26", 0 0, L_00000271d2413de0;  1 drivers
v00000271d2363910_0 .net *"_ivl_28", 32 0, L_00000271d2417440;  1 drivers
v00000271d2363690_0 .net *"_ivl_30", 32 0, L_00000271d2416540;  1 drivers
v00000271d2362830_0 .net *"_ivl_37", 0 0, L_00000271d2416720;  1 drivers
v00000271d2362ab0_0 .net *"_ivl_39", 0 0, L_00000271d24174e0;  1 drivers
v00000271d2363230_0 .net *"_ivl_5", 0 0, L_00000271d24149c0;  1 drivers
v00000271d2362290_0 .net *"_ivl_6", 0 0, L_00000271d2414a60;  1 drivers
v00000271d2361ed0_0 .net *"_ivl_8", 32 0, L_00000271d2414b00;  1 drivers
v00000271d2363af0_0 .net/s "a_in", 31 0, L_00000271d2417580;  1 drivers
L_00000271d239c508 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2363cd0_0 .net/s "b_in", 31 0, L_00000271d239c508;  1 drivers
v00000271d2363ff0_0 .net "overflow", 0 0, L_00000271d24083b0;  1 drivers
v00000271d23623d0_0 .net "sub_n_add", 0 0, L_00000271d239c550;  1 drivers
v00000271d2362470_0 .net/s "sum_diff_out", 31 0, L_00000271d2416c20;  alias, 1 drivers
v00000271d2362510_0 .net/s "temp_result_wide", 32 0, L_00000271d2416cc0;  1 drivers
L_00000271d24149c0 .part L_00000271d2417580, 31, 1;
L_00000271d2414a60 .concat [ 1 0 0 0], L_00000271d24149c0;
L_00000271d2414b00 .concat [ 32 1 0 0], L_00000271d2417580, L_00000271d2414a60;
L_00000271d2414ba0 .part L_00000271d239c508, 31, 1;
L_00000271d2412f80 .concat [ 1 0 0 0], L_00000271d2414ba0;
L_00000271d2413b60 .concat [ 32 1 0 0], L_00000271d239c508, L_00000271d2412f80;
L_00000271d2412e40 .arith/sub 33, L_00000271d2414b00, L_00000271d2413b60;
L_00000271d2412ee0 .part L_00000271d2417580, 31, 1;
L_00000271d2413c00 .concat [ 1 0 0 0], L_00000271d2412ee0;
L_00000271d2413ca0 .concat [ 32 1 0 0], L_00000271d2417580, L_00000271d2413c00;
L_00000271d2413d40 .part L_00000271d239c508, 31, 1;
L_00000271d2413de0 .concat [ 1 0 0 0], L_00000271d2413d40;
L_00000271d2417440 .concat [ 32 1 0 0], L_00000271d239c508, L_00000271d2413de0;
L_00000271d2416540 .arith/sum 33, L_00000271d2413ca0, L_00000271d2417440;
L_00000271d2416cc0 .functor MUXZ 33, L_00000271d2416540, L_00000271d2412e40, L_00000271d2407e00, C4<>;
L_00000271d2416c20 .part L_00000271d2416cc0, 0, 32;
L_00000271d2416720 .part L_00000271d2416cc0, 32, 1;
L_00000271d24174e0 .part L_00000271d2416c20, 31, 1;
S_00000271d2358690 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239c988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407070 .functor XNOR 1, L_00000271d239c9d0, L_00000271d239c988, C4<0>, C4<0>;
L_00000271d2408260 .functor XOR 1, L_00000271d2429a30, L_00000271d2428090, C4<0>, C4<0>;
v00000271d23632d0_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c988;  1 drivers
v00000271d23639b0_0 .net *"_ivl_11", 0 0, L_00000271d2428ef0;  1 drivers
v00000271d23634b0_0 .net *"_ivl_12", 0 0, L_00000271d242a570;  1 drivers
v00000271d2363b90_0 .net *"_ivl_14", 32 0, L_00000271d2429210;  1 drivers
v00000271d2363370_0 .net *"_ivl_16", 32 0, L_00000271d2429990;  1 drivers
v00000271d2363d70_0 .net *"_ivl_19", 0 0, L_00000271d2427f50;  1 drivers
v00000271d2361a70_0 .net *"_ivl_2", 0 0, L_00000271d2407070;  1 drivers
v00000271d2362b50_0 .net *"_ivl_20", 0 0, L_00000271d2428f90;  1 drivers
v00000271d2362bf0_0 .net *"_ivl_22", 32 0, L_00000271d2429490;  1 drivers
v00000271d2363e10_0 .net *"_ivl_25", 0 0, L_00000271d24283b0;  1 drivers
v00000271d2363eb0_0 .net *"_ivl_26", 0 0, L_00000271d2428950;  1 drivers
v00000271d2362c90_0 .net *"_ivl_28", 32 0, L_00000271d2429df0;  1 drivers
v00000271d2363f50_0 .net *"_ivl_30", 32 0, L_00000271d2429c10;  1 drivers
v00000271d2361b10_0 .net *"_ivl_37", 0 0, L_00000271d2429a30;  1 drivers
v00000271d2361bb0_0 .net *"_ivl_39", 0 0, L_00000271d2428090;  1 drivers
v00000271d2361c50_0 .net *"_ivl_5", 0 0, L_00000271d2429670;  1 drivers
v00000271d2364db0_0 .net *"_ivl_6", 0 0, L_00000271d24281d0;  1 drivers
v00000271d2366570_0 .net *"_ivl_8", 32 0, L_00000271d242a390;  1 drivers
v00000271d2366250_0 .net/s "a_in", 31 0, v00000271d2367d30_0;  1 drivers
v00000271d2364b30_0 .net/s "b_in", 31 0, v00000271d2368ff0_0;  1 drivers
v00000271d2364e50_0 .net "overflow", 0 0, L_00000271d2408260;  1 drivers
v00000271d2366750_0 .net "sub_n_add", 0 0, L_00000271d239c9d0;  1 drivers
v00000271d23643b0_0 .net/s "sum_diff_out", 31 0, L_00000271d2429fd0;  alias, 1 drivers
v00000271d2365350_0 .net/s "temp_result_wide", 32 0, L_00000271d2429030;  1 drivers
L_00000271d2429670 .part v00000271d2367d30_0, 31, 1;
L_00000271d24281d0 .concat [ 1 0 0 0], L_00000271d2429670;
L_00000271d242a390 .concat [ 32 1 0 0], v00000271d2367d30_0, L_00000271d24281d0;
L_00000271d2428ef0 .part v00000271d2368ff0_0, 31, 1;
L_00000271d242a570 .concat [ 1 0 0 0], L_00000271d2428ef0;
L_00000271d2429210 .concat [ 32 1 0 0], v00000271d2368ff0_0, L_00000271d242a570;
L_00000271d2429990 .arith/sub 33, L_00000271d242a390, L_00000271d2429210;
L_00000271d2427f50 .part v00000271d2367d30_0, 31, 1;
L_00000271d2428f90 .concat [ 1 0 0 0], L_00000271d2427f50;
L_00000271d2429490 .concat [ 32 1 0 0], v00000271d2367d30_0, L_00000271d2428f90;
L_00000271d24283b0 .part v00000271d2368ff0_0, 31, 1;
L_00000271d2428950 .concat [ 1 0 0 0], L_00000271d24283b0;
L_00000271d2429df0 .concat [ 32 1 0 0], v00000271d2368ff0_0, L_00000271d2428950;
L_00000271d2429c10 .arith/sum 33, L_00000271d2429490, L_00000271d2429df0;
L_00000271d2429030 .functor MUXZ 33, L_00000271d2429c10, L_00000271d2429990, L_00000271d2407070, C4<>;
L_00000271d2429fd0 .part L_00000271d2429030, 0, 32;
L_00000271d2429a30 .part L_00000271d2429030, 32, 1;
L_00000271d2428090 .part L_00000271d2429fd0, 31, 1;
S_00000271d2358b40 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d22419d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239c868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2406e40 .functor XNOR 1, L_00000271d2418ac0, L_00000271d239c868, C4<0>, C4<0>;
L_00000271d2406eb0 .functor AND 1, L_00000271d2406e40, L_00000271d2417da0, C4<1>, C4<1>;
L_00000271d239c8b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407000 .functor XNOR 1, L_00000271d2418ac0, L_00000271d239c8b0, C4<0>, C4<0>;
L_00000271d24069e0 .functor NOT 1, L_00000271d2418160, C4<0>, C4<0>, C4<0>;
L_00000271d2406f20 .functor AND 1, L_00000271d2407000, L_00000271d24069e0, C4<1>, C4<1>;
v00000271d2365850_0 .net/s *"_ivl_0", 63 0, L_00000271d2418700;  1 drivers
v00000271d2365170_0 .net/2u *"_ivl_16", 0 0, L_00000271d239c868;  1 drivers
v00000271d23666b0_0 .net *"_ivl_18", 0 0, L_00000271d2406e40;  1 drivers
v00000271d2364ef0_0 .net/s *"_ivl_2", 63 0, L_00000271d2417e40;  1 drivers
v00000271d2365ad0_0 .net *"_ivl_21", 0 0, L_00000271d2417da0;  1 drivers
v00000271d2364f90_0 .net/2u *"_ivl_24", 0 0, L_00000271d239c8b0;  1 drivers
v00000271d2364630_0 .net *"_ivl_26", 0 0, L_00000271d2407000;  1 drivers
v00000271d23667f0_0 .net *"_ivl_29", 0 0, L_00000271d2418160;  1 drivers
v00000271d2365fd0_0 .net *"_ivl_30", 0 0, L_00000271d24069e0;  1 drivers
v00000271d2366070_0 .net *"_ivl_6", 63 0, L_00000271d2418020;  1 drivers
v00000271d2365030_0 .net *"_ivl_8", 55 0, L_00000271d2418840;  1 drivers
v00000271d2365df0_0 .net/s "a_in", 31 0, v00000271d2368910_0;  1 drivers
v00000271d23648b0_0 .net/s "b_in", 31 0, v00000271d2368910_0;  alias, 1 drivers
v00000271d23646d0_0 .net "expected_sign", 0 0, L_00000271d2418ac0;  1 drivers
v00000271d2365490_0 .net "msb_of_product_full", 23 0, L_00000271d2418480;  1 drivers
v00000271d2364770_0 .net "overflow", 0 0, L_00000271d2406eb0;  1 drivers
v00000271d2366430_0 .net/s "p_out", 31 0, L_00000271d2417ee0;  alias, 1 drivers
v00000271d2365710_0 .net/s "product_full", 63 0, L_00000271d2418c00;  1 drivers
v00000271d2364810_0 .net "underflow_q", 0 0, L_00000271d2406f20;  1 drivers
L_00000271d2418700 .extend/s 64, v00000271d2368910_0;
L_00000271d2417e40 .extend/s 64, v00000271d2368910_0;
L_00000271d2418c00 .arith/mult 64, L_00000271d2418700, L_00000271d2417e40;
L_00000271d2418840 .part L_00000271d2418c00, 8, 56;
L_00000271d2418020 .extend/s 64, L_00000271d2418840;
L_00000271d2417ee0 .part L_00000271d2418020, 0, 32;
L_00000271d2418ac0 .part L_00000271d2417ee0, 31, 1;
L_00000271d2418480 .part L_00000271d2418c00, 40, 24;
L_00000271d2417da0 .reduce/or L_00000271d2418480;
L_00000271d2418160 .reduce/and L_00000271d2418480;
S_00000271d23594a0 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000271d22ccce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239c628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239c598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2407850 .functor XNOR 1, L_00000271d239c628, L_00000271d239c598, C4<0>, C4<0>;
L_00000271d2407b60 .functor XOR 1, L_00000271d2415f00, L_00000271d2415960, C4<0>, C4<0>;
v00000271d2364450_0 .net/2u *"_ivl_0", 0 0, L_00000271d239c598;  1 drivers
v00000271d23650d0_0 .net *"_ivl_11", 0 0, L_00000271d2416a40;  1 drivers
v00000271d23644f0_0 .net *"_ivl_12", 0 0, L_00000271d2417940;  1 drivers
v00000271d2366610_0 .net *"_ivl_14", 32 0, L_00000271d2417120;  1 drivers
v00000271d23664d0_0 .net *"_ivl_16", 32 0, L_00000271d2416680;  1 drivers
v00000271d2364590_0 .net *"_ivl_19", 0 0, L_00000271d2415d20;  1 drivers
v00000271d23655d0_0 .net *"_ivl_2", 0 0, L_00000271d2407850;  1 drivers
v00000271d2364270_0 .net *"_ivl_20", 0 0, L_00000271d24162c0;  1 drivers
v00000271d2365210_0 .net *"_ivl_22", 32 0, L_00000271d2417800;  1 drivers
v00000271d2366390_0 .net *"_ivl_25", 0 0, L_00000271d2416d60;  1 drivers
v00000271d2364130_0 .net *"_ivl_26", 0 0, L_00000271d24158c0;  1 drivers
v00000271d23641d0_0 .net *"_ivl_28", 32 0, L_00000271d2416f40;  1 drivers
v00000271d23652b0_0 .net *"_ivl_30", 32 0, L_00000271d2415aa0;  1 drivers
v00000271d23653f0_0 .net *"_ivl_37", 0 0, L_00000271d2415f00;  1 drivers
v00000271d23657b0_0 .net *"_ivl_39", 0 0, L_00000271d2415960;  1 drivers
v00000271d2365530_0 .net *"_ivl_5", 0 0, L_00000271d2415b40;  1 drivers
v00000271d2366110_0 .net *"_ivl_6", 0 0, L_00000271d2415c80;  1 drivers
v00000271d23661b0_0 .net *"_ivl_8", 32 0, L_00000271d2417c60;  1 drivers
v00000271d2365670_0 .net/s "a_in", 31 0, L_00000271d2415e60;  1 drivers
L_00000271d239c5e0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2365e90_0 .net/s "b_in", 31 0, L_00000271d239c5e0;  1 drivers
v00000271d2365d50_0 .net "overflow", 0 0, L_00000271d2407b60;  1 drivers
v00000271d23658f0_0 .net "sub_n_add", 0 0, L_00000271d239c628;  1 drivers
v00000271d2365990_0 .net/s "sum_diff_out", 31 0, L_00000271d2417620;  alias, 1 drivers
v00000271d2365a30_0 .net/s "temp_result_wide", 32 0, L_00000271d2416360;  1 drivers
L_00000271d2415b40 .part L_00000271d2415e60, 31, 1;
L_00000271d2415c80 .concat [ 1 0 0 0], L_00000271d2415b40;
L_00000271d2417c60 .concat [ 32 1 0 0], L_00000271d2415e60, L_00000271d2415c80;
L_00000271d2416a40 .part L_00000271d239c5e0, 31, 1;
L_00000271d2417940 .concat [ 1 0 0 0], L_00000271d2416a40;
L_00000271d2417120 .concat [ 32 1 0 0], L_00000271d239c5e0, L_00000271d2417940;
L_00000271d2416680 .arith/sub 33, L_00000271d2417c60, L_00000271d2417120;
L_00000271d2415d20 .part L_00000271d2415e60, 31, 1;
L_00000271d24162c0 .concat [ 1 0 0 0], L_00000271d2415d20;
L_00000271d2417800 .concat [ 32 1 0 0], L_00000271d2415e60, L_00000271d24162c0;
L_00000271d2416d60 .part L_00000271d239c5e0, 31, 1;
L_00000271d24158c0 .concat [ 1 0 0 0], L_00000271d2416d60;
L_00000271d2416f40 .concat [ 32 1 0 0], L_00000271d239c5e0, L_00000271d24158c0;
L_00000271d2415aa0 .arith/sum 33, L_00000271d2417800, L_00000271d2416f40;
L_00000271d2416360 .functor MUXZ 33, L_00000271d2415aa0, L_00000271d2416680, L_00000271d2407850, C4<>;
L_00000271d2417620 .part L_00000271d2416360, 0, 32;
L_00000271d2415f00 .part L_00000271d2416360, 32, 1;
L_00000271d2415960 .part L_00000271d2417620, 31, 1;
S_00000271d2359950 .scope module, "func_d_grad" "func" 8 343, 11 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000271d22ce550 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000271d22ce588 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000271d22ce5c0 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000271d22ce5f8 .param/l "DONE" 1 11 48, C4<101>;
P_00000271d22ce630 .param/l "IDLE" 1 11 43, C4<000>;
P_00000271d22ce668 .param/l "INIT" 1 11 44, C4<001>;
P_00000271d22ce6a0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000271d22ce6d8 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000271d22ce710 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000271d22ce748 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000271d2360fd0_0 .net *"_ivl_1", 0 0, L_00000271d2429ad0;  1 drivers
v00000271d235fbd0_0 .net *"_ivl_13", 0 0, L_00000271d242c870;  1 drivers
v00000271d235ff90_0 .net *"_ivl_14", 15 0, L_00000271d242ac50;  1 drivers
v00000271d23611b0_0 .net *"_ivl_2", 15 0, L_00000271d242a250;  1 drivers
v00000271d23616b0_0 .net *"_ivl_21", 0 0, L_00000271d242ae30;  1 drivers
v00000271d2361750_0 .net *"_ivl_22", 15 0, L_00000271d242b290;  1 drivers
v00000271d235f090_0 .net *"_ivl_31", 0 0, L_00000271d242c0f0;  1 drivers
v00000271d2372c30_0 .net *"_ivl_32", 15 0, L_00000271d242a750;  1 drivers
v00000271d2372730_0 .net *"_ivl_7", 0 0, L_00000271d2428c70;  1 drivers
v00000271d2372cd0_0 .net *"_ivl_8", 15 0, L_00000271d242c7d0;  1 drivers
v00000271d23731d0_0 .net/s "a_in", 15 0, v00000271d236cfb0_0;  alias, 1 drivers
v00000271d23734f0_0 .var/s "a_in_buffer", 15 0;
v00000271d2373590_0 .net/s "b_in", 15 0, v00000271d236ed10_0;  alias, 1 drivers
v00000271d2372690_0 .var/s "b_in_buffer", 15 0;
v00000271d2372e10_0 .net/s "c_in", 15 0, v00000271d236edb0_0;  alias, 1 drivers
v00000271d2371c90_0 .var/s "c_in_buffer", 15 0;
v00000271d23720f0_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d2372190_0 .var "curr_state", 2 0;
v00000271d23727d0_0 .net/s "d_in", 15 0, v00000271d23707f0_0;  1 drivers
v00000271d2372eb0_0 .var/s "d_in_buffer", 15 0;
v00000271d23725f0_0 .net/s "final_value", 31 0, L_00000271d2430650;  1 drivers
v00000271d2372ff0_0 .var "func_done", 0 0;
v00000271d2373630_0 .var "next_state", 2 0;
v00000271d2371790_0 .var "overflow", 0 0;
v00000271d2371330_0 .net "rst_n", 0 0, v00000271d236e9f0_0;  alias, 1 drivers
v00000271d2371d30_0 .net "start_func", 0 0, v00000271d2370cf0_0;  alias, 1 drivers
v00000271d23715b0_0 .net/s "term1", 31 0, L_00000271d242dd10;  1 drivers
v00000271d2372870_0 .net/s "term1_partial", 31 0, L_00000271d2428bd0;  1 drivers
v00000271d2371290_0 .var/s "term1_partial_reg", 31 0;
v00000271d23733b0_0 .net/s "term1_plus_term2", 31 0, L_00000271d242e7b0;  1 drivers
v00000271d2373270_0 .var/s "term1_plus_term2_reg", 31 0;
v00000271d2372910_0 .var/s "term1_reg", 31 0;
v00000271d2371a10_0 .net/s "term2", 31 0, L_00000271d242d9f0;  1 drivers
v00000271d2372f50_0 .net/s "term2_partial", 31 0, L_00000271d242acf0;  1 drivers
v00000271d2373090_0 .var/s "term2_partial_reg", 31 0;
v00000271d2373450_0 .var/s "term2_reg", 31 0;
v00000271d2372410_0 .net/s "term3", 31 0, L_00000271d242cf50;  1 drivers
v00000271d23713d0_0 .net/s "term3_partial", 31 0, L_00000271d242bf10;  1 drivers
v00000271d23736d0_0 .var/s "term3_partial_reg", 31 0;
v00000271d23710b0_0 .net/s "term3_plus_term4", 31 0, L_00000271d2430010;  1 drivers
v00000271d2371150_0 .var/s "term3_plus_term4_reg", 31 0;
v00000271d23729b0_0 .var/s "term3_reg", 31 0;
v00000271d23711f0_0 .net/s "term4", 31 0, L_00000271d242f110;  1 drivers
v00000271d2371510_0 .net/s "term4_partial", 31 0, L_00000271d242b510;  1 drivers
v00000271d2373130_0 .var/s "term4_partial_reg", 31 0;
v00000271d2373310_0 .var/s "term4_reg", 31 0;
v00000271d2372050_0 .var/s "z_out", 31 0;
E_00000271d2241810 .event anyedge, v00000271d2372190_0, v00000271d23389e0_0;
L_00000271d2429ad0 .part v00000271d2372690_0, 15, 1;
LS_00000271d242a250_0_0 .concat [ 1 1 1 1], L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0;
LS_00000271d242a250_0_4 .concat [ 1 1 1 1], L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0;
LS_00000271d242a250_0_8 .concat [ 1 1 1 1], L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0;
LS_00000271d242a250_0_12 .concat [ 1 1 1 1], L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0, L_00000271d2429ad0;
L_00000271d242a250 .concat [ 4 4 4 4], LS_00000271d242a250_0_0, LS_00000271d242a250_0_4, LS_00000271d242a250_0_8, LS_00000271d242a250_0_12;
L_00000271d2429cb0 .concat [ 16 16 0 0], v00000271d2372690_0, L_00000271d242a250;
L_00000271d2428c70 .part v00000271d2372690_0, 15, 1;
LS_00000271d242c7d0_0_0 .concat [ 1 1 1 1], L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70;
LS_00000271d242c7d0_0_4 .concat [ 1 1 1 1], L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70;
LS_00000271d242c7d0_0_8 .concat [ 1 1 1 1], L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70;
LS_00000271d242c7d0_0_12 .concat [ 1 1 1 1], L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70, L_00000271d2428c70;
L_00000271d242c7d0 .concat [ 4 4 4 4], LS_00000271d242c7d0_0_0, LS_00000271d242c7d0_0_4, LS_00000271d242c7d0_0_8, LS_00000271d242c7d0_0_12;
L_00000271d242aa70 .concat [ 16 16 0 0], v00000271d2372690_0, L_00000271d242c7d0;
L_00000271d242c870 .part v00000271d2372eb0_0, 15, 1;
LS_00000271d242ac50_0_0 .concat [ 1 1 1 1], L_00000271d242c870, L_00000271d242c870, L_00000271d242c870, L_00000271d242c870;
LS_00000271d242ac50_0_4 .concat [ 1 1 1 1], L_00000271d242c870, L_00000271d242c870, L_00000271d242c870, L_00000271d242c870;
LS_00000271d242ac50_0_8 .concat [ 1 1 1 1], L_00000271d242c870, L_00000271d242c870, L_00000271d242c870, L_00000271d242c870;
LS_00000271d242ac50_0_12 .concat [ 1 1 1 1], L_00000271d242c870, L_00000271d242c870, L_00000271d242c870, L_00000271d242c870;
L_00000271d242ac50 .concat [ 4 4 4 4], LS_00000271d242ac50_0_0, LS_00000271d242ac50_0_4, LS_00000271d242ac50_0_8, LS_00000271d242ac50_0_12;
L_00000271d242c050 .concat [ 16 16 0 0], v00000271d2372eb0_0, L_00000271d242ac50;
L_00000271d242ae30 .part v00000271d2371c90_0, 15, 1;
LS_00000271d242b290_0_0 .concat [ 1 1 1 1], L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30;
LS_00000271d242b290_0_4 .concat [ 1 1 1 1], L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30;
LS_00000271d242b290_0_8 .concat [ 1 1 1 1], L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30;
LS_00000271d242b290_0_12 .concat [ 1 1 1 1], L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30, L_00000271d242ae30;
L_00000271d242b290 .concat [ 4 4 4 4], LS_00000271d242b290_0_0, LS_00000271d242b290_0_4, LS_00000271d242b290_0_8, LS_00000271d242b290_0_12;
L_00000271d242c190 .concat [ 16 16 0 0], v00000271d2371c90_0, L_00000271d242b290;
L_00000271d242c0f0 .part v00000271d23734f0_0, 15, 1;
LS_00000271d242a750_0_0 .concat [ 1 1 1 1], L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0;
LS_00000271d242a750_0_4 .concat [ 1 1 1 1], L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0;
LS_00000271d242a750_0_8 .concat [ 1 1 1 1], L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0;
LS_00000271d242a750_0_12 .concat [ 1 1 1 1], L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0, L_00000271d242c0f0;
L_00000271d242a750 .concat [ 4 4 4 4], LS_00000271d242a750_0_0, LS_00000271d242a750_0_4, LS_00000271d242a750_0_8, LS_00000271d242a750_0_12;
L_00000271d242c410 .concat [ 16 16 0 0], v00000271d23734f0_0, L_00000271d242a750;
S_00000271d2359ae0 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239d1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239d168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2456410 .functor XNOR 1, L_00000271d239d1b0, L_00000271d239d168, C4<0>, C4<0>;
L_00000271d24562c0 .functor XOR 1, L_00000271d2430470, L_00000271d242fbb0, C4<0>, C4<0>;
v00000271d2367ab0_0 .net/2u *"_ivl_0", 0 0, L_00000271d239d168;  1 drivers
v00000271d2367010_0 .net *"_ivl_11", 0 0, L_00000271d24317d0;  1 drivers
v00000271d23670b0_0 .net *"_ivl_12", 0 0, L_00000271d2431870;  1 drivers
v00000271d2368870_0 .net *"_ivl_14", 32 0, L_00000271d2431a50;  1 drivers
v00000271d23673d0_0 .net *"_ivl_16", 32 0, L_00000271d2431d70;  1 drivers
v00000271d2367830_0 .net *"_ivl_19", 0 0, L_00000271d242f9d0;  1 drivers
v00000271d23689b0_0 .net *"_ivl_2", 0 0, L_00000271d2456410;  1 drivers
v00000271d2368d70_0 .net *"_ivl_20", 0 0, L_00000271d24303d0;  1 drivers
v00000271d2367f10_0 .net *"_ivl_22", 32 0, L_00000271d242f6b0;  1 drivers
v00000271d2367b50_0 .net *"_ivl_25", 0 0, L_00000271d2430b50;  1 drivers
v00000271d2368a50_0 .net *"_ivl_26", 0 0, L_00000271d24301f0;  1 drivers
v00000271d2367650_0 .net *"_ivl_28", 32 0, L_00000271d2430150;  1 drivers
v00000271d23675b0_0 .net *"_ivl_30", 32 0, L_00000271d2431550;  1 drivers
v00000271d2367470_0 .net *"_ivl_37", 0 0, L_00000271d2430470;  1 drivers
v00000271d2368b90_0 .net *"_ivl_39", 0 0, L_00000271d242fbb0;  1 drivers
v00000271d23680f0_0 .net *"_ivl_5", 0 0, L_00000271d2430970;  1 drivers
v00000271d2368410_0 .net *"_ivl_6", 0 0, L_00000271d2431730;  1 drivers
v00000271d2367970_0 .net *"_ivl_8", 32 0, L_00000271d2431c30;  1 drivers
v00000271d2368230_0 .net/s "a_in", 31 0, v00000271d2373270_0;  1 drivers
v00000271d2368cd0_0 .net/s "b_in", 31 0, v00000271d2371150_0;  1 drivers
v00000271d2367e70_0 .net "overflow", 0 0, L_00000271d24562c0;  1 drivers
v00000271d23676f0_0 .net "sub_n_add", 0 0, L_00000271d239d1b0;  1 drivers
v00000271d2367790_0 .net/s "sum_diff_out", 31 0, L_00000271d2430650;  alias, 1 drivers
v00000271d23678d0_0 .net/s "temp_result_wide", 32 0, L_00000271d2430ab0;  1 drivers
L_00000271d2430970 .part v00000271d2373270_0, 31, 1;
L_00000271d2431730 .concat [ 1 0 0 0], L_00000271d2430970;
L_00000271d2431c30 .concat [ 32 1 0 0], v00000271d2373270_0, L_00000271d2431730;
L_00000271d24317d0 .part v00000271d2371150_0, 31, 1;
L_00000271d2431870 .concat [ 1 0 0 0], L_00000271d24317d0;
L_00000271d2431a50 .concat [ 32 1 0 0], v00000271d2371150_0, L_00000271d2431870;
L_00000271d2431d70 .arith/sub 33, L_00000271d2431c30, L_00000271d2431a50;
L_00000271d242f9d0 .part v00000271d2373270_0, 31, 1;
L_00000271d24303d0 .concat [ 1 0 0 0], L_00000271d242f9d0;
L_00000271d242f6b0 .concat [ 32 1 0 0], v00000271d2373270_0, L_00000271d24303d0;
L_00000271d2430b50 .part v00000271d2371150_0, 31, 1;
L_00000271d24301f0 .concat [ 1 0 0 0], L_00000271d2430b50;
L_00000271d2430150 .concat [ 32 1 0 0], v00000271d2371150_0, L_00000271d24301f0;
L_00000271d2431550 .arith/sum 33, L_00000271d242f6b0, L_00000271d2430150;
L_00000271d2430ab0 .functor MUXZ 33, L_00000271d2431550, L_00000271d2431d70, L_00000271d2456410, C4<>;
L_00000271d2430650 .part L_00000271d2430ab0, 0, 32;
L_00000271d2430470 .part L_00000271d2430ab0, 32, 1;
L_00000271d242fbb0 .part L_00000271d2430650, 31, 1;
S_00000271d2358500 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239ce50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239cdc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408960 .functor XNOR 1, L_00000271d239ce50, L_00000271d239cdc0, C4<0>, C4<0>;
L_00000271d24089d0 .functor XOR 1, L_00000271d242f2f0, L_00000271d242dbd0, C4<0>, C4<0>;
v00000271d2368e10_0 .net/2u *"_ivl_0", 0 0, L_00000271d239cdc0;  1 drivers
v00000271d2368370_0 .net *"_ivl_11", 0 0, L_00000271d242a890;  1 drivers
v00000271d23684b0_0 .net *"_ivl_12", 0 0, L_00000271d242c2d0;  1 drivers
v00000271d2368eb0_0 .net *"_ivl_14", 32 0, L_00000271d242d6d0;  1 drivers
v00000271d2368f50_0 .net *"_ivl_16", 32 0, L_00000271d242f390;  1 drivers
v00000271d2368550_0 .net *"_ivl_19", 0 0, L_00000271d242ed50;  1 drivers
v00000271d2369590_0 .net *"_ivl_2", 0 0, L_00000271d2408960;  1 drivers
v00000271d2369130_0 .net *"_ivl_20", 0 0, L_00000271d242ddb0;  1 drivers
v00000271d2369d10_0 .net *"_ivl_22", 32 0, L_00000271d242ee90;  1 drivers
v00000271d2369db0_0 .net *"_ivl_25", 0 0, L_00000271d242edf0;  1 drivers
v00000271d2369e50_0 .net *"_ivl_26", 0 0, L_00000271d242d770;  1 drivers
v00000271d2369770_0 .net *"_ivl_28", 32 0, L_00000271d242da90;  1 drivers
v00000271d2369450_0 .net *"_ivl_30", 32 0, L_00000271d242def0;  1 drivers
v00000271d2369a90_0 .net *"_ivl_37", 0 0, L_00000271d242f2f0;  1 drivers
v00000271d23691d0_0 .net *"_ivl_39", 0 0, L_00000271d242dbd0;  1 drivers
v00000271d23694f0_0 .net *"_ivl_5", 0 0, L_00000271d242b790;  1 drivers
v00000271d23693b0_0 .net *"_ivl_6", 0 0, L_00000271d242c230;  1 drivers
v00000271d2369630_0 .net *"_ivl_8", 32 0, L_00000271d242b830;  1 drivers
v00000271d23696d0_0 .net/s "a_in", 31 0, v00000271d2371290_0;  1 drivers
L_00000271d239ce08 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2369c70_0 .net/s "b_in", 31 0, L_00000271d239ce08;  1 drivers
v00000271d2369ef0_0 .net "overflow", 0 0, L_00000271d24089d0;  1 drivers
v00000271d2369270_0 .net "sub_n_add", 0 0, L_00000271d239ce50;  1 drivers
v00000271d23698b0_0 .net/s "sum_diff_out", 31 0, L_00000271d242dd10;  alias, 1 drivers
v00000271d2369310_0 .net/s "temp_result_wide", 32 0, L_00000271d242f430;  1 drivers
L_00000271d242b790 .part v00000271d2371290_0, 31, 1;
L_00000271d242c230 .concat [ 1 0 0 0], L_00000271d242b790;
L_00000271d242b830 .concat [ 32 1 0 0], v00000271d2371290_0, L_00000271d242c230;
L_00000271d242a890 .part L_00000271d239ce08, 31, 1;
L_00000271d242c2d0 .concat [ 1 0 0 0], L_00000271d242a890;
L_00000271d242d6d0 .concat [ 32 1 0 0], L_00000271d239ce08, L_00000271d242c2d0;
L_00000271d242f390 .arith/sub 33, L_00000271d242b830, L_00000271d242d6d0;
L_00000271d242ed50 .part v00000271d2371290_0, 31, 1;
L_00000271d242ddb0 .concat [ 1 0 0 0], L_00000271d242ed50;
L_00000271d242ee90 .concat [ 32 1 0 0], v00000271d2371290_0, L_00000271d242ddb0;
L_00000271d242edf0 .part L_00000271d239ce08, 31, 1;
L_00000271d242d770 .concat [ 1 0 0 0], L_00000271d242edf0;
L_00000271d242da90 .concat [ 32 1 0 0], L_00000271d239ce08, L_00000271d242d770;
L_00000271d242def0 .arith/sum 33, L_00000271d242ee90, L_00000271d242da90;
L_00000271d242f430 .functor MUXZ 33, L_00000271d242def0, L_00000271d242f390, L_00000271d2408960, C4<>;
L_00000271d242dd10 .part L_00000271d242f430, 0, 32;
L_00000271d242f2f0 .part L_00000271d242f430, 32, 1;
L_00000271d242dbd0 .part L_00000271d242dd10, 31, 1;
S_00000271d2359c70 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241a90 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239caa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d24070e0 .functor XNOR 1, L_00000271d2429710, L_00000271d239caa8, C4<0>, C4<0>;
L_00000271d2407150 .functor AND 1, L_00000271d24070e0, L_00000271d2429850, C4<1>, C4<1>;
L_00000271d239caf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24071c0 .functor XNOR 1, L_00000271d2429710, L_00000271d239caf0, C4<0>, C4<0>;
L_00000271d2407930 .functor NOT 1, L_00000271d24298f0, C4<0>, C4<0>, C4<0>;
L_00000271d24072a0 .functor AND 1, L_00000271d24071c0, L_00000271d2407930, C4<1>, C4<1>;
v00000271d2369bd0_0 .net/s *"_ivl_0", 63 0, L_00000271d24292b0;  1 drivers
v00000271d2369810_0 .net/2u *"_ivl_16", 0 0, L_00000271d239caa8;  1 drivers
v00000271d2369950_0 .net *"_ivl_18", 0 0, L_00000271d24070e0;  1 drivers
v00000271d23699f0_0 .net/s *"_ivl_2", 63 0, L_00000271d2428b30;  1 drivers
v00000271d2369b30_0 .net *"_ivl_21", 0 0, L_00000271d2429850;  1 drivers
v00000271d2369090_0 .net/2u *"_ivl_24", 0 0, L_00000271d239caf0;  1 drivers
v00000271d235a810_0 .net *"_ivl_26", 0 0, L_00000271d24071c0;  1 drivers
v00000271d235c750_0 .net *"_ivl_29", 0 0, L_00000271d24298f0;  1 drivers
v00000271d235a8b0_0 .net *"_ivl_30", 0 0, L_00000271d2407930;  1 drivers
v00000271d235a950_0 .net *"_ivl_6", 63 0, L_00000271d242a4d0;  1 drivers
v00000271d235b670_0 .net *"_ivl_8", 55 0, L_00000271d2429350;  1 drivers
v00000271d235a270_0 .net/s "a_in", 31 0, L_00000271d2429cb0;  1 drivers
v00000271d235c390_0 .net/s "b_in", 31 0, L_00000271d242aa70;  1 drivers
v00000271d235c250_0 .net "expected_sign", 0 0, L_00000271d2429710;  1 drivers
v00000271d235a090_0 .net "msb_of_product_full", 23 0, L_00000271d24297b0;  1 drivers
v00000271d235a130_0 .net "overflow", 0 0, L_00000271d2407150;  1 drivers
v00000271d235a770_0 .net/s "p_out", 31 0, L_00000271d2428bd0;  alias, 1 drivers
v00000271d235a1d0_0 .net/s "product_full", 63 0, L_00000271d242a430;  1 drivers
v00000271d235a4f0_0 .net "underflow_q", 0 0, L_00000271d24072a0;  1 drivers
L_00000271d24292b0 .extend/s 64, L_00000271d2429cb0;
L_00000271d2428b30 .extend/s 64, L_00000271d242aa70;
L_00000271d242a430 .arith/mult 64, L_00000271d24292b0, L_00000271d2428b30;
L_00000271d2429350 .part L_00000271d242a430, 8, 56;
L_00000271d242a4d0 .extend/s 64, L_00000271d2429350;
L_00000271d2428bd0 .part L_00000271d242a4d0, 0, 32;
L_00000271d2429710 .part L_00000271d2428bd0, 31, 1;
L_00000271d24297b0 .part L_00000271d242a430, 40, 24;
L_00000271d2429850 .reduce/or L_00000271d24297b0;
L_00000271d24298f0 .reduce/and L_00000271d24297b0;
S_00000271d2358820 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239d090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239d048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2456950 .functor XNOR 1, L_00000271d239d090, L_00000271d239d048, C4<0>, C4<0>;
L_00000271d24561e0 .functor XOR 1, L_00000271d242e850, L_00000271d242e8f0, C4<0>, C4<0>;
v00000271d235adb0_0 .net/2u *"_ivl_0", 0 0, L_00000271d239d048;  1 drivers
v00000271d235b7b0_0 .net *"_ivl_11", 0 0, L_00000271d242d270;  1 drivers
v00000271d235b3f0_0 .net *"_ivl_12", 0 0, L_00000271d242e0d0;  1 drivers
v00000271d235aa90_0 .net *"_ivl_14", 32 0, L_00000271d242d310;  1 drivers
v00000271d235c070_0 .net *"_ivl_16", 32 0, L_00000271d242d630;  1 drivers
v00000271d235c7f0_0 .net *"_ivl_19", 0 0, L_00000271d242de50;  1 drivers
v00000271d235b350_0 .net *"_ivl_2", 0 0, L_00000271d2456950;  1 drivers
v00000271d235ae50_0 .net *"_ivl_20", 0 0, L_00000271d242e170;  1 drivers
v00000271d235ad10_0 .net *"_ivl_22", 32 0, L_00000271d242e210;  1 drivers
v00000271d235c110_0 .net *"_ivl_25", 0 0, L_00000271d242e2b0;  1 drivers
v00000271d235c2f0_0 .net *"_ivl_26", 0 0, L_00000271d242e530;  1 drivers
v00000271d235a310_0 .net *"_ivl_28", 32 0, L_00000271d242e5d0;  1 drivers
v00000271d235b850_0 .net *"_ivl_30", 32 0, L_00000271d242e670;  1 drivers
v00000271d235a3b0_0 .net *"_ivl_37", 0 0, L_00000271d242e850;  1 drivers
v00000271d235a9f0_0 .net *"_ivl_39", 0 0, L_00000271d242e8f0;  1 drivers
v00000271d235ac70_0 .net *"_ivl_5", 0 0, L_00000271d242ceb0;  1 drivers
v00000271d235c1b0_0 .net *"_ivl_6", 0 0, L_00000271d242d1d0;  1 drivers
v00000271d235a450_0 .net *"_ivl_8", 32 0, L_00000271d242dc70;  1 drivers
v00000271d235c430_0 .net/s "a_in", 31 0, v00000271d2372910_0;  1 drivers
v00000271d235a590_0 .net/s "b_in", 31 0, v00000271d2373450_0;  1 drivers
v00000271d235a6d0_0 .net "overflow", 0 0, L_00000271d24561e0;  1 drivers
v00000271d235b490_0 .net "sub_n_add", 0 0, L_00000271d239d090;  1 drivers
v00000271d235b2b0_0 .net/s "sum_diff_out", 31 0, L_00000271d242e7b0;  alias, 1 drivers
v00000271d235ab30_0 .net/s "temp_result_wide", 32 0, L_00000271d242e710;  1 drivers
L_00000271d242ceb0 .part v00000271d2372910_0, 31, 1;
L_00000271d242d1d0 .concat [ 1 0 0 0], L_00000271d242ceb0;
L_00000271d242dc70 .concat [ 32 1 0 0], v00000271d2372910_0, L_00000271d242d1d0;
L_00000271d242d270 .part v00000271d2373450_0, 31, 1;
L_00000271d242e0d0 .concat [ 1 0 0 0], L_00000271d242d270;
L_00000271d242d310 .concat [ 32 1 0 0], v00000271d2373450_0, L_00000271d242e0d0;
L_00000271d242d630 .arith/sub 33, L_00000271d242dc70, L_00000271d242d310;
L_00000271d242de50 .part v00000271d2372910_0, 31, 1;
L_00000271d242e170 .concat [ 1 0 0 0], L_00000271d242de50;
L_00000271d242e210 .concat [ 32 1 0 0], v00000271d2372910_0, L_00000271d242e170;
L_00000271d242e2b0 .part v00000271d2373450_0, 31, 1;
L_00000271d242e530 .concat [ 1 0 0 0], L_00000271d242e2b0;
L_00000271d242e5d0 .concat [ 32 1 0 0], v00000271d2373450_0, L_00000271d242e530;
L_00000271d242e670 .arith/sum 33, L_00000271d242e210, L_00000271d242e5d0;
L_00000271d242e710 .functor MUXZ 33, L_00000271d242e670, L_00000271d242d630, L_00000271d2456950, C4<>;
L_00000271d242e7b0 .part L_00000271d242e710, 0, 32;
L_00000271d242e850 .part L_00000271d242e710, 32, 1;
L_00000271d242e8f0 .part L_00000271d242e7b0, 31, 1;
S_00000271d23589b0 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241850 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239ce98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2408c70 .functor XNOR 1, L_00000271d242e3f0, L_00000271d239ce98, C4<0>, C4<0>;
L_00000271d24088f0 .functor AND 1, L_00000271d2408c70, L_00000271d242f1b0, C4<1>, C4<1>;
L_00000271d239cee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408650 .functor XNOR 1, L_00000271d242e3f0, L_00000271d239cee0, C4<0>, C4<0>;
L_00000271d24086c0 .functor NOT 1, L_00000271d242d3b0, C4<0>, C4<0>, C4<0>;
L_00000271d2408730 .functor AND 1, L_00000271d2408650, L_00000271d24086c0, C4<1>, C4<1>;
v00000271d235a630_0 .net/s *"_ivl_0", 63 0, L_00000271d242efd0;  1 drivers
v00000271d235abd0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239ce98;  1 drivers
v00000271d235aef0_0 .net *"_ivl_18", 0 0, L_00000271d2408c70;  1 drivers
v00000271d235af90_0 .net/s *"_ivl_2", 63 0, L_00000271d242d8b0;  1 drivers
v00000271d235b8f0_0 .net *"_ivl_21", 0 0, L_00000271d242f1b0;  1 drivers
v00000271d235b030_0 .net/2u *"_ivl_24", 0 0, L_00000271d239cee0;  1 drivers
v00000271d235c4d0_0 .net *"_ivl_26", 0 0, L_00000271d2408650;  1 drivers
v00000271d235b530_0 .net *"_ivl_29", 0 0, L_00000271d242d3b0;  1 drivers
v00000271d235b990_0 .net *"_ivl_30", 0 0, L_00000271d24086c0;  1 drivers
v00000271d235b0d0_0 .net *"_ivl_6", 63 0, L_00000271d242e350;  1 drivers
v00000271d235b170_0 .net *"_ivl_8", 55 0, L_00000271d242cff0;  1 drivers
v00000271d235b210_0 .net/s "a_in", 31 0, v00000271d2373090_0;  1 drivers
v00000271d235b5d0_0 .net/s "b_in", 31 0, v00000271d2373090_0;  alias, 1 drivers
v00000271d235b710_0 .net "expected_sign", 0 0, L_00000271d242e3f0;  1 drivers
v00000271d235c570_0 .net "msb_of_product_full", 23 0, L_00000271d242d130;  1 drivers
v00000271d235ba30_0 .net "overflow", 0 0, L_00000271d24088f0;  1 drivers
v00000271d235c6b0_0 .net/s "p_out", 31 0, L_00000271d242d9f0;  alias, 1 drivers
v00000271d235bad0_0 .net/s "product_full", 63 0, L_00000271d242df90;  1 drivers
v00000271d235bb70_0 .net "underflow_q", 0 0, L_00000271d2408730;  1 drivers
L_00000271d242efd0 .extend/s 64, v00000271d2373090_0;
L_00000271d242d8b0 .extend/s 64, v00000271d2373090_0;
L_00000271d242df90 .arith/mult 64, L_00000271d242efd0, L_00000271d242d8b0;
L_00000271d242cff0 .part L_00000271d242df90, 8, 56;
L_00000271d242e350 .extend/s 64, L_00000271d242cff0;
L_00000271d242d9f0 .part L_00000271d242e350, 0, 32;
L_00000271d242e3f0 .part L_00000271d242d9f0, 31, 1;
L_00000271d242d130 .part L_00000271d242df90, 40, 24;
L_00000271d242f1b0 .reduce/or L_00000271d242d130;
L_00000271d242d3b0 .reduce/and L_00000271d242d130;
S_00000271d2358cd0 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241ad0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239cb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d24073f0 .functor XNOR 1, L_00000271d242ab10, L_00000271d239cb38, C4<0>, C4<0>;
L_00000271d2407700 .functor AND 1, L_00000271d24073f0, L_00000271d242b150, C4<1>, C4<1>;
L_00000271d239cb80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408b20 .functor XNOR 1, L_00000271d242ab10, L_00000271d239cb80, C4<0>, C4<0>;
L_00000271d2408ab0 .functor NOT 1, L_00000271d242c4b0, C4<0>, C4<0>, C4<0>;
L_00000271d2408b90 .functor AND 1, L_00000271d2408b20, L_00000271d2408ab0, C4<1>, C4<1>;
v00000271d235bc10_0 .net/s *"_ivl_0", 63 0, L_00000271d242bb50;  1 drivers
v00000271d235bcb0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239cb38;  1 drivers
v00000271d235bd50_0 .net *"_ivl_18", 0 0, L_00000271d24073f0;  1 drivers
v00000271d235c610_0 .net/s *"_ivl_2", 63 0, L_00000271d242c550;  1 drivers
v00000271d235bdf0_0 .net *"_ivl_21", 0 0, L_00000271d242b150;  1 drivers
v00000271d235be90_0 .net/2u *"_ivl_24", 0 0, L_00000271d239cb80;  1 drivers
v00000271d235bf30_0 .net *"_ivl_26", 0 0, L_00000271d2408b20;  1 drivers
v00000271d235bfd0_0 .net *"_ivl_29", 0 0, L_00000271d242c4b0;  1 drivers
v00000271d235d330_0 .net *"_ivl_30", 0 0, L_00000271d2408ab0;  1 drivers
v00000271d235d3d0_0 .net *"_ivl_6", 63 0, L_00000271d242abb0;  1 drivers
v00000271d235df10_0 .net *"_ivl_8", 55 0, L_00000271d242bbf0;  1 drivers
v00000271d235e5f0_0 .net/s "a_in", 31 0, L_00000271d242c050;  1 drivers
L_00000271d239cbc8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d235d970_0 .net/s "b_in", 31 0, L_00000271d239cbc8;  1 drivers
v00000271d235dfb0_0 .net "expected_sign", 0 0, L_00000271d242ab10;  1 drivers
v00000271d235dd30_0 .net "msb_of_product_full", 23 0, L_00000271d242bc90;  1 drivers
v00000271d235eaf0_0 .net "overflow", 0 0, L_00000271d2407700;  1 drivers
v00000271d235e7d0_0 .net/s "p_out", 31 0, L_00000271d242acf0;  alias, 1 drivers
v00000271d235ecd0_0 .net/s "product_full", 63 0, L_00000271d242a610;  1 drivers
v00000271d235cf70_0 .net "underflow_q", 0 0, L_00000271d2408b90;  1 drivers
L_00000271d242bb50 .extend/s 64, L_00000271d242c050;
L_00000271d242c550 .extend/s 64, L_00000271d239cbc8;
L_00000271d242a610 .arith/mult 64, L_00000271d242bb50, L_00000271d242c550;
L_00000271d242bbf0 .part L_00000271d242a610, 8, 56;
L_00000271d242abb0 .extend/s 64, L_00000271d242bbf0;
L_00000271d242acf0 .part L_00000271d242abb0, 0, 32;
L_00000271d242ab10 .part L_00000271d242acf0, 31, 1;
L_00000271d242bc90 .part L_00000271d242a610, 40, 24;
L_00000271d242b150 .reduce/or L_00000271d242bc90;
L_00000271d242c4b0 .reduce/and L_00000271d242bc90;
S_00000271d2358050 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241bd0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239cf28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d24087a0 .functor XNOR 1, L_00000271d242d950, L_00000271d239cf28, C4<0>, C4<0>;
L_00000271d2408810 .functor AND 1, L_00000271d24087a0, L_00000271d242eb70, C4<1>, C4<1>;
L_00000271d239cf70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408880 .functor XNOR 1, L_00000271d242d950, L_00000271d239cf70, C4<0>, C4<0>;
L_00000271d2457440 .functor NOT 1, L_00000271d242f4d0, C4<0>, C4<0>, C4<0>;
L_00000271d2457910 .functor AND 1, L_00000271d2408880, L_00000271d2457440, C4<1>, C4<1>;
v00000271d235d5b0_0 .net/s *"_ivl_0", 63 0, L_00000271d242ec10;  1 drivers
v00000271d235e9b0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239cf28;  1 drivers
v00000271d235d650_0 .net *"_ivl_18", 0 0, L_00000271d24087a0;  1 drivers
v00000271d235d470_0 .net/s *"_ivl_2", 63 0, L_00000271d242d810;  1 drivers
v00000271d235e730_0 .net *"_ivl_21", 0 0, L_00000271d242eb70;  1 drivers
v00000271d235e050_0 .net/2u *"_ivl_24", 0 0, L_00000271d239cf70;  1 drivers
v00000271d235e410_0 .net *"_ivl_26", 0 0, L_00000271d2408880;  1 drivers
v00000271d235d8d0_0 .net *"_ivl_29", 0 0, L_00000271d242f4d0;  1 drivers
v00000271d235da10_0 .net *"_ivl_30", 0 0, L_00000271d2457440;  1 drivers
v00000271d235c890_0 .net *"_ivl_6", 63 0, L_00000271d242f070;  1 drivers
v00000271d235ddd0_0 .net *"_ivl_8", 55 0, L_00000271d242f250;  1 drivers
v00000271d235e870_0 .net/s "a_in", 31 0, v00000271d23736d0_0;  1 drivers
v00000271d235ce30_0 .net/s "b_in", 31 0, v00000271d23736d0_0;  alias, 1 drivers
v00000271d235cbb0_0 .net "expected_sign", 0 0, L_00000271d242d950;  1 drivers
v00000271d235e0f0_0 .net "msb_of_product_full", 23 0, L_00000271d242e490;  1 drivers
v00000271d235cd90_0 .net "overflow", 0 0, L_00000271d2408810;  1 drivers
v00000271d235e910_0 .net/s "p_out", 31 0, L_00000271d242cf50;  alias, 1 drivers
v00000271d235ca70_0 .net/s "product_full", 63 0, L_00000271d242db30;  1 drivers
v00000271d235eb90_0 .net "underflow_q", 0 0, L_00000271d2457910;  1 drivers
L_00000271d242ec10 .extend/s 64, v00000271d23736d0_0;
L_00000271d242d810 .extend/s 64, v00000271d23736d0_0;
L_00000271d242db30 .arith/mult 64, L_00000271d242ec10, L_00000271d242d810;
L_00000271d242f250 .part L_00000271d242db30, 8, 56;
L_00000271d242f070 .extend/s 64, L_00000271d242f250;
L_00000271d242cf50 .part L_00000271d242f070, 0, 32;
L_00000271d242d950 .part L_00000271d242cf50, 31, 1;
L_00000271d242e490 .part L_00000271d242db30, 40, 24;
L_00000271d242eb70 .reduce/or L_00000271d242e490;
L_00000271d242f4d0 .reduce/and L_00000271d242e490;
S_00000271d2358e60 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239cca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239cc10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408570 .functor XNOR 1, L_00000271d239cca0, L_00000271d239cc10, C4<0>, C4<0>;
L_00000271d2408a40 .functor XOR 1, L_00000271d242ad90, L_00000271d242a7f0, C4<0>, C4<0>;
v00000271d235e690_0 .net/2u *"_ivl_0", 0 0, L_00000271d239cc10;  1 drivers
v00000271d235dab0_0 .net *"_ivl_11", 0 0, L_00000271d242b5b0;  1 drivers
v00000271d235ea50_0 .net *"_ivl_12", 0 0, L_00000271d242ba10;  1 drivers
v00000271d235cc50_0 .net *"_ivl_14", 32 0, L_00000271d242be70;  1 drivers
v00000271d235ec30_0 .net *"_ivl_16", 32 0, L_00000271d242aed0;  1 drivers
v00000271d235ed70_0 .net *"_ivl_19", 0 0, L_00000271d242b970;  1 drivers
v00000271d235ee10_0 .net *"_ivl_2", 0 0, L_00000271d2408570;  1 drivers
v00000271d235ccf0_0 .net *"_ivl_20", 0 0, L_00000271d242b6f0;  1 drivers
v00000271d235ced0_0 .net *"_ivl_22", 32 0, L_00000271d242a930;  1 drivers
v00000271d235e2d0_0 .net *"_ivl_25", 0 0, L_00000271d242b1f0;  1 drivers
v00000271d235cb10_0 .net *"_ivl_26", 0 0, L_00000271d242b0b0;  1 drivers
v00000271d235d510_0 .net *"_ivl_28", 32 0, L_00000271d242c690;  1 drivers
v00000271d235d150_0 .net *"_ivl_30", 32 0, L_00000271d242c910;  1 drivers
v00000271d235d010_0 .net *"_ivl_37", 0 0, L_00000271d242ad90;  1 drivers
v00000271d235d1f0_0 .net *"_ivl_39", 0 0, L_00000271d242a7f0;  1 drivers
v00000271d235d0b0_0 .net *"_ivl_5", 0 0, L_00000271d242c5f0;  1 drivers
v00000271d235d290_0 .net *"_ivl_6", 0 0, L_00000271d242af70;  1 drivers
v00000271d235d830_0 .net *"_ivl_8", 32 0, L_00000271d242b010;  1 drivers
v00000271d235d6f0_0 .net/s "a_in", 31 0, L_00000271d242c190;  1 drivers
L_00000271d239cc58 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d235d790_0 .net/s "b_in", 31 0, L_00000271d239cc58;  1 drivers
v00000271d235e4b0_0 .net "overflow", 0 0, L_00000271d2408a40;  1 drivers
v00000271d235dc90_0 .net "sub_n_add", 0 0, L_00000271d239cca0;  1 drivers
v00000271d235eeb0_0 .net/s "sum_diff_out", 31 0, L_00000271d242bf10;  alias, 1 drivers
v00000271d235e190_0 .net/s "temp_result_wide", 32 0, L_00000271d242a9d0;  1 drivers
L_00000271d242c5f0 .part L_00000271d242c190, 31, 1;
L_00000271d242af70 .concat [ 1 0 0 0], L_00000271d242c5f0;
L_00000271d242b010 .concat [ 32 1 0 0], L_00000271d242c190, L_00000271d242af70;
L_00000271d242b5b0 .part L_00000271d239cc58, 31, 1;
L_00000271d242ba10 .concat [ 1 0 0 0], L_00000271d242b5b0;
L_00000271d242be70 .concat [ 32 1 0 0], L_00000271d239cc58, L_00000271d242ba10;
L_00000271d242aed0 .arith/sub 33, L_00000271d242b010, L_00000271d242be70;
L_00000271d242b970 .part L_00000271d242c190, 31, 1;
L_00000271d242b6f0 .concat [ 1 0 0 0], L_00000271d242b970;
L_00000271d242a930 .concat [ 32 1 0 0], L_00000271d242c190, L_00000271d242b6f0;
L_00000271d242b1f0 .part L_00000271d239cc58, 31, 1;
L_00000271d242b0b0 .concat [ 1 0 0 0], L_00000271d242b1f0;
L_00000271d242c690 .concat [ 32 1 0 0], L_00000271d239cc58, L_00000271d242b0b0;
L_00000271d242c910 .arith/sum 33, L_00000271d242a930, L_00000271d242c690;
L_00000271d242a9d0 .functor MUXZ 33, L_00000271d242c910, L_00000271d242aed0, L_00000271d2408570, C4<>;
L_00000271d242bf10 .part L_00000271d242a9d0, 0, 32;
L_00000271d242ad90 .part L_00000271d242a9d0, 32, 1;
L_00000271d242a7f0 .part L_00000271d242bf10, 31, 1;
S_00000271d2359630 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239d120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239d0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2457280 .functor XNOR 1, L_00000271d239d120, L_00000271d239d0d8, C4<0>, C4<0>;
L_00000271d2456e90 .functor XOR 1, L_00000271d2431af0, L_00000271d2430a10, C4<0>, C4<0>;
v00000271d235db50_0 .net/2u *"_ivl_0", 0 0, L_00000271d239d0d8;  1 drivers
v00000271d235dbf0_0 .net *"_ivl_11", 0 0, L_00000271d2430f10;  1 drivers
v00000271d235de70_0 .net *"_ivl_12", 0 0, L_00000271d24315f0;  1 drivers
v00000271d235e230_0 .net *"_ivl_14", 32 0, L_00000271d24314b0;  1 drivers
v00000271d235e370_0 .net *"_ivl_16", 32 0, L_00000271d242f7f0;  1 drivers
v00000271d235e550_0 .net *"_ivl_19", 0 0, L_00000271d24319b0;  1 drivers
v00000271d235ef50_0 .net *"_ivl_2", 0 0, L_00000271d2457280;  1 drivers
v00000271d235eff0_0 .net *"_ivl_20", 0 0, L_00000271d242fcf0;  1 drivers
v00000271d235c930_0 .net *"_ivl_22", 32 0, L_00000271d2430d30;  1 drivers
v00000271d235c9d0_0 .net *"_ivl_25", 0 0, L_00000271d242fc50;  1 drivers
v00000271d2360530_0 .net *"_ivl_26", 0 0, L_00000271d2431910;  1 drivers
v00000271d2360170_0 .net *"_ivl_28", 32 0, L_00000271d242f610;  1 drivers
v00000271d235f3b0_0 .net *"_ivl_30", 32 0, L_00000271d242fed0;  1 drivers
v00000271d2360350_0 .net *"_ivl_37", 0 0, L_00000271d2431af0;  1 drivers
v00000271d23605d0_0 .net *"_ivl_39", 0 0, L_00000271d2430a10;  1 drivers
v00000271d23600d0_0 .net *"_ivl_5", 0 0, L_00000271d242ead0;  1 drivers
v00000271d2360030_0 .net *"_ivl_6", 0 0, L_00000271d2431cd0;  1 drivers
v00000271d235f270_0 .net *"_ivl_8", 32 0, L_00000271d2430e70;  1 drivers
v00000271d2360210_0 .net/s "a_in", 31 0, v00000271d23729b0_0;  1 drivers
v00000271d235f450_0 .net/s "b_in", 31 0, v00000271d2373310_0;  1 drivers
v00000271d2360670_0 .net "overflow", 0 0, L_00000271d2456e90;  1 drivers
v00000271d2361430_0 .net "sub_n_add", 0 0, L_00000271d239d120;  1 drivers
v00000271d235f1d0_0 .net/s "sum_diff_out", 31 0, L_00000271d2430010;  alias, 1 drivers
v00000271d23602b0_0 .net/s "temp_result_wide", 32 0, L_00000271d2431b90;  1 drivers
L_00000271d242ead0 .part v00000271d23729b0_0, 31, 1;
L_00000271d2431cd0 .concat [ 1 0 0 0], L_00000271d242ead0;
L_00000271d2430e70 .concat [ 32 1 0 0], v00000271d23729b0_0, L_00000271d2431cd0;
L_00000271d2430f10 .part v00000271d2373310_0, 31, 1;
L_00000271d24315f0 .concat [ 1 0 0 0], L_00000271d2430f10;
L_00000271d24314b0 .concat [ 32 1 0 0], v00000271d2373310_0, L_00000271d24315f0;
L_00000271d242f7f0 .arith/sub 33, L_00000271d2430e70, L_00000271d24314b0;
L_00000271d24319b0 .part v00000271d23729b0_0, 31, 1;
L_00000271d242fcf0 .concat [ 1 0 0 0], L_00000271d24319b0;
L_00000271d2430d30 .concat [ 32 1 0 0], v00000271d23729b0_0, L_00000271d242fcf0;
L_00000271d242fc50 .part v00000271d2373310_0, 31, 1;
L_00000271d2431910 .concat [ 1 0 0 0], L_00000271d242fc50;
L_00000271d242f610 .concat [ 32 1 0 0], v00000271d2373310_0, L_00000271d2431910;
L_00000271d242fed0 .arith/sum 33, L_00000271d2430d30, L_00000271d242f610;
L_00000271d2431b90 .functor MUXZ 33, L_00000271d242fed0, L_00000271d242f7f0, L_00000271d2457280, C4<>;
L_00000271d2430010 .part L_00000271d2431b90, 0, 32;
L_00000271d2431af0 .part L_00000271d2431b90, 32, 1;
L_00000271d2430a10 .part L_00000271d2430010, 31, 1;
S_00000271d23597c0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241890 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239cfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2456250 .functor XNOR 1, L_00000271d242f570, L_00000271d239cfb8, C4<0>, C4<0>;
L_00000271d24566b0 .functor AND 1, L_00000271d2456250, L_00000271d242e030, C4<1>, C4<1>;
L_00000271d239d000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2456170 .functor XNOR 1, L_00000271d242f570, L_00000271d239d000, C4<0>, C4<0>;
L_00000271d2457600 .functor NOT 1, L_00000271d242ef30, C4<0>, C4<0>, C4<0>;
L_00000271d24568e0 .functor AND 1, L_00000271d2456170, L_00000271d2457600, C4<1>, C4<1>;
v00000271d23603f0_0 .net/s *"_ivl_0", 63 0, L_00000271d242e990;  1 drivers
v00000271d235f8b0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239cfb8;  1 drivers
v00000271d2360490_0 .net *"_ivl_18", 0 0, L_00000271d2456250;  1 drivers
v00000271d23607b0_0 .net/s *"_ivl_2", 63 0, L_00000271d242d4f0;  1 drivers
v00000271d235f4f0_0 .net *"_ivl_21", 0 0, L_00000271d242e030;  1 drivers
v00000271d235f590_0 .net/2u *"_ivl_24", 0 0, L_00000271d239d000;  1 drivers
v00000271d2361250_0 .net *"_ivl_26", 0 0, L_00000271d2456170;  1 drivers
v00000271d2361070_0 .net *"_ivl_29", 0 0, L_00000271d242ef30;  1 drivers
v00000271d235f310_0 .net *"_ivl_30", 0 0, L_00000271d2457600;  1 drivers
v00000271d235f630_0 .net *"_ivl_6", 63 0, L_00000271d242ecb0;  1 drivers
v00000271d235fe50_0 .net *"_ivl_8", 55 0, L_00000271d242d590;  1 drivers
v00000271d235fd10_0 .net/s "a_in", 31 0, v00000271d2373130_0;  1 drivers
v00000271d235f950_0 .net/s "b_in", 31 0, v00000271d2373130_0;  alias, 1 drivers
v00000271d2361110_0 .net "expected_sign", 0 0, L_00000271d242f570;  1 drivers
v00000271d235f9f0_0 .net "msb_of_product_full", 23 0, L_00000271d242ce10;  1 drivers
v00000271d235f6d0_0 .net "overflow", 0 0, L_00000271d24566b0;  1 drivers
v00000271d2360850_0 .net/s "p_out", 31 0, L_00000271d242f110;  alias, 1 drivers
v00000271d2360df0_0 .net/s "product_full", 63 0, L_00000271d242d090;  1 drivers
v00000271d2360710_0 .net "underflow_q", 0 0, L_00000271d24568e0;  1 drivers
L_00000271d242e990 .extend/s 64, v00000271d2373130_0;
L_00000271d242d4f0 .extend/s 64, v00000271d2373130_0;
L_00000271d242d090 .arith/mult 64, L_00000271d242e990, L_00000271d242d4f0;
L_00000271d242d590 .part L_00000271d242d090, 8, 56;
L_00000271d242ecb0 .extend/s 64, L_00000271d242d590;
L_00000271d242f110 .part L_00000271d242ecb0, 0, 32;
L_00000271d242f570 .part L_00000271d242f110, 31, 1;
L_00000271d242ce10 .part L_00000271d242d090, 40, 24;
L_00000271d242e030 .reduce/or L_00000271d242ce10;
L_00000271d242ef30 .reduce/and L_00000271d242ce10;
S_00000271d236a840 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000271d2359950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239cd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239cce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2408c00 .functor XNOR 1, L_00000271d239cd78, L_00000271d239cce8, C4<0>, C4<0>;
L_00000271d24085e0 .functor XOR 1, L_00000271d242a6b0, L_00000271d242cd70, C4<0>, C4<0>;
v00000271d2360b70_0 .net/2u *"_ivl_0", 0 0, L_00000271d239cce8;  1 drivers
v00000271d235fdb0_0 .net *"_ivl_11", 0 0, L_00000271d242c9b0;  1 drivers
v00000271d2361570_0 .net *"_ivl_12", 0 0, L_00000271d242b8d0;  1 drivers
v00000271d235fa90_0 .net *"_ivl_14", 32 0, L_00000271d242b470;  1 drivers
v00000271d235f770_0 .net *"_ivl_16", 32 0, L_00000271d242c730;  1 drivers
v00000271d23608f0_0 .net *"_ivl_19", 0 0, L_00000271d242ca50;  1 drivers
v00000271d23614d0_0 .net *"_ivl_2", 0 0, L_00000271d2408c00;  1 drivers
v00000271d235fc70_0 .net *"_ivl_20", 0 0, L_00000271d242bab0;  1 drivers
v00000271d2360990_0 .net *"_ivl_22", 32 0, L_00000271d242bfb0;  1 drivers
v00000271d2360a30_0 .net *"_ivl_25", 0 0, L_00000271d242cb90;  1 drivers
v00000271d235f130_0 .net *"_ivl_26", 0 0, L_00000271d242cc30;  1 drivers
v00000271d2360ad0_0 .net *"_ivl_28", 32 0, L_00000271d242c370;  1 drivers
v00000271d23612f0_0 .net *"_ivl_30", 32 0, L_00000271d242ccd0;  1 drivers
v00000271d2360c10_0 .net *"_ivl_37", 0 0, L_00000271d242a6b0;  1 drivers
v00000271d2360cb0_0 .net *"_ivl_39", 0 0, L_00000271d242cd70;  1 drivers
v00000271d235f810_0 .net *"_ivl_5", 0 0, L_00000271d242b330;  1 drivers
v00000271d2360d50_0 .net *"_ivl_6", 0 0, L_00000271d242b3d0;  1 drivers
v00000271d2361610_0 .net *"_ivl_8", 32 0, L_00000271d242bd30;  1 drivers
v00000271d235fef0_0 .net/s "a_in", 31 0, L_00000271d242c410;  1 drivers
L_00000271d239cd30 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d23617f0_0 .net/s "b_in", 31 0, L_00000271d239cd30;  1 drivers
v00000271d235fb30_0 .net "overflow", 0 0, L_00000271d24085e0;  1 drivers
v00000271d2360e90_0 .net "sub_n_add", 0 0, L_00000271d239cd78;  1 drivers
v00000271d2360f30_0 .net/s "sum_diff_out", 31 0, L_00000271d242b510;  alias, 1 drivers
v00000271d2361390_0 .net/s "temp_result_wide", 32 0, L_00000271d242bdd0;  1 drivers
L_00000271d242b330 .part L_00000271d242c410, 31, 1;
L_00000271d242b3d0 .concat [ 1 0 0 0], L_00000271d242b330;
L_00000271d242bd30 .concat [ 32 1 0 0], L_00000271d242c410, L_00000271d242b3d0;
L_00000271d242c9b0 .part L_00000271d239cd30, 31, 1;
L_00000271d242b8d0 .concat [ 1 0 0 0], L_00000271d242c9b0;
L_00000271d242b470 .concat [ 32 1 0 0], L_00000271d239cd30, L_00000271d242b8d0;
L_00000271d242c730 .arith/sub 33, L_00000271d242bd30, L_00000271d242b470;
L_00000271d242ca50 .part L_00000271d242c410, 31, 1;
L_00000271d242bab0 .concat [ 1 0 0 0], L_00000271d242ca50;
L_00000271d242bfb0 .concat [ 32 1 0 0], L_00000271d242c410, L_00000271d242bab0;
L_00000271d242cb90 .part L_00000271d239cd30, 31, 1;
L_00000271d242cc30 .concat [ 1 0 0 0], L_00000271d242cb90;
L_00000271d242c370 .concat [ 32 1 0 0], L_00000271d239cd30, L_00000271d242cc30;
L_00000271d242ccd0 .arith/sum 33, L_00000271d242bfb0, L_00000271d242c370;
L_00000271d242bdd0 .functor MUXZ 33, L_00000271d242ccd0, L_00000271d242c730, L_00000271d2408c00, C4<>;
L_00000271d242b510 .part L_00000271d242bdd0, 0, 32;
L_00000271d242a6b0 .part L_00000271d242bdd0, 32, 1;
L_00000271d242cd70 .part L_00000271d242b510, 31, 1;
S_00000271d236a9d0 .scope module, "func_val" "func" 8 291, 11 1 0, S_00000271d2026240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000271d22ce9a0 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000271d22ce9d8 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000271d22cea10 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000271d22cea48 .param/l "DONE" 1 11 48, C4<101>;
P_00000271d22cea80 .param/l "IDLE" 1 11 43, C4<000>;
P_00000271d22ceab8 .param/l "INIT" 1 11 44, C4<001>;
P_00000271d22ceaf0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000271d22ceb28 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000271d22ceb60 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000271d22ceb98 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000271d237b650_0 .net *"_ivl_1", 0 0, L_00000271d2391240;  1 drivers
v00000271d236c290_0 .net *"_ivl_13", 0 0, L_00000271d2391a60;  1 drivers
v00000271d236c970_0 .net *"_ivl_14", 15 0, L_00000271d2390ca0;  1 drivers
v00000271d236c330_0 .net *"_ivl_2", 15 0, L_00000271d2392be0;  1 drivers
v00000271d236e770_0 .net *"_ivl_21", 0 0, L_00000271d2395660;  1 drivers
v00000271d236d910_0 .net *"_ivl_22", 15 0, L_00000271d2393220;  1 drivers
v00000271d236c150_0 .net *"_ivl_31", 0 0, L_00000271d2394f80;  1 drivers
v00000271d236e450_0 .net *"_ivl_32", 15 0, L_00000271d2393680;  1 drivers
v00000271d236c0b0_0 .net *"_ivl_7", 0 0, L_00000271d2392500;  1 drivers
v00000271d236ca10_0 .net *"_ivl_8", 15 0, L_00000271d2391740;  1 drivers
v00000271d236de10_0 .net/s "a_in", 15 0, v00000271d236cfb0_0;  alias, 1 drivers
v00000271d236c1f0_0 .var/s "a_in_buffer", 15 0;
v00000271d236c510_0 .net/s "b_in", 15 0, v00000271d236ed10_0;  alias, 1 drivers
v00000271d236c790_0 .var/s "b_in_buffer", 15 0;
v00000271d236cdd0_0 .net/s "c_in", 15 0, v00000271d236edb0_0;  alias, 1 drivers
v00000271d236c3d0_0 .var/s "c_in_buffer", 15 0;
v00000271d236e310_0 .net "clk", 0 0, v00000271d238efe0_0;  alias, 1 drivers
v00000271d236d230_0 .var "curr_state", 2 0;
v00000271d236d7d0_0 .net/s "d_in", 15 0, v00000271d2370a70_0;  alias, 1 drivers
v00000271d236c830_0 .var/s "d_in_buffer", 15 0;
v00000271d236cab0_0 .net/s "final_value", 31 0, L_00000271d2388be0;  1 drivers
v00000271d236cb50_0 .var "func_done", 0 0;
v00000271d236daf0_0 .var "next_state", 2 0;
v00000271d236c5b0_0 .var "overflow", 0 0;
v00000271d236e3b0_0 .net "rst_n", 0 0, v00000271d236e9f0_0;  alias, 1 drivers
v00000271d236c470_0 .net "start_func", 0 0, v00000271d2370cf0_0;  alias, 1 drivers
v00000271d236ce70_0 .net/s "term1", 31 0, L_00000271d23946c0;  1 drivers
v00000271d236cd30_0 .net/s "term1_partial", 31 0, L_00000271d2390980;  1 drivers
v00000271d236cbf0_0 .var/s "term1_partial_reg", 31 0;
v00000271d236c650_0 .net/s "term1_plus_term2", 31 0, L_00000271d2388820;  1 drivers
v00000271d236d5f0_0 .var/s "term1_plus_term2_reg", 31 0;
v00000271d236c6f0_0 .var/s "term1_reg", 31 0;
v00000271d236d870_0 .net/s "term2", 31 0, L_00000271d2393ae0;  1 drivers
v00000271d236e4f0_0 .net/s "term2_partial", 31 0, L_00000271d23920a0;  1 drivers
v00000271d236c8d0_0 .var/s "term2_partial_reg", 31 0;
v00000271d236cc90_0 .var/s "term2_reg", 31 0;
v00000271d236d2d0_0 .net/s "term3", 31 0, L_00000271d2396100;  1 drivers
v00000271d236d050_0 .net/s "term3_partial", 31 0, L_00000271d23935e0;  1 drivers
v00000271d236d730_0 .var/s "term3_partial_reg", 31 0;
v00000271d236d370_0 .net/s "term3_plus_term4", 31 0, L_00000271d23886e0;  1 drivers
v00000271d236dff0_0 .var/s "term3_plus_term4_reg", 31 0;
v00000271d236cf10_0 .var/s "term3_reg", 31 0;
v00000271d236d690_0 .net/s "term4", 31 0, L_00000271d23962e0;  1 drivers
v00000271d236e270_0 .net/s "term4_partial", 31 0, L_00000271d2392fa0;  1 drivers
v00000271d236e590_0 .var/s "term4_partial_reg", 31 0;
v00000271d236d9b0_0 .var/s "term4_reg", 31 0;
v00000271d236e630_0 .var/s "z_out", 31 0;
E_00000271d22418d0 .event anyedge, v00000271d236d230_0, v00000271d23389e0_0;
L_00000271d2391240 .part v00000271d236c790_0, 15, 1;
LS_00000271d2392be0_0_0 .concat [ 1 1 1 1], L_00000271d2391240, L_00000271d2391240, L_00000271d2391240, L_00000271d2391240;
LS_00000271d2392be0_0_4 .concat [ 1 1 1 1], L_00000271d2391240, L_00000271d2391240, L_00000271d2391240, L_00000271d2391240;
LS_00000271d2392be0_0_8 .concat [ 1 1 1 1], L_00000271d2391240, L_00000271d2391240, L_00000271d2391240, L_00000271d2391240;
LS_00000271d2392be0_0_12 .concat [ 1 1 1 1], L_00000271d2391240, L_00000271d2391240, L_00000271d2391240, L_00000271d2391240;
L_00000271d2392be0 .concat [ 4 4 4 4], LS_00000271d2392be0_0_0, LS_00000271d2392be0_0_4, LS_00000271d2392be0_0_8, LS_00000271d2392be0_0_12;
L_00000271d2390c00 .concat [ 16 16 0 0], v00000271d236c790_0, L_00000271d2392be0;
L_00000271d2392500 .part v00000271d236c790_0, 15, 1;
LS_00000271d2391740_0_0 .concat [ 1 1 1 1], L_00000271d2392500, L_00000271d2392500, L_00000271d2392500, L_00000271d2392500;
LS_00000271d2391740_0_4 .concat [ 1 1 1 1], L_00000271d2392500, L_00000271d2392500, L_00000271d2392500, L_00000271d2392500;
LS_00000271d2391740_0_8 .concat [ 1 1 1 1], L_00000271d2392500, L_00000271d2392500, L_00000271d2392500, L_00000271d2392500;
LS_00000271d2391740_0_12 .concat [ 1 1 1 1], L_00000271d2392500, L_00000271d2392500, L_00000271d2392500, L_00000271d2392500;
L_00000271d2391740 .concat [ 4 4 4 4], LS_00000271d2391740_0_0, LS_00000271d2391740_0_4, LS_00000271d2391740_0_8, LS_00000271d2391740_0_12;
L_00000271d2391920 .concat [ 16 16 0 0], v00000271d236c790_0, L_00000271d2391740;
L_00000271d2391a60 .part v00000271d236c830_0, 15, 1;
LS_00000271d2390ca0_0_0 .concat [ 1 1 1 1], L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60;
LS_00000271d2390ca0_0_4 .concat [ 1 1 1 1], L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60;
LS_00000271d2390ca0_0_8 .concat [ 1 1 1 1], L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60;
LS_00000271d2390ca0_0_12 .concat [ 1 1 1 1], L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60, L_00000271d2391a60;
L_00000271d2390ca0 .concat [ 4 4 4 4], LS_00000271d2390ca0_0_0, LS_00000271d2390ca0_0_4, LS_00000271d2390ca0_0_8, LS_00000271d2390ca0_0_12;
L_00000271d2391b00 .concat [ 16 16 0 0], v00000271d236c830_0, L_00000271d2390ca0;
L_00000271d2395660 .part v00000271d236c3d0_0, 15, 1;
LS_00000271d2393220_0_0 .concat [ 1 1 1 1], L_00000271d2395660, L_00000271d2395660, L_00000271d2395660, L_00000271d2395660;
LS_00000271d2393220_0_4 .concat [ 1 1 1 1], L_00000271d2395660, L_00000271d2395660, L_00000271d2395660, L_00000271d2395660;
LS_00000271d2393220_0_8 .concat [ 1 1 1 1], L_00000271d2395660, L_00000271d2395660, L_00000271d2395660, L_00000271d2395660;
LS_00000271d2393220_0_12 .concat [ 1 1 1 1], L_00000271d2395660, L_00000271d2395660, L_00000271d2395660, L_00000271d2395660;
L_00000271d2393220 .concat [ 4 4 4 4], LS_00000271d2393220_0_0, LS_00000271d2393220_0_4, LS_00000271d2393220_0_8, LS_00000271d2393220_0_12;
L_00000271d2394300 .concat [ 16 16 0 0], v00000271d236c3d0_0, L_00000271d2393220;
L_00000271d2394f80 .part v00000271d236c1f0_0, 15, 1;
LS_00000271d2393680_0_0 .concat [ 1 1 1 1], L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80;
LS_00000271d2393680_0_4 .concat [ 1 1 1 1], L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80;
LS_00000271d2393680_0_8 .concat [ 1 1 1 1], L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80;
LS_00000271d2393680_0_12 .concat [ 1 1 1 1], L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80, L_00000271d2394f80;
L_00000271d2393680 .concat [ 4 4 4 4], LS_00000271d2393680_0_0, LS_00000271d2393680_0_4, LS_00000271d2393680_0_8, LS_00000271d2393680_0_12;
L_00000271d2395160 .concat [ 16 16 0 0], v00000271d236c1f0_0, L_00000271d2393680;
S_00000271d236b650 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239b428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d24065f0 .functor XNOR 1, L_00000271d239b470, L_00000271d239b428, C4<0>, C4<0>;
L_00000271d2404d70 .functor XOR 1, L_00000271d2388c80, L_00000271d2386fc0, C4<0>, C4<0>;
v00000271d2372a50_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b428;  1 drivers
v00000271d2372af0_0 .net *"_ivl_11", 0 0, L_00000271d23885a0;  1 drivers
v00000271d2371470_0 .net *"_ivl_12", 0 0, L_00000271d2386d40;  1 drivers
v00000271d23716f0_0 .net *"_ivl_14", 32 0, L_00000271d23874c0;  1 drivers
v00000271d2373770_0 .net *"_ivl_16", 32 0, L_00000271d2388a00;  1 drivers
v00000271d23718d0_0 .net *"_ivl_19", 0 0, L_00000271d2388320;  1 drivers
v00000271d2371650_0 .net *"_ivl_2", 0 0, L_00000271d24065f0;  1 drivers
v00000271d23724b0_0 .net *"_ivl_20", 0 0, L_00000271d2387920;  1 drivers
v00000271d2371830_0 .net *"_ivl_22", 32 0, L_00000271d2388aa0;  1 drivers
v00000271d2371dd0_0 .net *"_ivl_25", 0 0, L_00000271d2386700;  1 drivers
v00000271d2372b90_0 .net *"_ivl_26", 0 0, L_00000271d2387060;  1 drivers
v00000271d2371970_0 .net *"_ivl_28", 32 0, L_00000271d2388b40;  1 drivers
v00000271d2373810_0 .net *"_ivl_30", 32 0, L_00000271d23876a0;  1 drivers
v00000271d2371ab0_0 .net *"_ivl_37", 0 0, L_00000271d2388c80;  1 drivers
v00000271d2371b50_0 .net *"_ivl_39", 0 0, L_00000271d2386fc0;  1 drivers
v00000271d2371bf0_0 .net *"_ivl_5", 0 0, L_00000271d2388280;  1 drivers
v00000271d2371e70_0 .net *"_ivl_6", 0 0, L_00000271d2386de0;  1 drivers
v00000271d2371f10_0 .net *"_ivl_8", 32 0, L_00000271d2388780;  1 drivers
v00000271d2372370_0 .net/s "a_in", 31 0, v00000271d236d5f0_0;  1 drivers
v00000271d2372d70_0 .net/s "b_in", 31 0, v00000271d236dff0_0;  1 drivers
v00000271d2372230_0 .net "overflow", 0 0, L_00000271d2404d70;  1 drivers
v00000271d2371fb0_0 .net "sub_n_add", 0 0, L_00000271d239b470;  1 drivers
v00000271d23722d0_0 .net/s "sum_diff_out", 31 0, L_00000271d2388be0;  alias, 1 drivers
v00000271d2372550_0 .net/s "temp_result_wide", 32 0, L_00000271d23883c0;  1 drivers
L_00000271d2388280 .part v00000271d236d5f0_0, 31, 1;
L_00000271d2386de0 .concat [ 1 0 0 0], L_00000271d2388280;
L_00000271d2388780 .concat [ 32 1 0 0], v00000271d236d5f0_0, L_00000271d2386de0;
L_00000271d23885a0 .part v00000271d236dff0_0, 31, 1;
L_00000271d2386d40 .concat [ 1 0 0 0], L_00000271d23885a0;
L_00000271d23874c0 .concat [ 32 1 0 0], v00000271d236dff0_0, L_00000271d2386d40;
L_00000271d2388a00 .arith/sub 33, L_00000271d2388780, L_00000271d23874c0;
L_00000271d2388320 .part v00000271d236d5f0_0, 31, 1;
L_00000271d2387920 .concat [ 1 0 0 0], L_00000271d2388320;
L_00000271d2388aa0 .concat [ 32 1 0 0], v00000271d236d5f0_0, L_00000271d2387920;
L_00000271d2386700 .part v00000271d236dff0_0, 31, 1;
L_00000271d2387060 .concat [ 1 0 0 0], L_00000271d2386700;
L_00000271d2388b40 .concat [ 32 1 0 0], v00000271d236dff0_0, L_00000271d2387060;
L_00000271d23876a0 .arith/sum 33, L_00000271d2388aa0, L_00000271d2388b40;
L_00000271d23883c0 .functor MUXZ 33, L_00000271d23876a0, L_00000271d2388a00, L_00000271d24065f0, C4<>;
L_00000271d2388be0 .part L_00000271d23883c0, 0, 32;
L_00000271d2388c80 .part L_00000271d23883c0, 32, 1;
L_00000271d2386fc0 .part L_00000271d2388be0, 31, 1;
S_00000271d236b010 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239b080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2240a80 .functor XNOR 1, L_00000271d239b110, L_00000271d239b080, C4<0>, C4<0>;
L_00000271d2240bd0 .functor XOR 1, L_00000271d2394940, L_00000271d2393180, C4<0>, C4<0>;
v00000271d2375a70_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b080;  1 drivers
v00000271d23752f0_0 .net *"_ivl_11", 0 0, L_00000271d2392f00;  1 drivers
v00000271d2374f30_0 .net *"_ivl_12", 0 0, L_00000271d2393860;  1 drivers
v00000271d2376010_0 .net *"_ivl_14", 32 0, L_00000271d2395480;  1 drivers
v00000271d2374fd0_0 .net *"_ivl_16", 32 0, L_00000271d23939a0;  1 drivers
v00000271d2374990_0 .net *"_ivl_19", 0 0, L_00000271d2393ea0;  1 drivers
v00000271d2375890_0 .net *"_ivl_2", 0 0, L_00000271d2240a80;  1 drivers
v00000271d23759d0_0 .net *"_ivl_20", 0 0, L_00000271d2394620;  1 drivers
v00000271d23756b0_0 .net *"_ivl_22", 32 0, L_00000271d23948a0;  1 drivers
v00000271d2375070_0 .net *"_ivl_25", 0 0, L_00000271d2394d00;  1 drivers
v00000271d23745d0_0 .net *"_ivl_26", 0 0, L_00000271d2393f40;  1 drivers
v00000271d23738b0_0 .net *"_ivl_28", 32 0, L_00000271d2395520;  1 drivers
v00000271d2374df0_0 .net *"_ivl_30", 32 0, L_00000271d23930e0;  1 drivers
v00000271d2373c70_0 .net *"_ivl_37", 0 0, L_00000271d2394940;  1 drivers
v00000271d2375cf0_0 .net *"_ivl_39", 0 0, L_00000271d2393180;  1 drivers
v00000271d23743f0_0 .net *"_ivl_5", 0 0, L_00000271d2393900;  1 drivers
v00000271d2375110_0 .net *"_ivl_6", 0 0, L_00000271d2395200;  1 drivers
v00000271d23748f0_0 .net *"_ivl_8", 32 0, L_00000271d23952a0;  1 drivers
v00000271d2374670_0 .net/s "a_in", 31 0, v00000271d236cbf0_0;  1 drivers
L_00000271d239b0c8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2373950_0 .net/s "b_in", 31 0, L_00000271d239b0c8;  1 drivers
v00000271d2374e90_0 .net "overflow", 0 0, L_00000271d2240bd0;  1 drivers
v00000271d23751b0_0 .net "sub_n_add", 0 0, L_00000271d239b110;  1 drivers
v00000271d2373a90_0 .net/s "sum_diff_out", 31 0, L_00000271d23946c0;  alias, 1 drivers
v00000271d2375d90_0 .net/s "temp_result_wide", 32 0, L_00000271d2393720;  1 drivers
L_00000271d2393900 .part v00000271d236cbf0_0, 31, 1;
L_00000271d2395200 .concat [ 1 0 0 0], L_00000271d2393900;
L_00000271d23952a0 .concat [ 32 1 0 0], v00000271d236cbf0_0, L_00000271d2395200;
L_00000271d2392f00 .part L_00000271d239b0c8, 31, 1;
L_00000271d2393860 .concat [ 1 0 0 0], L_00000271d2392f00;
L_00000271d2395480 .concat [ 32 1 0 0], L_00000271d239b0c8, L_00000271d2393860;
L_00000271d23939a0 .arith/sub 33, L_00000271d23952a0, L_00000271d2395480;
L_00000271d2393ea0 .part v00000271d236cbf0_0, 31, 1;
L_00000271d2394620 .concat [ 1 0 0 0], L_00000271d2393ea0;
L_00000271d23948a0 .concat [ 32 1 0 0], v00000271d236cbf0_0, L_00000271d2394620;
L_00000271d2394d00 .part L_00000271d239b0c8, 31, 1;
L_00000271d2393f40 .concat [ 1 0 0 0], L_00000271d2394d00;
L_00000271d2395520 .concat [ 32 1 0 0], L_00000271d239b0c8, L_00000271d2393f40;
L_00000271d23930e0 .arith/sum 33, L_00000271d23948a0, L_00000271d2395520;
L_00000271d2393720 .functor MUXZ 33, L_00000271d23930e0, L_00000271d23939a0, L_00000271d2240a80, C4<>;
L_00000271d23946c0 .part L_00000271d2393720, 0, 32;
L_00000271d2394940 .part L_00000271d2393720, 32, 1;
L_00000271d2393180 .part L_00000271d23946c0, 31, 1;
S_00000271d236b7e0 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241b10 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239ad68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d223f890 .functor XNOR 1, L_00000271d2391560, L_00000271d239ad68, C4<0>, C4<0>;
L_00000271d2240230 .functor AND 1, L_00000271d223f890, L_00000271d2392960, C4<1>, C4<1>;
L_00000271d239adb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d223f970 .functor XNOR 1, L_00000271d2391560, L_00000271d239adb0, C4<0>, C4<0>;
L_00000271d2240310 .functor NOT 1, L_00000271d2391100, C4<0>, C4<0>, C4<0>;
L_00000271d223eda0 .functor AND 1, L_00000271d223f970, L_00000271d2240310, C4<1>, C4<1>;
v00000271d2375b10_0 .net/s *"_ivl_0", 63 0, L_00000271d2390840;  1 drivers
v00000271d2374710_0 .net/2u *"_ivl_16", 0 0, L_00000271d239ad68;  1 drivers
v00000271d2375e30_0 .net *"_ivl_18", 0 0, L_00000271d223f890;  1 drivers
v00000271d2374490_0 .net/s *"_ivl_2", 63 0, L_00000271d2391060;  1 drivers
v00000271d2375250_0 .net *"_ivl_21", 0 0, L_00000271d2392960;  1 drivers
v00000271d2375610_0 .net/2u *"_ivl_24", 0 0, L_00000271d239adb0;  1 drivers
v00000271d2374a30_0 .net *"_ivl_26", 0 0, L_00000271d223f970;  1 drivers
v00000271d2374530_0 .net *"_ivl_29", 0 0, L_00000271d2391100;  1 drivers
v00000271d23739f0_0 .net *"_ivl_30", 0 0, L_00000271d2240310;  1 drivers
v00000271d2375bb0_0 .net *"_ivl_6", 63 0, L_00000271d23908e0;  1 drivers
v00000271d2373b30_0 .net *"_ivl_8", 55 0, L_00000271d2392dc0;  1 drivers
v00000271d2375ed0_0 .net/s "a_in", 31 0, L_00000271d2390c00;  1 drivers
v00000271d2373f90_0 .net/s "b_in", 31 0, L_00000271d2391920;  1 drivers
v00000271d23747b0_0 .net "expected_sign", 0 0, L_00000271d2391560;  1 drivers
v00000271d2375f70_0 .net "msb_of_product_full", 23 0, L_00000271d2391e20;  1 drivers
v00000271d2374030_0 .net "overflow", 0 0, L_00000271d2240230;  1 drivers
v00000271d2373bd0_0 .net/s "p_out", 31 0, L_00000271d2390980;  alias, 1 drivers
v00000271d2373d10_0 .net/s "product_full", 63 0, L_00000271d23911a0;  1 drivers
v00000271d2374850_0 .net "underflow_q", 0 0, L_00000271d223eda0;  1 drivers
L_00000271d2390840 .extend/s 64, L_00000271d2390c00;
L_00000271d2391060 .extend/s 64, L_00000271d2391920;
L_00000271d23911a0 .arith/mult 64, L_00000271d2390840, L_00000271d2391060;
L_00000271d2392dc0 .part L_00000271d23911a0, 8, 56;
L_00000271d23908e0 .extend/s 64, L_00000271d2392dc0;
L_00000271d2390980 .part L_00000271d23908e0, 0, 32;
L_00000271d2391560 .part L_00000271d2390980, 31, 1;
L_00000271d2391e20 .part L_00000271d23911a0, 40, 24;
L_00000271d2392960 .reduce/or L_00000271d2391e20;
L_00000271d2391100 .reduce/and L_00000271d2391e20;
S_00000271d236b970 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239b308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405400 .functor XNOR 1, L_00000271d239b350, L_00000271d239b308, C4<0>, C4<0>;
L_00000271d2404fa0 .functor XOR 1, L_00000271d23880a0, L_00000271d2387ce0, C4<0>, C4<0>;
v00000271d2374ad0_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b308;  1 drivers
v00000271d2375750_0 .net *"_ivl_11", 0 0, L_00000271d2395840;  1 drivers
v00000271d2373db0_0 .net *"_ivl_12", 0 0, L_00000271d2395d40;  1 drivers
v00000271d23757f0_0 .net *"_ivl_14", 32 0, L_00000271d2395de0;  1 drivers
v00000271d2375c50_0 .net *"_ivl_16", 32 0, L_00000271d23958e0;  1 drivers
v00000271d23740d0_0 .net *"_ivl_19", 0 0, L_00000271d2395ac0;  1 drivers
v00000271d2374210_0 .net *"_ivl_2", 0 0, L_00000271d2405400;  1 drivers
v00000271d23742b0_0 .net *"_ivl_20", 0 0, L_00000271d2387ec0;  1 drivers
v00000271d2375390_0 .net *"_ivl_22", 32 0, L_00000271d23872e0;  1 drivers
v00000271d2373e50_0 .net *"_ivl_25", 0 0, L_00000271d2386e80;  1 drivers
v00000271d2373ef0_0 .net *"_ivl_26", 0 0, L_00000271d2387f60;  1 drivers
v00000271d2374b70_0 .net *"_ivl_28", 32 0, L_00000271d2387420;  1 drivers
v00000271d2374c10_0 .net *"_ivl_30", 32 0, L_00000271d2388000;  1 drivers
v00000271d2374170_0 .net *"_ivl_37", 0 0, L_00000271d23880a0;  1 drivers
v00000271d2375930_0 .net *"_ivl_39", 0 0, L_00000271d2387ce0;  1 drivers
v00000271d2374350_0 .net *"_ivl_5", 0 0, L_00000271d2396240;  1 drivers
v00000271d2374cb0_0 .net *"_ivl_6", 0 0, L_00000271d2396380;  1 drivers
v00000271d2374d50_0 .net *"_ivl_8", 32 0, L_00000271d2395700;  1 drivers
v00000271d2375430_0 .net/s "a_in", 31 0, v00000271d236c6f0_0;  1 drivers
v00000271d23754d0_0 .net/s "b_in", 31 0, v00000271d236cc90_0;  1 drivers
v00000271d2375570_0 .net "overflow", 0 0, L_00000271d2404fa0;  1 drivers
v00000271d2377910_0 .net "sub_n_add", 0 0, L_00000271d239b350;  1 drivers
v00000271d23777d0_0 .net/s "sum_diff_out", 31 0, L_00000271d2388820;  alias, 1 drivers
v00000271d2377b90_0 .net/s "temp_result_wide", 32 0, L_00000271d2387ba0;  1 drivers
L_00000271d2396240 .part v00000271d236c6f0_0, 31, 1;
L_00000271d2396380 .concat [ 1 0 0 0], L_00000271d2396240;
L_00000271d2395700 .concat [ 32 1 0 0], v00000271d236c6f0_0, L_00000271d2396380;
L_00000271d2395840 .part v00000271d236cc90_0, 31, 1;
L_00000271d2395d40 .concat [ 1 0 0 0], L_00000271d2395840;
L_00000271d2395de0 .concat [ 32 1 0 0], v00000271d236cc90_0, L_00000271d2395d40;
L_00000271d23958e0 .arith/sub 33, L_00000271d2395700, L_00000271d2395de0;
L_00000271d2395ac0 .part v00000271d236c6f0_0, 31, 1;
L_00000271d2387ec0 .concat [ 1 0 0 0], L_00000271d2395ac0;
L_00000271d23872e0 .concat [ 32 1 0 0], v00000271d236c6f0_0, L_00000271d2387ec0;
L_00000271d2386e80 .part v00000271d236cc90_0, 31, 1;
L_00000271d2387f60 .concat [ 1 0 0 0], L_00000271d2386e80;
L_00000271d2387420 .concat [ 32 1 0 0], v00000271d236cc90_0, L_00000271d2387f60;
L_00000271d2388000 .arith/sum 33, L_00000271d23872e0, L_00000271d2387420;
L_00000271d2387ba0 .functor MUXZ 33, L_00000271d2388000, L_00000271d23958e0, L_00000271d2405400, C4<>;
L_00000271d2388820 .part L_00000271d2387ba0, 0, 32;
L_00000271d23880a0 .part L_00000271d2387ba0, 32, 1;
L_00000271d2387ce0 .part L_00000271d2388820, 31, 1;
S_00000271d236ae80 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241910 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2240f50 .functor XNOR 1, L_00000271d2393b80, L_00000271d239b158, C4<0>, C4<0>;
L_00000271d2240cb0 .functor AND 1, L_00000271d2240f50, L_00000271d2393cc0, C4<1>, C4<1>;
L_00000271d239b1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2240d20 .functor XNOR 1, L_00000271d2393b80, L_00000271d239b1a0, C4<0>, C4<0>;
L_00000271d2240e00 .functor NOT 1, L_00000271d2393d60, C4<0>, C4<0>, C4<0>;
L_00000271d2240e70 .functor AND 1, L_00000271d2240d20, L_00000271d2240e00, C4<1>, C4<1>;
v00000271d2377870_0 .net/s *"_ivl_0", 63 0, L_00000271d23949e0;  1 drivers
v00000271d2378450_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b158;  1 drivers
v00000271d2377730_0 .net *"_ivl_18", 0 0, L_00000271d2240f50;  1 drivers
v00000271d2376830_0 .net/s *"_ivl_2", 63 0, L_00000271d2393400;  1 drivers
v00000271d2376dd0_0 .net *"_ivl_21", 0 0, L_00000271d2393cc0;  1 drivers
v00000271d23761f0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b1a0;  1 drivers
v00000271d2376a10_0 .net *"_ivl_26", 0 0, L_00000271d2240d20;  1 drivers
v00000271d2378310_0 .net *"_ivl_29", 0 0, L_00000271d2393d60;  1 drivers
v00000271d2376b50_0 .net *"_ivl_30", 0 0, L_00000271d2240e00;  1 drivers
v00000271d2377190_0 .net *"_ivl_6", 63 0, L_00000271d2394b20;  1 drivers
v00000271d23763d0_0 .net *"_ivl_8", 55 0, L_00000271d23937c0;  1 drivers
v00000271d2377370_0 .net/s "a_in", 31 0, v00000271d236c8d0_0;  1 drivers
v00000271d23775f0_0 .net/s "b_in", 31 0, v00000271d236c8d0_0;  alias, 1 drivers
v00000271d23770f0_0 .net "expected_sign", 0 0, L_00000271d2393b80;  1 drivers
v00000271d2376470_0 .net "msb_of_product_full", 23 0, L_00000271d2394bc0;  1 drivers
v00000271d2377690_0 .net "overflow", 0 0, L_00000271d2240cb0;  1 drivers
v00000271d2376290_0 .net/s "p_out", 31 0, L_00000271d2393ae0;  alias, 1 drivers
v00000271d23779b0_0 .net/s "product_full", 63 0, L_00000271d2393540;  1 drivers
v00000271d23783b0_0 .net "underflow_q", 0 0, L_00000271d2240e70;  1 drivers
L_00000271d23949e0 .extend/s 64, v00000271d236c8d0_0;
L_00000271d2393400 .extend/s 64, v00000271d236c8d0_0;
L_00000271d2393540 .arith/mult 64, L_00000271d23949e0, L_00000271d2393400;
L_00000271d23937c0 .part L_00000271d2393540, 8, 56;
L_00000271d2394b20 .extend/s 64, L_00000271d23937c0;
L_00000271d2393ae0 .part L_00000271d2394b20, 0, 32;
L_00000271d2393b80 .part L_00000271d2393ae0, 31, 1;
L_00000271d2394bc0 .part L_00000271d2393540, 40, 24;
L_00000271d2393cc0 .reduce/or L_00000271d2394bc0;
L_00000271d2393d60 .reduce/and L_00000271d2394bc0;
S_00000271d236ab60 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241b50 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239adf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d22408c0 .functor XNOR 1, L_00000271d2390b60, L_00000271d239adf8, C4<0>, C4<0>;
L_00000271d2240af0 .functor AND 1, L_00000271d22408c0, L_00000271d2392280, C4<1>, C4<1>;
L_00000271d239ae40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2240850 .functor XNOR 1, L_00000271d2390b60, L_00000271d239ae40, C4<0>, C4<0>;
L_00000271d2240c40 .functor NOT 1, L_00000271d23919c0, C4<0>, C4<0>, C4<0>;
L_00000271d2240930 .functor AND 1, L_00000271d2240850, L_00000271d2240c40, C4<1>, C4<1>;
v00000271d2376510_0 .net/s *"_ivl_0", 63 0, L_00000271d2391f60;  1 drivers
v00000271d2376650_0 .net/2u *"_ivl_16", 0 0, L_00000271d239adf8;  1 drivers
v00000271d2376bf0_0 .net *"_ivl_18", 0 0, L_00000271d22408c0;  1 drivers
v00000271d2377a50_0 .net/s *"_ivl_2", 63 0, L_00000271d2390e80;  1 drivers
v00000271d2378270_0 .net *"_ivl_21", 0 0, L_00000271d2392280;  1 drivers
v00000271d23784f0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239ae40;  1 drivers
v00000271d2377af0_0 .net *"_ivl_26", 0 0, L_00000271d2240850;  1 drivers
v00000271d2377c30_0 .net *"_ivl_29", 0 0, L_00000271d23919c0;  1 drivers
v00000271d2377230_0 .net *"_ivl_30", 0 0, L_00000271d2240c40;  1 drivers
v00000271d2378810_0 .net *"_ivl_6", 63 0, L_00000271d2392b40;  1 drivers
v00000271d23760b0_0 .net *"_ivl_8", 55 0, L_00000271d2390f20;  1 drivers
v00000271d2377cd0_0 .net/s "a_in", 31 0, L_00000271d2391b00;  1 drivers
L_00000271d239ae88 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2377ff0_0 .net/s "b_in", 31 0, L_00000271d239ae88;  1 drivers
v00000271d23766f0_0 .net "expected_sign", 0 0, L_00000271d2390b60;  1 drivers
v00000271d2376970_0 .net "msb_of_product_full", 23 0, L_00000271d23921e0;  1 drivers
v00000271d2377d70_0 .net "overflow", 0 0, L_00000271d2240af0;  1 drivers
v00000271d2376d30_0 .net/s "p_out", 31 0, L_00000271d23920a0;  alias, 1 drivers
v00000271d2377e10_0 .net/s "product_full", 63 0, L_00000271d2391600;  1 drivers
v00000271d2376330_0 .net "underflow_q", 0 0, L_00000271d2240930;  1 drivers
L_00000271d2391f60 .extend/s 64, L_00000271d2391b00;
L_00000271d2390e80 .extend/s 64, L_00000271d239ae88;
L_00000271d2391600 .arith/mult 64, L_00000271d2391f60, L_00000271d2390e80;
L_00000271d2390f20 .part L_00000271d2391600, 8, 56;
L_00000271d2392b40 .extend/s 64, L_00000271d2390f20;
L_00000271d23920a0 .part L_00000271d2392b40, 0, 32;
L_00000271d2390b60 .part L_00000271d23920a0, 31, 1;
L_00000271d23921e0 .part L_00000271d2391600, 40, 24;
L_00000271d2392280 .reduce/or L_00000271d23921e0;
L_00000271d23919c0 .reduce/and L_00000271d23921e0;
S_00000271d236a070 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241c10 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d2240ee0 .functor XNOR 1, L_00000271d2395c00, L_00000271d239b1e8, C4<0>, C4<0>;
L_00000271d223d6e0 .functor AND 1, L_00000271d2240ee0, L_00000271d2396560, C4<1>, C4<1>;
L_00000271d239b230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d209ae60 .functor XNOR 1, L_00000271d2395c00, L_00000271d239b230, C4<0>, C4<0>;
L_00000271d2058d20 .functor NOT 1, L_00000271d23957a0, C4<0>, C4<0>, C4<0>;
L_00000271d2200350 .functor AND 1, L_00000271d209ae60, L_00000271d2058d20, C4<1>, C4<1>;
v00000271d23772d0_0 .net/s *"_ivl_0", 63 0, L_00000271d2394da0;  1 drivers
v00000271d23765b0_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b1e8;  1 drivers
v00000271d2377410_0 .net *"_ivl_18", 0 0, L_00000271d2240ee0;  1 drivers
v00000271d2376790_0 .net/s *"_ivl_2", 63 0, L_00000271d2393e00;  1 drivers
v00000271d2378590_0 .net *"_ivl_21", 0 0, L_00000271d2396560;  1 drivers
v00000271d23774b0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b230;  1 drivers
v00000271d2377eb0_0 .net *"_ivl_26", 0 0, L_00000271d209ae60;  1 drivers
v00000271d23768d0_0 .net *"_ivl_29", 0 0, L_00000271d23957a0;  1 drivers
v00000271d2377550_0 .net *"_ivl_30", 0 0, L_00000271d2058d20;  1 drivers
v00000271d2376ab0_0 .net *"_ivl_6", 63 0, L_00000271d2395f20;  1 drivers
v00000271d2378090_0 .net *"_ivl_8", 55 0, L_00000271d2394260;  1 drivers
v00000271d2376c90_0 .net/s "a_in", 31 0, v00000271d236d730_0;  1 drivers
v00000271d2376e70_0 .net/s "b_in", 31 0, v00000271d236d730_0;  alias, 1 drivers
v00000271d2376f10_0 .net "expected_sign", 0 0, L_00000271d2395c00;  1 drivers
v00000271d2376fb0_0 .net "msb_of_product_full", 23 0, L_00000271d2395b60;  1 drivers
v00000271d2377050_0 .net "overflow", 0 0, L_00000271d223d6e0;  1 drivers
v00000271d2378130_0 .net/s "p_out", 31 0, L_00000271d2396100;  alias, 1 drivers
v00000271d2377f50_0 .net/s "product_full", 63 0, L_00000271d2394120;  1 drivers
v00000271d23781d0_0 .net "underflow_q", 0 0, L_00000271d2200350;  1 drivers
L_00000271d2394da0 .extend/s 64, v00000271d236d730_0;
L_00000271d2393e00 .extend/s 64, v00000271d236d730_0;
L_00000271d2394120 .arith/mult 64, L_00000271d2394da0, L_00000271d2393e00;
L_00000271d2394260 .part L_00000271d2394120, 8, 56;
L_00000271d2395f20 .extend/s 64, L_00000271d2394260;
L_00000271d2396100 .part L_00000271d2395f20, 0, 32;
L_00000271d2395c00 .part L_00000271d2396100, 31, 1;
L_00000271d2395b60 .part L_00000271d2394120, 40, 24;
L_00000271d2396560 .reduce/or L_00000271d2395b60;
L_00000271d23957a0 .reduce/and L_00000271d2395b60;
S_00000271d236acf0 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239af60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239aed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d22409a0 .functor XNOR 1, L_00000271d239af60, L_00000271d239aed0, C4<0>, C4<0>;
L_00000271d2240a10 .functor XOR 1, L_00000271d2395020, L_00000271d23953e0, C4<0>, C4<0>;
v00000271d2378630_0 .net/2u *"_ivl_0", 0 0, L_00000271d239aed0;  1 drivers
v00000271d23786d0_0 .net *"_ivl_11", 0 0, L_00000271d2392320;  1 drivers
v00000271d2378770_0 .net *"_ivl_12", 0 0, L_00000271d23923c0;  1 drivers
v00000271d2376150_0 .net *"_ivl_14", 32 0, L_00000271d2392460;  1 drivers
v00000271d2378ef0_0 .net *"_ivl_16", 32 0, L_00000271d23925a0;  1 drivers
v00000271d2379ad0_0 .net *"_ivl_19", 0 0, L_00000271d2392a00;  1 drivers
v00000271d23790d0_0 .net *"_ivl_2", 0 0, L_00000271d22409a0;  1 drivers
v00000271d237a7f0_0 .net *"_ivl_20", 0 0, L_00000271d2390d40;  1 drivers
v00000271d2379cb0_0 .net *"_ivl_22", 32 0, L_00000271d2392aa0;  1 drivers
v00000271d2379030_0 .net *"_ivl_25", 0 0, L_00000271d2392e60;  1 drivers
v00000271d2379490_0 .net *"_ivl_26", 0 0, L_00000271d2392c80;  1 drivers
v00000271d237a070_0 .net *"_ivl_28", 32 0, L_00000271d2392d20;  1 drivers
v00000271d2378950_0 .net *"_ivl_30", 32 0, L_00000271d2394760;  1 drivers
v00000271d237acf0_0 .net *"_ivl_37", 0 0, L_00000271d2395020;  1 drivers
v00000271d237ad90_0 .net *"_ivl_39", 0 0, L_00000271d23953e0;  1 drivers
v00000271d237aa70_0 .net *"_ivl_5", 0 0, L_00000271d2390fc0;  1 drivers
v00000271d2379350_0 .net *"_ivl_6", 0 0, L_00000271d2391ba0;  1 drivers
v00000271d2379990_0 .net *"_ivl_8", 32 0, L_00000271d2391c40;  1 drivers
v00000271d2378bd0_0 .net/s "a_in", 31 0, L_00000271d2394300;  1 drivers
L_00000271d239af18 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d2379b70_0 .net/s "b_in", 31 0, L_00000271d239af18;  1 drivers
v00000271d2379df0_0 .net "overflow", 0 0, L_00000271d2240a10;  1 drivers
v00000271d2379e90_0 .net "sub_n_add", 0 0, L_00000271d239af60;  1 drivers
v00000271d2379530_0 .net/s "sum_diff_out", 31 0, L_00000271d23935e0;  alias, 1 drivers
v00000271d237b010_0 .net/s "temp_result_wide", 32 0, L_00000271d2394c60;  1 drivers
L_00000271d2390fc0 .part L_00000271d2394300, 31, 1;
L_00000271d2391ba0 .concat [ 1 0 0 0], L_00000271d2390fc0;
L_00000271d2391c40 .concat [ 32 1 0 0], L_00000271d2394300, L_00000271d2391ba0;
L_00000271d2392320 .part L_00000271d239af18, 31, 1;
L_00000271d23923c0 .concat [ 1 0 0 0], L_00000271d2392320;
L_00000271d2392460 .concat [ 32 1 0 0], L_00000271d239af18, L_00000271d23923c0;
L_00000271d23925a0 .arith/sub 33, L_00000271d2391c40, L_00000271d2392460;
L_00000271d2392a00 .part L_00000271d2394300, 31, 1;
L_00000271d2390d40 .concat [ 1 0 0 0], L_00000271d2392a00;
L_00000271d2392aa0 .concat [ 32 1 0 0], L_00000271d2394300, L_00000271d2390d40;
L_00000271d2392e60 .part L_00000271d239af18, 31, 1;
L_00000271d2392c80 .concat [ 1 0 0 0], L_00000271d2392e60;
L_00000271d2392d20 .concat [ 32 1 0 0], L_00000271d239af18, L_00000271d2392c80;
L_00000271d2394760 .arith/sum 33, L_00000271d2392aa0, L_00000271d2392d20;
L_00000271d2394c60 .functor MUXZ 33, L_00000271d2394760, L_00000271d23925a0, L_00000271d22409a0, C4<>;
L_00000271d23935e0 .part L_00000271d2394c60, 0, 32;
L_00000271d2395020 .part L_00000271d2394c60, 32, 1;
L_00000271d23953e0 .part L_00000271d23935e0, 31, 1;
S_00000271d236a520 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d239b398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405940 .functor XNOR 1, L_00000271d239b3e0, L_00000271d239b398, C4<0>, C4<0>;
L_00000271d2406890 .functor XOR 1, L_00000271d2386a20, L_00000271d2386980, C4<0>, C4<0>;
v00000271d237ac50_0 .net/2u *"_ivl_0", 0 0, L_00000271d239b398;  1 drivers
v00000271d2379710_0 .net *"_ivl_11", 0 0, L_00000271d2386b60;  1 drivers
v00000271d2379850_0 .net *"_ivl_12", 0 0, L_00000271d2386ca0;  1 drivers
v00000271d2378d10_0 .net *"_ivl_14", 32 0, L_00000271d2388640;  1 drivers
v00000271d23788b0_0 .net *"_ivl_16", 32 0, L_00000271d23888c0;  1 drivers
v00000271d2379d50_0 .net *"_ivl_19", 0 0, L_00000271d2387d80;  1 drivers
v00000271d2379a30_0 .net *"_ivl_2", 0 0, L_00000271d2405940;  1 drivers
v00000271d237ab10_0 .net *"_ivl_20", 0 0, L_00000271d2387880;  1 drivers
v00000271d237a9d0_0 .net *"_ivl_22", 32 0, L_00000271d2388960;  1 drivers
v00000271d237a430_0 .net *"_ivl_25", 0 0, L_00000271d2386ac0;  1 drivers
v00000271d2379f30_0 .net *"_ivl_26", 0 0, L_00000271d23868e0;  1 drivers
v00000271d23795d0_0 .net *"_ivl_28", 32 0, L_00000271d23881e0;  1 drivers
v00000271d23789f0_0 .net *"_ivl_30", 32 0, L_00000271d2386f20;  1 drivers
v00000271d2379fd0_0 .net *"_ivl_37", 0 0, L_00000271d2386a20;  1 drivers
v00000271d2378c70_0 .net *"_ivl_39", 0 0, L_00000271d2386980;  1 drivers
v00000271d237ae30_0 .net *"_ivl_5", 0 0, L_00000271d2387e20;  1 drivers
v00000271d23793f0_0 .net *"_ivl_6", 0 0, L_00000271d2386840;  1 drivers
v00000271d2379670_0 .net *"_ivl_8", 32 0, L_00000271d2388140;  1 drivers
v00000271d23798f0_0 .net/s "a_in", 31 0, v00000271d236cf10_0;  1 drivers
v00000271d23797b0_0 .net/s "b_in", 31 0, v00000271d236d9b0_0;  1 drivers
v00000271d237a890_0 .net "overflow", 0 0, L_00000271d2406890;  1 drivers
v00000271d2379210_0 .net "sub_n_add", 0 0, L_00000271d239b3e0;  1 drivers
v00000271d2378a90_0 .net/s "sum_diff_out", 31 0, L_00000271d23886e0;  alias, 1 drivers
v00000271d23792b0_0 .net/s "temp_result_wide", 32 0, L_00000271d2387c40;  1 drivers
L_00000271d2387e20 .part v00000271d236cf10_0, 31, 1;
L_00000271d2386840 .concat [ 1 0 0 0], L_00000271d2387e20;
L_00000271d2388140 .concat [ 32 1 0 0], v00000271d236cf10_0, L_00000271d2386840;
L_00000271d2386b60 .part v00000271d236d9b0_0, 31, 1;
L_00000271d2386ca0 .concat [ 1 0 0 0], L_00000271d2386b60;
L_00000271d2388640 .concat [ 32 1 0 0], v00000271d236d9b0_0, L_00000271d2386ca0;
L_00000271d23888c0 .arith/sub 33, L_00000271d2388140, L_00000271d2388640;
L_00000271d2387d80 .part v00000271d236cf10_0, 31, 1;
L_00000271d2387880 .concat [ 1 0 0 0], L_00000271d2387d80;
L_00000271d2388960 .concat [ 32 1 0 0], v00000271d236cf10_0, L_00000271d2387880;
L_00000271d2386ac0 .part v00000271d236d9b0_0, 31, 1;
L_00000271d23868e0 .concat [ 1 0 0 0], L_00000271d2386ac0;
L_00000271d23881e0 .concat [ 32 1 0 0], v00000271d236d9b0_0, L_00000271d23868e0;
L_00000271d2386f20 .arith/sum 33, L_00000271d2388960, L_00000271d23881e0;
L_00000271d2387c40 .functor MUXZ 33, L_00000271d2386f20, L_00000271d23888c0, L_00000271d2405940, C4<>;
L_00000271d23886e0 .part L_00000271d2387c40, 0, 32;
L_00000271d2386a20 .part L_00000271d2387c40, 32, 1;
L_00000271d2386980 .part L_00000271d23886e0, 31, 1;
S_00000271d236b1a0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d2241ed0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_00000271d239b278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000271d214a390 .functor XNOR 1, L_00000271d2395a20, L_00000271d239b278, C4<0>, C4<0>;
L_00000271d24058d0 .functor AND 1, L_00000271d214a390, L_00000271d2395fc0, C4<1>, C4<1>;
L_00000271d239b2c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2405a20 .functor XNOR 1, L_00000271d2395a20, L_00000271d239b2c0, C4<0>, C4<0>;
L_00000271d2405160 .functor NOT 1, L_00000271d23964c0, C4<0>, C4<0>, C4<0>;
L_00000271d2406430 .functor AND 1, L_00000271d2405a20, L_00000271d2405160, C4<1>, C4<1>;
v00000271d237a110_0 .net/s *"_ivl_0", 63 0, L_00000271d2395980;  1 drivers
v00000271d2378b30_0 .net/2u *"_ivl_16", 0 0, L_00000271d239b278;  1 drivers
v00000271d2378f90_0 .net *"_ivl_18", 0 0, L_00000271d214a390;  1 drivers
v00000271d237aed0_0 .net/s *"_ivl_2", 63 0, L_00000271d2395e80;  1 drivers
v00000271d237a930_0 .net *"_ivl_21", 0 0, L_00000271d2395fc0;  1 drivers
v00000271d237abb0_0 .net/2u *"_ivl_24", 0 0, L_00000271d239b2c0;  1 drivers
v00000271d237a1b0_0 .net *"_ivl_26", 0 0, L_00000271d2405a20;  1 drivers
v00000271d237a250_0 .net *"_ivl_29", 0 0, L_00000271d23964c0;  1 drivers
v00000271d2379170_0 .net *"_ivl_30", 0 0, L_00000271d2405160;  1 drivers
v00000271d2379c10_0 .net *"_ivl_6", 63 0, L_00000271d2396060;  1 drivers
v00000271d237a2f0_0 .net *"_ivl_8", 55 0, L_00000271d23961a0;  1 drivers
v00000271d237a390_0 .net/s "a_in", 31 0, v00000271d236e590_0;  1 drivers
v00000271d2378db0_0 .net/s "b_in", 31 0, v00000271d236e590_0;  alias, 1 drivers
v00000271d237a4d0_0 .net "expected_sign", 0 0, L_00000271d2395a20;  1 drivers
v00000271d237af70_0 .net "msb_of_product_full", 23 0, L_00000271d2395ca0;  1 drivers
v00000271d237a570_0 .net "overflow", 0 0, L_00000271d24058d0;  1 drivers
v00000271d237a610_0 .net/s "p_out", 31 0, L_00000271d23962e0;  alias, 1 drivers
v00000271d2378e50_0 .net/s "product_full", 63 0, L_00000271d2396420;  1 drivers
v00000271d237a6b0_0 .net "underflow_q", 0 0, L_00000271d2406430;  1 drivers
L_00000271d2395980 .extend/s 64, v00000271d236e590_0;
L_00000271d2395e80 .extend/s 64, v00000271d236e590_0;
L_00000271d2396420 .arith/mult 64, L_00000271d2395980, L_00000271d2395e80;
L_00000271d23961a0 .part L_00000271d2396420, 8, 56;
L_00000271d2396060 .extend/s 64, L_00000271d23961a0;
L_00000271d23962e0 .part L_00000271d2396060, 0, 32;
L_00000271d2395a20 .part L_00000271d23962e0, 31, 1;
L_00000271d2395ca0 .part L_00000271d2396420, 40, 24;
L_00000271d2395fc0 .reduce/or L_00000271d2395ca0;
L_00000271d23964c0 .reduce/and L_00000271d2395ca0;
S_00000271d236b330 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000271d236a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000271d239b038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d239afa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000271d2240b60 .functor XNOR 1, L_00000271d239b038, L_00000271d239afa8, C4<0>, C4<0>;
L_00000271d2240d90 .functor XOR 1, L_00000271d23950c0, L_00000271d2394800, C4<0>, C4<0>;
v00000271d237a750_0 .net/2u *"_ivl_0", 0 0, L_00000271d239afa8;  1 drivers
v00000271d237b830_0 .net *"_ivl_11", 0 0, L_00000271d23941c0;  1 drivers
v00000271d237b1f0_0 .net *"_ivl_12", 0 0, L_00000271d2394580;  1 drivers
v00000271d237b0b0_0 .net *"_ivl_14", 32 0, L_00000271d2393c20;  1 drivers
v00000271d237b290_0 .net *"_ivl_16", 32 0, L_00000271d23944e0;  1 drivers
v00000271d237b6f0_0 .net *"_ivl_19", 0 0, L_00000271d2395340;  1 drivers
v00000271d237b3d0_0 .net *"_ivl_2", 0 0, L_00000271d2240b60;  1 drivers
v00000271d237b970_0 .net *"_ivl_20", 0 0, L_00000271d2393a40;  1 drivers
v00000271d237b8d0_0 .net *"_ivl_22", 32 0, L_00000271d2394a80;  1 drivers
v00000271d237ba10_0 .net *"_ivl_25", 0 0, L_00000271d2394080;  1 drivers
v00000271d237bd30_0 .net *"_ivl_26", 0 0, L_00000271d23943a0;  1 drivers
v00000271d237bdd0_0 .net *"_ivl_28", 32 0, L_00000271d2394ee0;  1 drivers
v00000271d237be70_0 .net *"_ivl_30", 32 0, L_00000271d23932c0;  1 drivers
v00000271d237bc90_0 .net *"_ivl_37", 0 0, L_00000271d23950c0;  1 drivers
v00000271d237b470_0 .net *"_ivl_39", 0 0, L_00000271d2394800;  1 drivers
v00000271d237b790_0 .net *"_ivl_5", 0 0, L_00000271d23934a0;  1 drivers
v00000271d237bf10_0 .net *"_ivl_6", 0 0, L_00000271d2394e40;  1 drivers
v00000271d237bab0_0 .net *"_ivl_8", 32 0, L_00000271d2393fe0;  1 drivers
v00000271d237b330_0 .net/s "a_in", 31 0, L_00000271d2395160;  1 drivers
L_00000271d239aff0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000271d237b150_0 .net/s "b_in", 31 0, L_00000271d239aff0;  1 drivers
v00000271d237bb50_0 .net "overflow", 0 0, L_00000271d2240d90;  1 drivers
v00000271d237b510_0 .net "sub_n_add", 0 0, L_00000271d239b038;  1 drivers
v00000271d237bbf0_0 .net/s "sum_diff_out", 31 0, L_00000271d2392fa0;  alias, 1 drivers
v00000271d237b5b0_0 .net/s "temp_result_wide", 32 0, L_00000271d23955c0;  1 drivers
L_00000271d23934a0 .part L_00000271d2395160, 31, 1;
L_00000271d2394e40 .concat [ 1 0 0 0], L_00000271d23934a0;
L_00000271d2393fe0 .concat [ 32 1 0 0], L_00000271d2395160, L_00000271d2394e40;
L_00000271d23941c0 .part L_00000271d239aff0, 31, 1;
L_00000271d2394580 .concat [ 1 0 0 0], L_00000271d23941c0;
L_00000271d2393c20 .concat [ 32 1 0 0], L_00000271d239aff0, L_00000271d2394580;
L_00000271d23944e0 .arith/sub 33, L_00000271d2393fe0, L_00000271d2393c20;
L_00000271d2395340 .part L_00000271d2395160, 31, 1;
L_00000271d2393a40 .concat [ 1 0 0 0], L_00000271d2395340;
L_00000271d2394a80 .concat [ 32 1 0 0], L_00000271d2395160, L_00000271d2393a40;
L_00000271d2394080 .part L_00000271d239aff0, 31, 1;
L_00000271d23943a0 .concat [ 1 0 0 0], L_00000271d2394080;
L_00000271d2394ee0 .concat [ 32 1 0 0], L_00000271d239aff0, L_00000271d23943a0;
L_00000271d23932c0 .arith/sum 33, L_00000271d2394a80, L_00000271d2394ee0;
L_00000271d23955c0 .functor MUXZ 33, L_00000271d23932c0, L_00000271d23944e0, L_00000271d2240b60, C4<>;
L_00000271d2392fa0 .part L_00000271d23955c0, 0, 32;
L_00000271d23950c0 .part L_00000271d23955c0, 32, 1;
L_00000271d2394800 .part L_00000271d2392fa0, 31, 1;
S_00000271d236b4c0 .scope module, "snap_a" "snap_to_closest_int" 4 310, 14 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_00000271d2073230 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000271d2073268 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000271d20732a0 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v00000271d236ec70_0 .net/s *"_ivl_0", 16 0, L_00000271d2433f30;  1 drivers
L_00000271d239d798 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000271d236f710_0 .net/2s *"_ivl_12", 7 0, L_00000271d239d798;  1 drivers
L_00000271d239d708 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v00000271d236fa30_0 .net/2s *"_ivl_2", 16 0, L_00000271d239d708;  1 drivers
L_00000271d239d750 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2370d90_0 .net/2s *"_ivl_6", 15 0, L_00000271d239d750;  1 drivers
v00000271d236eb30_0 .net/s "fixed_point_in", 15 0, v00000271d238d5a0_0;  1 drivers
v00000271d2370e30_0 .net "overflow", 0 0, L_00000271d2434570;  1 drivers
v00000271d236fb70_0 .net/s "rounded_integer_out", 7 0, L_00000271d2432310;  alias, 1 drivers
v00000271d236fdf0_0 .net/s "temp_res", 16 0, L_00000271d2433350;  1 drivers
v00000271d2370250_0 .net/s "truncated_integer", 7 0, L_00000271d2432130;  1 drivers
L_00000271d2433f30 .extend/s 17, v00000271d238d5a0_0;
L_00000271d2433350 .arith/sum 17, L_00000271d2433f30, L_00000271d239d708;
L_00000271d2434570 .cmp/gt.s 16, v00000271d238d5a0_0, L_00000271d239d750;
L_00000271d2432130 .part L_00000271d2433350, 8, 8;
L_00000271d2432310 .functor MUXZ 8, L_00000271d2432130, L_00000271d239d798, L_00000271d2434570, C4<>;
S_00000271d236bb00 .scope module, "snap_b" "snap_to_closest_int" 4 314, 14 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_00000271d2074d00 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000271d2074d38 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000271d2074d70 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v00000271d23702f0_0 .net/s *"_ivl_0", 16 0, L_00000271d24344d0;  1 drivers
L_00000271d239d870 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000271d2370390_0 .net/2s *"_ivl_12", 7 0, L_00000271d239d870;  1 drivers
L_00000271d239d7e0 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v00000271d2370ed0_0 .net/2s *"_ivl_2", 16 0, L_00000271d239d7e0;  1 drivers
L_00000271d239d828 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v00000271d2370430_0 .net/2s *"_ivl_6", 15 0, L_00000271d239d828;  1 drivers
v00000271d23704d0_0 .net/s "fixed_point_in", 15 0, v00000271d238ddc0_0;  1 drivers
v00000271d2370570_0 .net "overflow", 0 0, L_00000271d24323b0;  1 drivers
v00000271d2370610_0 .net/s "rounded_integer_out", 7 0, L_00000271d2432f90;  alias, 1 drivers
v00000271d238db40_0 .net/s "temp_res", 16 0, L_00000271d2432e50;  1 drivers
v00000271d238d500_0 .net/s "truncated_integer", 7 0, L_00000271d2433d50;  1 drivers
L_00000271d24344d0 .extend/s 17, v00000271d238ddc0_0;
L_00000271d2432e50 .arith/sum 17, L_00000271d24344d0, L_00000271d239d7e0;
L_00000271d24323b0 .cmp/gt.s 16, v00000271d238ddc0_0, L_00000271d239d828;
L_00000271d2433d50 .part L_00000271d2432e50, 8, 8;
L_00000271d2432f90 .functor MUXZ 8, L_00000271d2433d50, L_00000271d239d870, L_00000271d24323b0, C4<>;
S_00000271d236bc90 .scope module, "snap_c" "snap_to_closest_int" 4 318, 14 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_00000271d2073ff0 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000271d2074028 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000271d2074060 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v00000271d238bc00_0 .net/s *"_ivl_0", 16 0, L_00000271d24330d0;  1 drivers
L_00000271d239d948 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000271d238bde0_0 .net/2s *"_ivl_12", 7 0, L_00000271d239d948;  1 drivers
L_00000271d239d8b8 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v00000271d238b7a0_0 .net/2s *"_ivl_2", 16 0, L_00000271d239d8b8;  1 drivers
L_00000271d239d900 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v00000271d238d8c0_0 .net/2s *"_ivl_6", 15 0, L_00000271d239d900;  1 drivers
v00000271d238cf60_0 .net/s "fixed_point_in", 15 0, v00000271d238dbe0_0;  1 drivers
v00000271d238be80_0 .net "overflow", 0 0, L_00000271d2434390;  1 drivers
v00000271d238d460_0 .net/s "rounded_integer_out", 7 0, L_00000271d2434070;  alias, 1 drivers
v00000271d238d6e0_0 .net/s "temp_res", 16 0, L_00000271d24326d0;  1 drivers
v00000271d238da00_0 .net/s "truncated_integer", 7 0, L_00000271d2433fd0;  1 drivers
L_00000271d24330d0 .extend/s 17, v00000271d238dbe0_0;
L_00000271d24326d0 .arith/sum 17, L_00000271d24330d0, L_00000271d239d8b8;
L_00000271d2434390 .cmp/gt.s 16, v00000271d238dbe0_0, L_00000271d239d900;
L_00000271d2433fd0 .part L_00000271d24326d0, 8, 8;
L_00000271d2434070 .functor MUXZ 8, L_00000271d2433fd0, L_00000271d239d948, L_00000271d2434390, C4<>;
S_00000271d236a390 .scope module, "snap_d" "snap_to_closest_int" 4 322, 14 1 0, S_00000271d202d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_00000271d2074db0 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000271d2074de8 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000271d2074e20 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v00000271d238bca0_0 .net/s *"_ivl_0", 16 0, L_00000271d24321d0;  1 drivers
L_00000271d239da20 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000271d238d140_0 .net/2s *"_ivl_12", 7 0, L_00000271d239da20;  1 drivers
L_00000271d239d990 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v00000271d238bd40_0 .net/2s *"_ivl_2", 16 0, L_00000271d239d990;  1 drivers
L_00000271d239d9d8 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v00000271d238b980_0 .net/2s *"_ivl_6", 15 0, L_00000271d239d9d8;  1 drivers
v00000271d238b700_0 .net/s "fixed_point_in", 15 0, v00000271d238bac0_0;  1 drivers
v00000271d238c060_0 .net "overflow", 0 0, L_00000271d2431e10;  1 drivers
v00000271d238d780_0 .net/s "rounded_integer_out", 7 0, L_00000271d2431f50;  alias, 1 drivers
v00000271d238d960_0 .net/s "temp_res", 16 0, L_00000271d2433030;  1 drivers
v00000271d238de60_0 .net/s "truncated_integer", 7 0, L_00000271d2433490;  1 drivers
L_00000271d24321d0 .extend/s 17, v00000271d238bac0_0;
L_00000271d2433030 .arith/sum 17, L_00000271d24321d0, L_00000271d239d990;
L_00000271d2431e10 .cmp/gt.s 16, v00000271d238bac0_0, L_00000271d239d9d8;
L_00000271d2433490 .part L_00000271d2433030, 8, 8;
L_00000271d2431f50 .functor MUXZ 8, L_00000271d2433490, L_00000271d239da20, L_00000271d2431e10, C4<>;
S_00000271d2047270 .scope module, "fixed_32_capped_mult" "fixed_32_capped_mult" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000271d229d5a0 .param/l "FRACT_BITS" 1 15 8, +C4<00000000000000000000000000001000>;
P_00000271d229d5d8 .param/l "Q8_8_MAX" 1 15 10, +C4<0111111111111111>;
P_00000271d229d610 .param/l "Q8_8_MAX_EXT" 1 15 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000271d229d648 .param/l "Q8_8_MIN" 1 15 11, +C4<1000000000000000>;
P_00000271d229d680 .param/l "Q8_8_MIN_EXT" 1 15 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v00000271d23900c0_0 .net/s *"_ivl_0", 63 0, L_00000271d2433210;  1 drivers
L_00000271d239da68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d238fd00_0 .net/2s *"_ivl_10", 63 0, L_00000271d239da68;  1 drivers
L_00000271d239dab0 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d238f8a0_0 .net/2s *"_ivl_14", 63 0, L_00000271d239dab0;  1 drivers
L_00000271d239daf8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000271d238fa80_0 .net/2u *"_ivl_18", 15 0, L_00000271d239daf8;  1 drivers
v00000271d2390160_0 .net/s *"_ivl_2", 63 0, L_00000271d2433990;  1 drivers
L_00000271d239db40 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271d238ec20_0 .net/2u *"_ivl_20", 15 0, L_00000271d239db40;  1 drivers
v00000271d238e9a0_0 .net *"_ivl_23", 15 0, L_00000271d2434110;  1 drivers
v00000271d238fda0_0 .net *"_ivl_24", 15 0, L_00000271d2433cb0;  1 drivers
v00000271d238f9e0_0 .net *"_ivl_8", 55 0, L_00000271d2433530;  1 drivers
o00000271d22f8888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000271d23903e0_0 .net/s "a_in", 31 0, o00000271d22f8888;  0 drivers
o00000271d22f88b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000271d238fe40_0 .net/s "b_in", 31 0, o00000271d22f88b8;  0 drivers
v00000271d238fb20_0 .net "overflow", 0 0, L_00000271d24335d0;  1 drivers
v00000271d238f3a0_0 .net/s "p_out", 15 0, L_00000271d2432b30;  1 drivers
v00000271d2390480_0 .net/s "p_raw_shifted", 63 0, L_00000271d24324f0;  1 drivers
v00000271d238e220_0 .net/s "product_full", 63 0, L_00000271d24341b0;  1 drivers
v00000271d2390520_0 .net "underflow_q", 0 0, L_00000271d2432950;  1 drivers
L_00000271d2433210 .extend/s 64, o00000271d22f8888;
L_00000271d2433990 .extend/s 64, o00000271d22f88b8;
L_00000271d24341b0 .arith/mult 64, L_00000271d2433210, L_00000271d2433990;
L_00000271d2433530 .part L_00000271d24341b0, 8, 56;
L_00000271d24324f0 .extend/s 64, L_00000271d2433530;
L_00000271d24335d0 .cmp/gt.s 64, L_00000271d24324f0, L_00000271d239da68;
L_00000271d2432950 .cmp/gt.s 64, L_00000271d239dab0, L_00000271d24324f0;
L_00000271d2434110 .part L_00000271d24324f0, 0, 16;
L_00000271d2433cb0 .functor MUXZ 16, L_00000271d2434110, L_00000271d239db40, L_00000271d2432950, C4<>;
L_00000271d2432b30 .functor MUXZ 16, L_00000271d2433cb0, L_00000271d239daf8, L_00000271d24335d0, C4<>;
    .scope S_00000271d236a9d0;
T_0 ;
    %wait E_00000271d22418d0;
    %load/vec4 v00000271d236d230_0;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %load/vec4 v00000271d236d230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v00000271d236c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
T_0.8 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000271d236c470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d236daf0_0, 0, 3;
T_0.10 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000271d236a9d0;
T_1 ;
    %wait E_00000271d2241d10;
    %load/vec4 v00000271d236e3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236c1f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236c790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236c3d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236c830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236e630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d236d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236c5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236c8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236d730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236e590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236c6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236cc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236cf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236d9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236dff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000271d236daf0_0;
    %assign/vec4 v00000271d236d230_0, 0;
    %load/vec4 v00000271d236d230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236cb50_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000271d236de10_0;
    %assign/vec4 v00000271d236c1f0_0, 0;
    %load/vec4 v00000271d236c510_0;
    %assign/vec4 v00000271d236c790_0, 0;
    %load/vec4 v00000271d236cdd0_0;
    %assign/vec4 v00000271d236c3d0_0, 0;
    %load/vec4 v00000271d236d7d0_0;
    %assign/vec4 v00000271d236c830_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000271d236cd30_0;
    %assign/vec4 v00000271d236cbf0_0, 0;
    %load/vec4 v00000271d236e4f0_0;
    %assign/vec4 v00000271d236c8d0_0, 0;
    %load/vec4 v00000271d236d050_0;
    %assign/vec4 v00000271d236d730_0, 0;
    %load/vec4 v00000271d236e270_0;
    %assign/vec4 v00000271d236e590_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000271d236ce70_0;
    %assign/vec4 v00000271d236c6f0_0, 0;
    %load/vec4 v00000271d236d870_0;
    %assign/vec4 v00000271d236cc90_0, 0;
    %load/vec4 v00000271d236d2d0_0;
    %assign/vec4 v00000271d236cf10_0, 0;
    %load/vec4 v00000271d236d690_0;
    %assign/vec4 v00000271d236d9b0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000271d236c650_0;
    %assign/vec4 v00000271d236d5f0_0, 0;
    %load/vec4 v00000271d236d370_0;
    %assign/vec4 v00000271d236dff0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000271d236cab0_0;
    %assign/vec4 v00000271d236e630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d236cb50_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271d22cb690;
T_2 ;
    %wait E_00000271d22415d0;
    %load/vec4 v00000271d2339340_0;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %load/vec4 v00000271d2339340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v00000271d23389e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v00000271d23389e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d233ab00_0, 0, 3;
T_2.10 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000271d22cb690;
T_3 ;
    %wait E_00000271d2241d10;
    %load/vec4 v00000271d233a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d23390c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d233af60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2339ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2338f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2339660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2339340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2339840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2339b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d233a060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2339e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d233a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2339520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d233ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2338bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2339200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d233a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2338d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d233a240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000271d233ab00_0;
    %assign/vec4 v00000271d2339340_0, 0;
    %load/vec4 v00000271d2339340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2339840_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v00000271d2338940_0;
    %assign/vec4 v00000271d23390c0_0, 0;
    %load/vec4 v00000271d2338a80_0;
    %assign/vec4 v00000271d233af60_0, 0;
    %load/vec4 v00000271d2338ee0_0;
    %assign/vec4 v00000271d2339ca0_0, 0;
    %load/vec4 v00000271d233a420_0;
    %assign/vec4 v00000271d2338f80_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000271d2339c00_0;
    %assign/vec4 v00000271d233a060_0, 0;
    %load/vec4 v00000271d23388a0_0;
    %assign/vec4 v00000271d2339e80_0, 0;
    %load/vec4 v00000271d2339160_0;
    %assign/vec4 v00000271d233a100_0, 0;
    %load/vec4 v00000271d2339480_0;
    %assign/vec4 v00000271d2339520_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000271d233ac40_0;
    %assign/vec4 v00000271d233ad80_0, 0;
    %load/vec4 v00000271d233ae20_0;
    %assign/vec4 v00000271d2338bc0_0, 0;
    %load/vec4 v00000271d2338c60_0;
    %assign/vec4 v00000271d2339200_0, 0;
    %load/vec4 v00000271d23392a0_0;
    %assign/vec4 v00000271d233a2e0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000271d2338b20_0;
    %assign/vec4 v00000271d2338d00_0, 0;
    %load/vec4 v00000271d23393e0_0;
    %assign/vec4 v00000271d233a240_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000271d2339980_0;
    %assign/vec4 v00000271d2339660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d2339840_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000271d22cc9c0;
T_4 ;
    %wait E_00000271d2241510;
    %load/vec4 v00000271d2354e70_0;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %load/vec4 v00000271d2354e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v00000271d2352c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
T_4.8 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000271d2352c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2352850_0, 0, 3;
T_4.10 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000271d22cc9c0;
T_5 ;
    %wait E_00000271d2241d10;
    %load/vec4 v00000271d2352990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2354dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2354330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2353110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2354510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2355190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2354e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2353b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d23528f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2353070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2357210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2355230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2356810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d23550f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2355af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2355370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2357350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2353390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2356630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000271d2352850_0;
    %assign/vec4 v00000271d2354e70_0, 0;
    %load/vec4 v00000271d2354e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2353b10_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v00000271d2354c90_0;
    %assign/vec4 v00000271d2354dd0_0, 0;
    %load/vec4 v00000271d2354fb0_0;
    %assign/vec4 v00000271d2354330_0, 0;
    %load/vec4 v00000271d2352ad0_0;
    %assign/vec4 v00000271d2353110_0, 0;
    %load/vec4 v00000271d2354470_0;
    %assign/vec4 v00000271d2354510_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v00000271d2352cb0_0;
    %assign/vec4 v00000271d2353070_0, 0;
    %load/vec4 v00000271d2357530_0;
    %assign/vec4 v00000271d2357210_0, 0;
    %load/vec4 v00000271d2355410_0;
    %assign/vec4 v00000271d2355230_0, 0;
    %load/vec4 v00000271d23554b0_0;
    %assign/vec4 v00000271d2356810_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v00000271d2352fd0_0;
    %assign/vec4 v00000271d23550f0_0, 0;
    %load/vec4 v00000271d2357490_0;
    %assign/vec4 v00000271d2355af0_0, 0;
    %load/vec4 v00000271d2355e10_0;
    %assign/vec4 v00000271d2355370_0, 0;
    %load/vec4 v00000271d2356590_0;
    %assign/vec4 v00000271d2357350_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v00000271d23532f0_0;
    %assign/vec4 v00000271d2353390_0, 0;
    %load/vec4 v00000271d2356950_0;
    %assign/vec4 v00000271d2356630_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v00000271d2354f10_0;
    %assign/vec4 v00000271d2355190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d2353b10_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000271d22ccce0;
T_6 ;
    %wait E_00000271d2241750;
    %load/vec4 v00000271d2368190_0;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %load/vec4 v00000271d2368190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v00000271d2367fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
T_6.8 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000271d2367fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2366b10_0, 0, 3;
T_6.10 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000271d22ccce0;
T_7 ;
    %wait E_00000271d2241d10;
    %load/vec4 v00000271d2367a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2364bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2366930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2366890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2366cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2366f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2368190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2368690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d23687d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2367290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d23671f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2367dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2368910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2367510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2366c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2367d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2368ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2366bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2367c90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000271d2366b10_0;
    %assign/vec4 v00000271d2368190_0, 0;
    %load/vec4 v00000271d2368190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2368690_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v00000271d2364d10_0;
    %assign/vec4 v00000271d2364bd0_0, 0;
    %load/vec4 v00000271d2364c70_0;
    %assign/vec4 v00000271d2366930_0, 0;
    %load/vec4 v00000271d2368c30_0;
    %assign/vec4 v00000271d2366890_0, 0;
    %load/vec4 v00000271d2366a70_0;
    %assign/vec4 v00000271d2366cf0_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v00000271d2367bf0_0;
    %assign/vec4 v00000271d2367290_0, 0;
    %load/vec4 v00000271d2366d90_0;
    %assign/vec4 v00000271d23671f0_0, 0;
    %load/vec4 v00000271d2366e30_0;
    %assign/vec4 v00000271d2367dd0_0, 0;
    %load/vec4 v00000271d2366ed0_0;
    %assign/vec4 v00000271d2368910_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v00000271d2368af0_0;
    %assign/vec4 v00000271d2367510_0, 0;
    %load/vec4 v00000271d2367150_0;
    %assign/vec4 v00000271d2366c50_0, 0;
    %load/vec4 v00000271d2367330_0;
    %assign/vec4 v00000271d2367d30_0, 0;
    %load/vec4 v00000271d2368050_0;
    %assign/vec4 v00000271d2368ff0_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000271d23682d0_0;
    %assign/vec4 v00000271d2366bb0_0, 0;
    %load/vec4 v00000271d23685f0_0;
    %assign/vec4 v00000271d2367c90_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000271d2368730_0;
    %assign/vec4 v00000271d2366f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d2368690_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000271d2359950;
T_8 ;
    %wait E_00000271d2241810;
    %load/vec4 v00000271d2372190_0;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %load/vec4 v00000271d2372190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v00000271d2371d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
T_8.8 ;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000271d2371d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2373630_0, 0, 3;
T_8.10 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000271d2359950;
T_9 ;
    %wait E_00000271d2241d10;
    %load/vec4 v00000271d2371330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d23734f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2372690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2371c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2372eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2372050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2372190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2372ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2371790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2371290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2373090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d23736d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2373130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2372910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2373450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d23729b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2373310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2373270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d2371150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000271d2373630_0;
    %assign/vec4 v00000271d2372190_0, 0;
    %load/vec4 v00000271d2372190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2372ff0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000271d23731d0_0;
    %assign/vec4 v00000271d23734f0_0, 0;
    %load/vec4 v00000271d2373590_0;
    %assign/vec4 v00000271d2372690_0, 0;
    %load/vec4 v00000271d2372e10_0;
    %assign/vec4 v00000271d2371c90_0, 0;
    %load/vec4 v00000271d23727d0_0;
    %assign/vec4 v00000271d2372eb0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000271d2372870_0;
    %assign/vec4 v00000271d2371290_0, 0;
    %load/vec4 v00000271d2372f50_0;
    %assign/vec4 v00000271d2373090_0, 0;
    %load/vec4 v00000271d23713d0_0;
    %assign/vec4 v00000271d23736d0_0, 0;
    %load/vec4 v00000271d2371510_0;
    %assign/vec4 v00000271d2373130_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000271d23715b0_0;
    %assign/vec4 v00000271d2372910_0, 0;
    %load/vec4 v00000271d2371a10_0;
    %assign/vec4 v00000271d2373450_0, 0;
    %load/vec4 v00000271d2372410_0;
    %assign/vec4 v00000271d23729b0_0, 0;
    %load/vec4 v00000271d23711f0_0;
    %assign/vec4 v00000271d2373310_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v00000271d23733b0_0;
    %assign/vec4 v00000271d2373270_0, 0;
    %load/vec4 v00000271d23710b0_0;
    %assign/vec4 v00000271d2371150_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v00000271d23725f0_0;
    %assign/vec4 v00000271d2372050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d2372ff0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000271d2026240;
T_10 ;
    %wait E_00000271d2241590;
    %load/vec4 v00000271d236e090_0;
    %subi 2, 0, 16;
    %assign/vec4 v00000271d236d0f0_0, 0;
    %load/vec4 v00000271d236e1d0_0;
    %subi 2, 0, 16;
    %assign/vec4 v00000271d2370750_0, 0;
    %load/vec4 v00000271d2370890_0;
    %subi 2, 0, 16;
    %assign/vec4 v00000271d236e8b0_0, 0;
    %load/vec4 v00000271d236f490_0;
    %subi 2, 0, 16;
    %assign/vec4 v00000271d2370110_0, 0;
    %load/vec4 v00000271d236ebd0_0;
    %load/vec4 v00000271d23701b0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000271d236db90_0, 0;
    %load/vec4 v00000271d236ebd0_0;
    %load/vec4 v00000271d2370c50_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000271d236df50_0, 0;
    %load/vec4 v00000271d236ebd0_0;
    %load/vec4 v00000271d236fd50_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000271d236f2b0_0, 0;
    %load/vec4 v00000271d236ebd0_0;
    %load/vec4 v00000271d236f990_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000271d236f8f0_0, 0;
    %load/vec4 v00000271d2370070_0;
    %load/vec4 v00000271d236e950_0;
    %and;
    %load/vec4 v00000271d236eef0_0;
    %and;
    %load/vec4 v00000271d236fad0_0;
    %and;
    %load/vec4 v00000271d236f7b0_0;
    %and;
    %assign/vec4 v00000271d236e130_0, 0;
    %load/vec4 v00000271d236f030_0;
    %load/vec4 v00000271d236f0d0_0;
    %or;
    %load/vec4 v00000271d236fc10_0;
    %or;
    %load/vec4 v00000271d2370bb0_0;
    %or;
    %load/vec4 v00000271d236ee50_0;
    %or;
    %assign/vec4 v00000271d236ff30_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000271d2026240;
T_11 ;
    %wait E_00000271d2241450;
    %load/vec4 v00000271d2370930_0;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %load/vec4 v00000271d2370930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000271d236fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
T_11.8 ;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v00000271d236e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
T_11.10 ;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000271d2370f70_0, 0, 3;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000271d2026240;
T_12 ;
    %wait E_00000271d2241190;
    %load/vec4 v00000271d236f170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2370930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236fcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2370cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236e9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236cfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236ed10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236edb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d2370a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236d410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d23706b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236f670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d23707f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236dd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236f210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236f3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236e6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236d4b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d236f850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d23709d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d236ea90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000271d2370f70_0;
    %assign/vec4 v00000271d2370930_0, 0;
    %load/vec4 v00000271d2370930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d2370930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236fcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2370cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236e9f0_0, 0;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236fcb0_0, 0;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v00000271d236e090_0;
    %assign/vec4 v00000271d236cfb0_0, 0;
    %load/vec4 v00000271d236e1d0_0;
    %assign/vec4 v00000271d236ed10_0, 0;
    %load/vec4 v00000271d2370890_0;
    %assign/vec4 v00000271d236edb0_0, 0;
    %load/vec4 v00000271d236f490_0;
    %assign/vec4 v00000271d2370a70_0, 0;
    %load/vec4 v00000271d236d0f0_0;
    %assign/vec4 v00000271d236d410_0, 0;
    %load/vec4 v00000271d2370750_0;
    %assign/vec4 v00000271d23706b0_0, 0;
    %load/vec4 v00000271d236e8b0_0;
    %assign/vec4 v00000271d236f670_0, 0;
    %load/vec4 v00000271d2370110_0;
    %assign/vec4 v00000271d23707f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d2370cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d236e9f0_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d2370cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d236e9f0_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v00000271d236db90_0;
    %assign/vec4 v00000271d236da50_0, 0;
    %load/vec4 v00000271d236df50_0;
    %assign/vec4 v00000271d236dd70_0, 0;
    %load/vec4 v00000271d236f2b0_0;
    %assign/vec4 v00000271d236f210_0, 0;
    %load/vec4 v00000271d236f8f0_0;
    %assign/vec4 v00000271d236f3f0_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v00000271d236dc30_0;
    %assign/vec4 v00000271d236deb0_0, 0;
    %load/vec4 v00000271d236e810_0;
    %assign/vec4 v00000271d236d550_0, 0;
    %load/vec4 v00000271d236ffd0_0;
    %assign/vec4 v00000271d236f5d0_0, 0;
    %load/vec4 v00000271d2371010_0;
    %assign/vec4 v00000271d2370b10_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v00000271d236d190_0;
    %assign/vec4 v00000271d236e6d0_0, 0;
    %load/vec4 v00000271d236dcd0_0;
    %assign/vec4 v00000271d236d4b0_0, 0;
    %load/vec4 v00000271d236ef90_0;
    %assign/vec4 v00000271d236f850_0, 0;
    %load/vec4 v00000271d236f350_0;
    %assign/vec4 v00000271d23709d0_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v00000271d236ebd0_0;
    %assign/vec4 v00000271d236ea90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d236fcb0_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000271d202d830;
T_13 ;
    %wait E_00000271d2250310;
    %load/vec4 v00000271d238b8e0_0;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
    %load/vec4 v00000271d238b8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v00000271d23902a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
T_13.6 ;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v00000271d238d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
T_13.8 ;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v00000271d238e720_0;
    %pad/u 32;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271d238c2e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
T_13.11 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000271d23902a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000271d238e4a0_0, 0, 3;
T_13.12 ;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000271d202d830;
T_14 ;
    %wait E_00000271d22501d0;
    %load/vec4 v00000271d238f620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000271d238b8e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238c7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238c420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238c100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238c6a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238d5a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238ddc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238dbe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238bac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238c380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238cd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238dc80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000271d238bb60_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v00000271d238eae0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v00000271d238f6c0_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v00000271d2390340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238d0a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000271d238e720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238c2e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000271d238e4a0_0;
    %assign/vec4 v00000271d238b8e0_0, 0;
    %load/vec4 v00000271d238b8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d238d0a0_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v00000271d238c600_0;
    %assign/vec4 v00000271d238c7e0_0, 0;
    %load/vec4 v00000271d238b840_0;
    %assign/vec4 v00000271d238c420_0, 0;
    %load/vec4 v00000271d238d1e0_0;
    %assign/vec4 v00000271d238c100_0, 0;
    %load/vec4 v00000271d238c740_0;
    %assign/vec4 v00000271d238c6a0_0, 0;
    %load/vec4 v00000271d238c600_0;
    %assign/vec4 v00000271d238d5a0_0, 0;
    %load/vec4 v00000271d238b840_0;
    %assign/vec4 v00000271d238ddc0_0, 0;
    %load/vec4 v00000271d238d1e0_0;
    %assign/vec4 v00000271d238dbe0_0, 0;
    %load/vec4 v00000271d238c740_0;
    %assign/vec4 v00000271d238bac0_0, 0;
    %load/vec4 v00000271d238c600_0;
    %assign/vec4 v00000271d238c380_0, 0;
    %load/vec4 v00000271d238b840_0;
    %assign/vec4 v00000271d238cd80_0, 0;
    %load/vec4 v00000271d238d1e0_0;
    %assign/vec4 v00000271d238dc80_0, 0;
    %load/vec4 v00000271d238c740_0;
    %assign/vec4 v00000271d238bb60_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v00000271d238eae0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v00000271d238f6c0_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v00000271d2390340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d238e5e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000271d238e720_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v00000271d238d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v00000271d238e720_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000271d238e720_0, 0;
    %load/vec4 v00000271d238dfa0_0;
    %assign/vec4 v00000271d238f6c0_0, 0;
    %load/vec4 v00000271d238c7e0_0;
    %assign/vec4 v00000271d238c380_0, 0;
    %load/vec4 v00000271d238c420_0;
    %assign/vec4 v00000271d238cd80_0, 0;
    %load/vec4 v00000271d238c100_0;
    %assign/vec4 v00000271d238dc80_0, 0;
    %load/vec4 v00000271d238c6a0_0;
    %assign/vec4 v00000271d238bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238e5e0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v00000271d238f6c0_0;
    %assign/vec4 v00000271d2390340_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v00000271d238c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v00000271d238f6c0_0;
    %assign/vec4 v00000271d238eae0_0, 0;
    %load/vec4 v00000271d238c380_0;
    %assign/vec4 v00000271d238d5a0_0, 0;
    %load/vec4 v00000271d238cd80_0;
    %assign/vec4 v00000271d238ddc0_0, 0;
    %load/vec4 v00000271d238dc80_0;
    %assign/vec4 v00000271d238dbe0_0, 0;
    %load/vec4 v00000271d238bb60_0;
    %assign/vec4 v00000271d238bac0_0, 0;
    %load/vec4 v00000271d238d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d238c2e0_0, 0;
T_14.12 ;
T_14.10 ;
    %load/vec4 v00000271d238bf20_0;
    %assign/vec4 v00000271d238c7e0_0, 0;
    %load/vec4 v00000271d238d640_0;
    %assign/vec4 v00000271d238c420_0, 0;
    %load/vec4 v00000271d238dd20_0;
    %assign/vec4 v00000271d238c100_0, 0;
    %load/vec4 v00000271d238c920_0;
    %assign/vec4 v00000271d238c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d238e5e0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d238c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d238d0a0_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000271d1fce820;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d238efe0_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v00000271d238efe0_0;
    %inv;
    %store/vec4 v00000271d238efe0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_00000271d1fce820;
T_16 ;
    %fork t_1, S_00000271d2047400;
    %jmp t_0;
    .scope S_00000271d2047400;
t_1 ;
    %vpi_call/w 3 73 "$dumpfile", "Top_tb.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000271d1fce820 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d238f580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d238ea40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000271d2390020_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000271d2390660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000271d2390200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000271d238f940_0, 0, 8;
    %vpi_call/w 3 84 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 85 "$display", "----Starting Testbench for Default Polynomial Function---" {0 0 0};
    %vpi_call/w 3 86 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d238f580_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000271d227ad60_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000271d227ad60_0;
    %cmpi/s 257, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v00000271d2390020_0;
    %store/vec4 v00000271d238f800_0, 0, 8;
    %load/vec4 v00000271d2390660_0;
    %store/vec4 v00000271d238e0e0_0, 0, 8;
    %load/vec4 v00000271d2390200_0;
    %store/vec4 v00000271d238e040_0, 0, 8;
    %load/vec4 v00000271d238f940_0;
    %store/vec4 v00000271d238ecc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d238ea40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d238f580_0, 0, 1;
T_16.2 ;
    %load/vec4 v00000271d238e680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.3, 6;
    %wait E_00000271d2250650;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call/w 3 100 "$display", "\012-------------------Test Case %0d-------------------", v00000271d227ad60_0 {0 0 0};
    %vpi_call/w 3 101 "$display", "a input : %f (0x%H)", v00000271d2390020_0, v00000271d2390020_0 {0 0 0};
    %vpi_call/w 3 102 "$display", "b input : %f (0x%H)", v00000271d2390660_0, v00000271d2390660_0 {0 0 0};
    %vpi_call/w 3 103 "$display", "c input : %f (0x%H)", v00000271d2390200_0, v00000271d2390200_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "d input : %f (0x%H)", v00000271d238f940_0, v00000271d238f940_0 {0 0 0};
    %vpi_func/r 3 105 "$itor", v00000271d238f080_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 105 "$display", "Z min: %f (0x%H)", W<0,r>, v00000271d238f080_0 {0 1 0};
    %vpi_call/w 3 106 "$display", "a min: %f (0x%H)", v00000271d238ef40_0, v00000271d238ef40_0 {0 0 0};
    %vpi_call/w 3 107 "$display", "b min: %f (0x%H)", v00000271d238f760_0, v00000271d238f760_0 {0 0 0};
    %vpi_call/w 3 108 "$display", "c min: %f (0x%H)", v00000271d238e180_0, v00000271d238e180_0 {0 0 0};
    %vpi_call/w 3 109 "$display", "d min: %f (0x%H)", v00000271d238e540_0, v00000271d238e540_0 {0 0 0};
    %vpi_call/w 3 110 "$display", "iter_count: %d ", v00000271d238e720_0 {0 0 0};
    %vpi_call/w 3 111 "$display", "Convergence: %d ", v00000271d238c2e0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d238ea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d238f580_0, 0, 1;
    %delay 10000, 0;
T_16.4 ;
    %load/vec4 v00000271d238e680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.5, 6;
    %wait E_00000271d2250650;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v00000271d2390020_0;
    %addi 1, 0, 8;
    %store/vec4 v00000271d2390020_0, 0, 8;
    %load/vec4 v00000271d2390660_0;
    %addi 1, 0, 8;
    %store/vec4 v00000271d2390660_0, 0, 8;
    %load/vec4 v00000271d2390200_0;
    %addi 1, 0, 8;
    %store/vec4 v00000271d2390200_0, 0, 8;
    %load/vec4 v00000271d238f940_0;
    %addi 1, 0, 8;
    %store/vec4 v00000271d238f940_0, 0, 8;
    %load/vec4 v00000271d227ad60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271d227ad60_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .scope S_00000271d1fce820;
t_0 %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "GrDes.v";
    "fixed_16_capped_diff.v";
    "fixed_32_check_conv.v";
    "fixed_32_comp.v";
    "func_grad_val_diff.v";
    "fixed_64_mult.v";
    "fixed_64_clamp.v";
    "func.v";
    "fixed_32_add_sub.v";
    "fixed_32_mult.v";
    "snap_to_closest_int.v";
    "fixed_32_capped_mult.v";
